{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605838371244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605838371254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 03:12:51 2020 " "Processing started: Fri Nov 20 03:12:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605838371254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838371254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off c64_de10_lite -c c64_de10_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off c64_de10_lite -c c64_de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838371254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605838371861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/track_loader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/track_loader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 track_loader-rtl " "Found design unit 1: track_loader-rtl" {  } { { "../rtl/c1541/track_loader.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/track_loader.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383017 ""} { "Info" "ISGN_ENTITY_NAME" "1 track_loader " "Found entity 1: track_loader" {  } { { "../rtl/c1541/track_loader.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/track_loader.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_to_ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_to_ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_to_ps2_keyboard-rtl " "Found design unit 1: usb_to_ps2_keyboard-rtl" {  } { { "../rtl_de10_lite/usb_to_ps2_keyboard.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_to_ps2_keyboard.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383020 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_to_ps2_keyboard " "Found entity 1: usb_to_ps2_keyboard" {  } { { "../rtl_de10_lite/usb_to_ps2_keyboard.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_to_ps2_keyboard.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1530.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1530.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c1530-struct " "Found design unit 1: c1530-struct" {  } { { "../rtl/c1530.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1530.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383023 ""} { "Info" "ISGN_ENTITY_NAME" "1 c1530 " "Found entity 1: c1530" {  } { { "../rtl/c1530.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1530.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/zpuflex/rtl/zpupkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/zpuflex/rtl/zpupkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zpupkg " "Found design unit 1: zpupkg" {  } { { "../CtrlModule/ZPUFlex/RTL/zpupkg.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpupkg.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/zpuflex/rtl/zpu_core_flex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/zpuflex/rtl/zpu_core_flex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zpu_core_flex-behave " "Found design unit 1: zpu_core_flex-behave" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383028 ""} { "Info" "ISGN_ENTITY_NAME" "1 zpu_core_flex " "Found entity 1: zpu_core_flex" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/charrom/charrom_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/charrom/charrom_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CharROM_ROM-arch " "Found design unit 1: CharROM_ROM-arch" {  } { { "../CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383038 ""} { "Info" "ISGN_ENTITY_NAME" "1 CharROM_ROM " "Found entity 1: CharROM_ROM" {  } { { "../CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/firmware_dar/ctrlrom_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/firmware_dar/ctrlrom_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlROM_ROM-arch " "Found design unit 1: CtrlROM_ROM-arch" {  } { { "../CtrlModule/CtrlModule/Firmware_dar/CtrlROM_ROM.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/Firmware_dar/CtrlROM_ROM.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383043 ""} { "Info" "ISGN_ENTITY_NAME" "1 CtrlROM_ROM " "Found entity 1: CtrlROM_ROM" {  } { { "../CtrlModule/CtrlModule/Firmware_dar/CtrlROM_ROM.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/Firmware_dar/CtrlROM_ROM.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_interface-rtl " "Found design unit 1: spi_interface-rtl" {  } { { "../CtrlModule/CtrlModule/RTL/spi.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/spi.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383045 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_interface " "Found entity 1: spi_interface" {  } { { "../CtrlModule/CtrlModule/RTL/spi.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/spi.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/osd_overlay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/osd_overlay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OSD_Overlay-RTL " "Found design unit 1: OSD_Overlay-RTL" {  } { { "../CtrlModule/CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/OSD_Overlay.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383047 ""} { "Info" "ISGN_ENTITY_NAME" "1 OSD_Overlay " "Found entity 1: OSD_Overlay" {  } { { "../CtrlModule/CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/OSD_Overlay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/onscreendisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/onscreendisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnScreenDisplay-rtl " "Found design unit 1: OnScreenDisplay-rtl" {  } { { "../CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383049 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnScreenDisplay " "Found entity 1: OnScreenDisplay" {  } { { "../CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/io_ps2_com.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/io_ps2_com.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_ps2_com-rtl " "Found design unit 1: io_ps2_com-rtl" {  } { { "../CtrlModule/CtrlModule/RTL/io_ps2_com.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/io_ps2_com.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383051 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_ps2_com " "Found entity 1: io_ps2_com" {  } { { "../CtrlModule/CtrlModule/RTL/io_ps2_com.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/io_ps2_com.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/interrupt_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/interrupt_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_controller-rtl " "Found design unit 1: interrupt_controller-rtl" {  } { { "../CtrlModule/CtrlModule/RTL/interrupt_controller.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/interrupt_controller.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383053 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "../CtrlModule/CtrlModule/RTL/interrupt_controller.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/interrupt_controller.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/dualportram_2rw_1clock_unreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/dualportram_2rw_1clock_unreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DualPortRAM_2RW_1Clock_Unreg-RTL " "Found design unit 1: DualPortRAM_2RW_1Clock_Unreg-RTL" {  } { { "../CtrlModule/CtrlModule/RTL/DualPortRAM_2RW_1Clock_Unreg.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/DualPortRAM_2RW_1Clock_Unreg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383055 ""} { "Info" "ISGN_ENTITY_NAME" "1 DualPortRAM_2RW_1Clock_Unreg " "Found entity 1: DualPortRAM_2RW_1Clock_Unreg" {  } { { "../CtrlModule/CtrlModule/RTL/DualPortRAM_2RW_1Clock_Unreg.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/DualPortRAM_2RW_1Clock_Unreg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/ctrlmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/ctrlmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlModule-rtl " "Found design unit 1: CtrlModule-rtl" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383057 ""} { "Info" "ISGN_ENTITY_NAME" "1 CtrlModule " "Found entity 1: CtrlModule" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/via6522.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/via6522.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 via6522-Gideon " "Found design unit 1: via6522-Gideon" {  } { { "../rtl/c1541/via6522.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/via6522.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383060 ""} { "Info" "ISGN_ENTITY_NAME" "1 via6522 " "Found entity 1: via6522" {  } { { "../rtl/c1541/via6522.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/via6522.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/spram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/spram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spram-SYN " "Found design unit 1: spram-SYN" {  } { { "../rtl/c1541/spram.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/spram.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383062 ""} { "Info" "ISGN_ENTITY_NAME" "1 spram " "Found entity 1: spram" {  } { { "../rtl/c1541/spram.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/spram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/gen_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/gen_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_rom-rtl " "Found design unit 1: gen_rom-rtl" {  } { { "../rtl/c1541/gen_rom.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/gen_rom.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383064 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_rom " "Found entity 1: gen_rom" {  } { { "../rtl/c1541/gen_rom.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/gen_rom.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/gcr_floppy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/gcr_floppy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcr_floppy-struct " "Found design unit 1: gcr_floppy-struct" {  } { { "../rtl/c1541/gcr_floppy.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/gcr_floppy.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383068 ""} { "Info" "ISGN_ENTITY_NAME" "1 gcr_floppy " "Found entity 1: gcr_floppy" {  } { { "../rtl/c1541/gcr_floppy.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/gcr_floppy.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_sd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_sd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c1541_sd-struct " "Found design unit 1: c1541_sd-struct" {  } { { "../rtl/c1541/c1541_sd.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_sd.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383071 ""} { "Info" "ISGN_ENTITY_NAME" "1 c1541_sd " "Found entity 1: c1541_sd" {  } { { "../rtl/c1541/c1541_sd.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_sd.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c1541_logic-SYN " "Found design unit 1: c1541_logic-SYN" {  } { { "../rtl/c1541/c1541_logic.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_logic.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383074 ""} { "Info" "ISGN_ENTITY_NAME" "1 c1541_logic " "Found entity 1: c1541_logic" {  } { { "../rtl/c1541/c1541_logic.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_logic.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid8580.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid8580.v" { { "Info" "ISGN_ENTITY_NAME" "1 sid8580 " "Found entity 1: sid8580" {  } { { "../rtl/sid8580/sid8580.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid8580.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" { { "Info" "ISGN_ENTITY_NAME" "1 sid_voice " "Found entity 1: sid_voice" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" { { "Info" "ISGN_ENTITY_NAME" "1 sid_filters " "Found entity 1: sid_filters" {  } { { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_envelope.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_envelope.v" { { "Info" "ISGN_ENTITY_NAME" "1 sid_envelope " "Found entity 1: sid_envelope" {  } { { "../rtl/sid8580/sid_envelope.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_envelope.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga64_keyboard_usb_french-rtl " "Found design unit 1: fpga64_keyboard_usb_french-rtl" {  } { { "../rtl_de10_lite/fpga64_keyboard_usb_french.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383097 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga64_keyboard_usb_french " "Found entity 1: fpga64_keyboard_usb_french" {  } { { "../rtl_de10_lite/fpga64_keyboard_usb_french.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/t65_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "../rtl/t65/T65_Pack.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65_Pack.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383100 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T65_Pack-body " "Found design unit 2: T65_Pack-body" {  } { { "../rtl/t65/T65_Pack.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65_Pack.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "../rtl/t65/T65_MCode.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65_MCode.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383105 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "../rtl/t65/T65_MCode.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65_MCode.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "../rtl/t65/T65_ALU.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65_ALU.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383108 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "../rtl/t65/T65_ALU.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65_ALU.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383111 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_debug_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_debug_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sid_debug_pkg " "Found design unit 1: sid_debug_pkg" {  } { { "../rtl/sid/sid_debug_pkg.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_debug_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/q_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/q_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q_table-Gideon " "Found design unit 1: Q_table-Gideon" {  } { { "../rtl/sid/Q_table.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/Q_table.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383116 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q_table " "Found entity 1: Q_table" {  } { { "../rtl/sid/Q_table.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/Q_table.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/my_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/my_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_math_pkg " "Found design unit 1: my_math_pkg" {  } { { "../rtl/sid/my_math_pkg.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/my_math_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383119 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 my_math_pkg-body " "Found design unit 2: my_math_pkg-body" {  } { { "../rtl/sid/my_math_pkg.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/my_math_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/mult_acc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/mult_acc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_acc-signed_wave " "Found design unit 1: mult_acc-signed_wave" {  } { { "../rtl/sid/mult_acc.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/mult_acc.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383122 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult_acc " "Found entity 1: mult_acc" {  } { { "../rtl/sid/mult_acc.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/mult_acc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/wave_map.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/wave_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wave_map-Gideon " "Found design unit 1: wave_map-Gideon" {  } { { "../rtl/sid/wave_map.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/wave_map.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383125 ""} { "Info" "ISGN_ENTITY_NAME" "1 wave_map " "Found entity 1: wave_map" {  } { { "../rtl/sid/wave_map.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/wave_map.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_mixer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_mixer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sid_mixer-arith " "Found design unit 1: sid_mixer-arith" {  } { { "../rtl/sid/sid_mixer.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_mixer.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383129 ""} { "Info" "ISGN_ENTITY_NAME" "1 sid_mixer " "Found entity 1: sid_mixer" {  } { { "../rtl/sid/sid_mixer.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_mixer.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sid_filter-dsvf " "Found design unit 1: sid_filter-dsvf" {  } { { "../rtl/sid/sid_filter.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_filter.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383133 ""} { "Info" "ISGN_ENTITY_NAME" "1 sid_filter " "Found entity 1: sid_filter" {  } { { "../rtl/sid/sid_filter.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_filter.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/adsr_multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/adsr_multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adsr_multi-gideon " "Found design unit 1: adsr_multi-gideon" {  } { { "../rtl/sid/adsr_multi.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/adsr_multi.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383136 ""} { "Info" "ISGN_ENTITY_NAME" "1 adsr_multi " "Found entity 1: adsr_multi" {  } { { "../rtl/sid/adsr_multi.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/adsr_multi.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/oscillator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/oscillator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oscillator-Gideon " "Found design unit 1: oscillator-Gideon" {  } { { "../rtl/sid/oscillator.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/oscillator.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383139 ""} { "Info" "ISGN_ENTITY_NAME" "1 oscillator " "Found entity 1: oscillator" {  } { { "../rtl/sid/oscillator.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/oscillator.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sid_ctrl-gideon " "Found design unit 1: sid_ctrl-gideon" {  } { { "../rtl/sid/sid_ctrl.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_ctrl.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383141 ""} { "Info" "ISGN_ENTITY_NAME" "1 sid_ctrl " "Found entity 1: sid_ctrl" {  } { { "../rtl/sid/sid_ctrl.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_ctrl.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sid_regs-gideon " "Found design unit 1: sid_regs-gideon" {  } { { "../rtl/sid/sid_regs.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_regs.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383145 ""} { "Info" "ISGN_ENTITY_NAME" "1 sid_regs " "Found entity 1: sid_regs" {  } { { "../rtl/sid/sid_regs.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_regs.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sid_top-structural " "Found design unit 1: sid_top-structural" {  } { { "../rtl/sid/sid_top.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383149 ""} { "Info" "ISGN_ENTITY_NAME" "1 sid_top " "Found entity 1: sid_top" {  } { { "../rtl/sid/sid_top.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_gs64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_gs64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_GS64-SYN " "Found design unit 1: rom_GS64-SYN" {  } { { "../rtl/rom_GS64.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_GS64.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383152 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_GS64 " "Found entity 1: rom_GS64" {  } { { "../rtl/rom_GS64.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_GS64.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_c64_chargen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_c64_chargen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_c64_chargen-rtl " "Found design unit 1: rom_c64_chargen-rtl" {  } { { "../rtl/rom_c64_chargen.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_c64_chargen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383156 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_c64_chargen " "Found entity 1: rom_c64_chargen" {  } { { "../rtl/rom_c64_chargen.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_c64_chargen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_c64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_c64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_c64-SYN " "Found design unit 1: rom_c64-SYN" {  } { { "../rtl/rom_C64.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_C64.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383160 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_C64 " "Found entity 1: rom_C64" {  } { { "../rtl/rom_C64.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_C64.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/mos6526.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/mos6526.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mos6526 " "Found design unit 1: mos6526" {  } { { "../rtl/mos6526.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/mos6526.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/mos6526.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/mos6526.v" { { "Info" "ISGN_ENTITY_NAME" "1 mos6526 " "Found entity 1: mos6526" {  } { { "../rtl/mos6526.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/mos6526.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/gen_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/gen_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_ram-rtl " "Found design unit 1: gen_ram-rtl" {  } { { "../rtl/gen_ram.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/gen_ram.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383170 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_ram " "Found entity 1: gen_ram" {  } { { "../rtl/gen_ram.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/gen_ram.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/video_vicii_656x_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/video_vicii_656x_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 video_vicii_656x " "Found entity 1: video_vicii_656x" {  } { { "../rtl/video_vicII_656x_e.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/video_vicII_656x_e.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/video_vicii_656x_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/video_vicii_656x_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_vicii_656x-rtl " "Found design unit 1: video_vicii_656x-rtl" {  } { { "../rtl/video_vicII_656x_a.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/video_vicII_656x_a.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_rgbcolor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_rgbcolor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga64_rgbcolor-Behavioral " "Found design unit 1: fpga64_rgbcolor-Behavioral" {  } { { "../rtl/fpga64_rgbcolor.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_rgbcolor.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383178 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga64_rgbcolor " "Found entity 1: fpga64_rgbcolor" {  } { { "../rtl/fpga64_rgbcolor.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_rgbcolor.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_bustiming.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_bustiming.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga64_busTiming-rtl " "Found design unit 1: fpga64_busTiming-rtl" {  } { { "../rtl/fpga64_bustiming.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_bustiming.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383180 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga64_busTiming " "Found entity 1: fpga64_busTiming" {  } { { "../rtl/fpga64_bustiming.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_bustiming.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_buslogic_roms_mmu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_buslogic_roms_mmu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga64_buslogic-rtl " "Found design unit 1: fpga64_buslogic-rtl" {  } { { "../rtl/fpga64_buslogic_roms_mmu.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_buslogic_roms_mmu.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383182 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga64_buslogic " "Found entity 1: fpga64_buslogic" {  } { { "../rtl/fpga64_buslogic_roms_mmu.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_buslogic_roms_mmu.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/cpu_6510.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/cpu_6510.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_6510-rtl " "Found design unit 1: cpu_6510-rtl" {  } { { "../rtl/cpu_6510.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/cpu_6510.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383184 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_6510 " "Found entity 1: cpu_6510" {  } { { "../rtl/cpu_6510.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/cpu_6510.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga64_sid_iec-rtl " "Found design unit 1: fpga64_sid_iec-rtl" {  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383187 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga64_sid_iec " "Found entity 1: fpga64_sid_iec" {  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_report_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_report_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_report_pkg " "Found design unit 1: usb_report_pkg" {  } { { "../rtl_de10_lite/usb_report_pkg.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_report_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_keyboard_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_keyboard_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_keyboard_decoder-struct " "Found design unit 1: usb_keyboard_decoder-struct" {  } { { "../rtl_de10_lite/usb_keyboard_decoder.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_keyboard_decoder.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383191 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_keyboard_decoder " "Found entity 1: usb_keyboard_decoder" {  } { { "../rtl_de10_lite/usb_keyboard_decoder.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_keyboard_decoder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_host_max3421e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_host_max3421e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_host_max3421e-struct " "Found design unit 1: usb_host_max3421e-struct" {  } { { "../rtl_de10_lite/usb_host_max3421e.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_host_max3421e.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383193 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_host_max3421e " "Found entity 1: usb_host_max3421e" {  } { { "../rtl_de10_lite/usb_host_max3421e.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_host_max3421e.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/sgtl5000_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/sgtl5000_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sgtl5000_dac-struct " "Found design unit 1: sgtl5000_dac-struct" {  } { { "../rtl_de10_lite/sgtl5000_dac.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/sgtl5000_dac.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383195 ""} { "Info" "ISGN_ENTITY_NAME" "1 sgtl5000_dac " "Found entity 1: sgtl5000_dac" {  } { { "../rtl_de10_lite/sgtl5000_dac.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/sgtl5000_dac.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "../rtl_de10_lite/sdram.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/sdram.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/decodeur_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/decodeur_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodeur_7_seg-struct " "Found design unit 1: decodeur_7_seg-struct" {  } { { "../rtl_de10_lite/decodeur_7_seg.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/decodeur_7_seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383200 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodeur_7_seg " "Found entity 1: decodeur_7_seg" {  } { { "../rtl_de10_lite/decodeur_7_seg.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/decodeur_7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/composite_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/composite_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 composite_sync-struct " "Found design unit 1: composite_sync-struct" {  } { { "../rtl_de10_lite/composite_sync.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/composite_sync.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383202 ""} { "Info" "ISGN_ENTITY_NAME" "1 composite_sync " "Found entity 1: composite_sync" {  } { { "../rtl_de10_lite/composite_sync.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/composite_sync.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c64_de10_lite-struct " "Found design unit 1: c64_de10_lite-struct" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383205 ""} { "Info" "ISGN_ENTITY_NAME" "1 c64_de10_lite " "Found entity 1: c64_de10_lite" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/max_10_pll50_to_32_and_18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_10_pll50_to_32_and_18-SYN " "Found design unit 1: max_10_pll50_to_32_and_18-SYN" {  } { { "../rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383208 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_10_pll50_to_32_and_18 " "Found entity 1: max_10_pll50_to_32_and_18" {  } { { "../rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/tap_fifo_32in_8out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/tap_fifo_32in_8out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tap_fifo_32in_8out-SYN " "Found design unit 1: tap_fifo_32in_8out-SYN" {  } { { "../rtl_de10_lite/tap_fifo_32in_8out.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/tap_fifo_32in_8out.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383210 ""} { "Info" "ISGN_ENTITY_NAME" "1 tap_fifo_32in_8out " "Found entity 1: tap_fifo_32in_8out" {  } { { "../rtl_de10_lite/tap_fifo_32in_8out.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/tap_fifo_32in_8out.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_cone_scanconverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_cone_scanconverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga64_cone_scanconverter-rtl " "Found design unit 1: fpga64_cone_scanconverter-rtl" {  } { { "../rtl/fpga64_cone_scanconverter.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_cone_scanconverter.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383212 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga64_cone_scanconverter " "Found entity 1: fpga64_cone_scanconverter" {  } { { "../rtl/fpga64_cone_scanconverter.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_cone_scanconverter.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/gen_rwram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/gen_rwram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_rwram-rtl " "Found design unit 1: gen_rwram-rtl" {  } { { "../rtl/gen_rwram.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/gen_rwram.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383214 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_rwram " "Found entity 1: gen_rwram" {  } { { "../rtl/gen_rwram.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/gen_rwram.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838383214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838383214 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl_de10_lite/fpga64_keyboard_usb_us.vhd " "Can't analyze file -- file ../rtl_de10_lite/fpga64_keyboard_usb_us.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1605838383216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "c64_de10_lite " "Elaborating entity \"c64_de10_lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605838384581 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledr c64_de10_lite.vhd(93) " "VHDL Signal Declaration warning at c64_de10_lite.vhd(93): used implicit default value for signal \"ledr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605838384583 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1530_write c64_de10_lite.vhd(201) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(201): object \"c1530_write\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838384583 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk18 c64_de10_lite.vhd(209) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(209): object \"clk18\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838384583 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk01 c64_de10_lite.vhd(216) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(216): object \"clk01\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838384583 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blank c64_de10_lite.vhd(223) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(223): object \"blank\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838384583 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_track_dbl c64_de10_lite.vhd(230) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(230): object \"dbg_track_dbl\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838384583 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_sd_busy c64_de10_lite.vhd(231) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(231): object \"dbg_sd_busy\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838384584 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_sd_state c64_de10_lite.vhd(232) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(232): object \"dbg_sd_state\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838384584 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_read_sector c64_de10_lite.vhd(233) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(233): object \"dbg_read_sector\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838384584 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mtr c64_de10_lite.vhd(235) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(235): object \"dbg_mtr\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838384584 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_act c64_de10_lite.vhd(236) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(236): object \"dbg_act\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838384584 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tap_counter_up c64_de10_lite.vhd(286) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(286): object \"tap_counter_up\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838384584 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tap_counter_down c64_de10_lite.vhd(287) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(287): object \"tap_counter_down\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838384584 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tap_fifo_error c64_de10_lite.vhd(291) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(291): object \"tap_fifo_error\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838384584 "|c64_de10_lite"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk32 c64_de10_lite.vhd(649) " "VHDL Process Statement warning at c64_de10_lite.vhd(649): signal \"clk32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 649 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1605838384589 "|c64_de10_lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_10_pll50_to_32_and_18 max_10_pll50_to_32_and_18:clk_32_18 " "Elaborating entity \"max_10_pll50_to_32_and_18\" for hierarchy \"max_10_pll50_to_32_and_18:clk_32_18\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "clk_32_18" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838384659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\"" {  } { { "../rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" "altpll_component" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838384701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component " "Elaborated megafunction instantiation \"max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\"" {  } { { "../rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" 147 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838384703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component " "Instantiated megafunction \"max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 33 " "Parameter \"clk0_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 258 " "Parameter \"clk1_divide_by\" = \"258\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 95 " "Parameter \"clk1_multiply_by\" = \"95\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=max_10_pll50_to_32_and_18 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=max_10_pll50_to_32_and_18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384704 ""}  } { { "../rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" 147 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838384704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/max_10_pll50_to_32_and_18_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/max_10_pll50_to_32_and_18_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 max_10_pll50_to_32_and_18_altpll " "Found entity 1: max_10_pll50_to_32_and_18_altpll" {  } { { "db/max_10_pll50_to_32_and_18_altpll.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/max_10_pll50_to_32_and_18_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838384744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838384744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_10_pll50_to_32_and_18_altpll max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated " "Elaborating entity \"max_10_pll50_to_32_and_18_altpll\" for hierarchy \"max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838384745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga64_sid_iec fpga64_sid_iec:fpga64 " "Elaborating entity \"fpga64_sid_iec\" for hierarchy \"fpga64_sid_iec:fpga64\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "fpga64" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838384750 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_key fpga64_sid_iec.vhd(63) " "VHDL Signal Declaration warning at fpga64_sid_iec.vhd(63): used implicit default value for signal \"reset_key\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605838384755 "|c64_de10_lite|fpga64_sid_iec:fpga64"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cart_detach_key fpga64_sid_iec.vhd(64) " "VHDL Signal Declaration warning at fpga64_sid_iec.vhd(64): used implicit default value for signal \"cart_detach_key\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605838384755 "|c64_de10_lite|fpga64_sid_iec:fpga64"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tap_playstop_key fpga64_sid_iec.vhd(65) " "VHDL Signal Declaration warning at fpga64_sid_iec.vhd(65): used implicit default value for signal \"tap_playstop_key\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605838384755 "|c64_de10_lite|fpga64_sid_iec:fpga64"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "systemWe fpga64_sid_iec.vhd(211) " "Verilog HDL or VHDL warning at fpga64_sid_iec.vhd(211): object \"systemWe\" assigned a value but never read" {  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838384755 "|c64_de10_lite|fpga64_sid_iec:fpga64"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "traceKey fpga64_sid_iec.vhd(286) " "Verilog HDL or VHDL warning at fpga64_sid_iec.vhd(286): object \"traceKey\" assigned a value but never read" {  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838384755 "|c64_de10_lite|fpga64_sid_iec:fpga64"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "restore_key fpga64_sid_iec.vhd(313) " "VHDL Signal Declaration warning at fpga64_sid_iec.vhd(313): used implicit default value for signal \"restore_key\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 313 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605838384755 "|c64_de10_lite|fpga64_sid_iec:fpga64"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga64_cone_scanconverter fpga64_sid_iec:fpga64\|fpga64_cone_scanconverter:myScanConverter " "Elaborating entity \"fpga64_cone_scanconverter\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_cone_scanconverter:myScanConverter\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "myScanConverter" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838384763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_rwram fpga64_sid_iec:fpga64\|fpga64_cone_scanconverter:myScanConverter\|gen_rwram:lineRam " "Elaborating entity \"gen_rwram\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_cone_scanconverter:myScanConverter\|gen_rwram:lineRam\"" {  } { { "../rtl/fpga64_cone_scanconverter.vhd" "lineRam" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_cone_scanconverter.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838384765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga64_rgbcolor fpga64_sid_iec:fpga64\|fpga64_rgbcolor:c64colors " "Elaborating entity \"fpga64_rgbcolor\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_rgbcolor:c64colors\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "c64colors" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838384767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_ram fpga64_sid_iec:fpga64\|gen_ram:colorram " "Elaborating entity \"gen_ram\" for hierarchy \"fpga64_sid_iec:fpga64\|gen_ram:colorram\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "colorram" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838384769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga64_buslogic fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic " "Elaborating entity \"fpga64_buslogic\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "buslogic" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838384771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_c64_chargen fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_c64_chargen:charrom " "Elaborating entity \"rom_c64_chargen\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_c64_chargen:charrom\"" {  } { { "../rtl/fpga64_buslogic_roms_mmu.vhd" "charrom" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_buslogic_roms_mmu.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838384775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_C64 fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom " "Elaborating entity \"rom_C64\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\"" {  } { { "../rtl/fpga64_buslogic_roms_mmu.vhd" "kernelrom" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_buslogic_roms_mmu.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838384783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\"" {  } { { "../rtl/rom_C64.vhd" "altsyncram_component" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_C64.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838384827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\"" {  } { { "../rtl/rom_C64.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_C64.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838384847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file roms/std_C64.mif " "Parameter \"init_file\" = \"roms/std_C64.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838384848 ""}  } { { "../rtl/rom_C64.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_C64.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838384848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdr3 " "Found entity 1: altsyncram_pdr3" {  } { { "db/altsyncram_pdr3.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_pdr3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838384891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838384891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdr3 fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\|altsyncram_pdr3:auto_generated " "Elaborating entity \"altsyncram_pdr3\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\|altsyncram_pdr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838384891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838384935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838384935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\|altsyncram_pdr3:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\|altsyncram_pdr3:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_pdr3.tdf" "decode2" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_pdr3.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838384935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838384978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838384978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\|altsyncram_pdr3:auto_generated\|decode_c8a:rden_decode_b " "Elaborating entity \"decode_c8a\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\|altsyncram_pdr3:auto_generated\|decode_c8a:rden_decode_b\"" {  } { { "db/altsyncram_pdr3.tdf" "rden_decode_b" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_pdr3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838384979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/mux_3nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838385022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838385022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3nb fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\|altsyncram_pdr3:auto_generated\|mux_3nb:mux3 " "Elaborating entity \"mux_3nb\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\|altsyncram_pdr3:auto_generated\|mux_3nb:mux3\"" {  } { { "db/altsyncram_pdr3.tdf" "mux3" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_pdr3.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_GS64 fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS " "Elaborating entity \"rom_GS64\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\"" {  } { { "../rtl/fpga64_buslogic_roms_mmu.vhd" "kernelromGS" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_buslogic_roms_mmu.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\|altsyncram:altsyncram_component\"" {  } { { "../rtl/rom_GS64.vhd" "altsyncram_component" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_GS64.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\|altsyncram:altsyncram_component\"" {  } { { "../rtl/rom_GS64.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_GS64.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\|altsyncram:altsyncram_component " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file roms/std_C64GS.mif " "Parameter \"init_file\" = \"roms/std_C64GS.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385057 ""}  } { { "../rtl/rom_GS64.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_GS64.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838385057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jkr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jkr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jkr3 " "Found entity 1: altsyncram_jkr3" {  } { { "db/altsyncram_jkr3.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_jkr3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838385113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838385113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jkr3 fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\|altsyncram:altsyncram_component\|altsyncram_jkr3:auto_generated " "Elaborating entity \"altsyncram_jkr3\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\|altsyncram:altsyncram_component\|altsyncram_jkr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_vicii_656x fpga64_sid_iec:fpga64\|video_vicii_656x:vic " "Elaborating entity \"video_vicii_656x\" for hierarchy \"fpga64_sid_iec:fpga64\|video_vicii_656x:vic\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "vic" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_top fpga64_sid_iec:fpga64\|sid_top:sid_6581 " "Elaborating entity \"sid_top\" for hierarchy \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "sid_6581" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_regs fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_regs:i_regs " "Elaborating entity \"sid_regs\" for hierarchy \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_regs:i_regs\"" {  } { { "../rtl/sid/sid_top.vhd" "i_regs" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_ctrl fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_ctrl:i_ctrl " "Elaborating entity \"sid_ctrl\" for hierarchy \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_ctrl:i_ctrl\"" {  } { { "../rtl/sid/sid_top.vhd" "i_ctrl" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator fpga64_sid_iec:fpga64\|sid_top:sid_6581\|oscillator:osc " "Elaborating entity \"oscillator\" for hierarchy \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|oscillator:osc\"" {  } { { "../rtl/sid/sid_top.vhd" "osc" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_map fpga64_sid_iec:fpga64\|sid_top:sid_6581\|wave_map:wmap " "Elaborating entity \"wave_map\" for hierarchy \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|wave_map:wmap\"" {  } { { "../rtl/sid/sid_top.vhd" "wmap" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adsr_multi fpga64_sid_iec:fpga64\|sid_top:sid_6581\|adsr_multi:adsr " "Elaborating entity \"adsr_multi\" for hierarchy \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|adsr_multi:adsr\"" {  } { { "../rtl/sid/sid_top.vhd" "adsr" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mult_acc fpga64_sid_iec:fpga64\|sid_top:sid_6581\|mult_acc:sum A:signed_wave " "Elaborating entity \"mult_acc\" using architecture \"A:signed_wave\" for hierarchy \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|mult_acc:sum\"" {  } { { "../rtl/sid/sid_top.vhd" "sum" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" 287 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_filter fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left " "Elaborating entity \"sid_filter\" for hierarchy \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\"" {  } { { "../rtl/sid/sid_top.vhd" "i_filt_left" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Q_table fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|Q_table:i_q_table " "Elaborating entity \"Q_table\" for hierarchy \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|Q_table:i_q_table\"" {  } { { "../rtl/sid/sid_filter.vhd" "i_q_table" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_filter.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_mixer fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_mixer:mix " "Elaborating entity \"sid_mixer\" for hierarchy \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_mixer:mix\"" {  } { { "../rtl/sid/sid_top.vhd" "mix" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid8580 fpga64_sid_iec:fpga64\|sid8580:sid_8580_l " "Elaborating entity \"sid8580\" for hierarchy \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "sid_8580_l" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_voice fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v1 " "Elaborating entity \"sid_voice\" for hierarchy \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v1\"" {  } { { "../rtl/sid8580/sid8580.v" "v1" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid8580.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385233 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave__st.data_a 0 sid_voice.v(122) " "Net \"wave__st.data_a\" at sid_voice.v(122) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 122 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605838385235 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave__st.waddr_a 0 sid_voice.v(122) " "Net \"wave__st.waddr_a\" at sid_voice.v(122) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 122 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605838385235 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave_p_t.data_a 0 sid_voice.v(123) " "Net \"wave_p_t.data_a\" at sid_voice.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605838385235 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave_p_t.waddr_a 0 sid_voice.v(123) " "Net \"wave_p_t.waddr_a\" at sid_voice.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605838385235 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave_ps_.data_a 0 sid_voice.v(124) " "Net \"wave_ps_.data_a\" at sid_voice.v(124) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 124 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605838385235 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave_ps_.waddr_a 0 sid_voice.v(124) " "Net \"wave_ps_.waddr_a\" at sid_voice.v(124) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 124 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605838385235 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave_pst.data_a 0 sid_voice.v(125) " "Net \"wave_pst.data_a\" at sid_voice.v(125) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605838385235 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave_pst.waddr_a 0 sid_voice.v(125) " "Net \"wave_pst.waddr_a\" at sid_voice.v(125) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605838385235 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave__st.we_a 0 sid_voice.v(122) " "Net \"wave__st.we_a\" at sid_voice.v(122) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 122 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605838385235 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave_p_t.we_a 0 sid_voice.v(123) " "Net \"wave_p_t.we_a\" at sid_voice.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605838385235 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave_ps_.we_a 0 sid_voice.v(124) " "Net \"wave_ps_.we_a\" at sid_voice.v(124) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 124 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605838385236 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave_pst.we_a 0 sid_voice.v(125) " "Net \"wave_pst.we_a\" at sid_voice.v(125) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605838385236 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_envelope fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v1\|sid_envelope:adsr " "Elaborating entity \"sid_envelope\" for hierarchy \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v1\|sid_envelope:adsr\"" {  } { { "../rtl/sid8580/sid_voice.v" "adsr" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385237 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sid_envelope.v(124) " "Verilog HDL Case Statement information at sid_envelope.v(124): all case item expressions in this case statement are onehot" {  } { { "../rtl/sid8580/sid_envelope.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_envelope.v" 124 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1605838385240 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1|sid_envelope:adsr"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sid_envelope.v(221) " "Verilog HDL Case Statement information at sid_envelope.v(221): all case item expressions in this case statement are onehot" {  } { { "../rtl/sid8580/sid_envelope.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_envelope.v" 221 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1605838385240 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1|sid_envelope:adsr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_filters fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters " "Elaborating entity \"sid_filters\" for hierarchy \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\"" {  } { { "../rtl/sid8580/sid8580.v" "filters" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid8580.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mos6526 fpga64_sid_iec:fpga64\|mos6526:cia1 " "Elaborating entity \"mos6526\" for hierarchy \"fpga64_sid_iec:fpga64\|mos6526:cia1\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "cia1" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_6510 fpga64_sid_iec:fpga64\|cpu_6510:cpu " "Elaborating entity \"cpu_6510\" for hierarchy \"fpga64_sid_iec:fpga64\|cpu_6510:cpu\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "cpu" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65 fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu " "Elaborating entity \"T65\" for hierarchy \"fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\"" {  } { { "../rtl/cpu_6510.vhd" "cpu" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/cpu_6510.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_MCode fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|T65_MCode:mcode " "Elaborating entity \"T65_MCode\" for hierarchy \"fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|T65_MCode:mcode\"" {  } { { "../rtl/t65/T65.vhd" "mcode" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_ALU fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|T65_ALU:alu " "Elaborating entity \"T65_ALU\" for hierarchy \"fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|T65_ALU:alu\"" {  } { { "../rtl/t65/T65.vhd" "alu" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga64_keyboard_usb_french fpga64_sid_iec:fpga64\|fpga64_keyboard_usb_french:USB_Keyboard " "Elaborating entity \"fpga64_keyboard_usb_french\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_keyboard_usb_french:USB_Keyboard\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "USB_Keyboard" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385292 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rawUsbKey fpga64_keyboard_usb_french.vhd(63) " "VHDL Signal Declaration warning at fpga64_keyboard_usb_french.vhd(63): used implicit default value for signal \"rawUsbKey\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl_de10_lite/fpga64_keyboard_usb_french.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605838385300 "|c64_de10_lite|fpga64_sid_iec:fpga64|fpga64_keyboard_usb_french:USB_Keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_ctrll fpga64_keyboard_usb_french.vhd(167) " "Verilog HDL or VHDL warning at fpga64_keyboard_usb_french.vhd(167): object \"usb_ctrll\" assigned a value but never read" {  } { { "../rtl_de10_lite/fpga64_keyboard_usb_french.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838385300 "|c64_de10_lite|fpga64_sid_iec:fpga64|fpga64_keyboard_usb_french:USB_Keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_ctrlr fpga64_keyboard_usb_french.vhd(168) " "Verilog HDL or VHDL warning at fpga64_keyboard_usb_french.vhd(168): object \"usb_ctrlr\" assigned a value but never read" {  } { { "../rtl_de10_lite/fpga64_keyboard_usb_french.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838385301 "|c64_de10_lite|fpga64_sid_iec:fpga64|fpga64_keyboard_usb_french:USB_Keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_altl fpga64_keyboard_usb_french.vhd(171) " "Verilog HDL or VHDL warning at fpga64_keyboard_usb_french.vhd(171): object \"usb_altl\" assigned a value but never read" {  } { { "../rtl_de10_lite/fpga64_keyboard_usb_french.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838385301 "|c64_de10_lite|fpga64_sid_iec:fpga64|fpga64_keyboard_usb_french:USB_Keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_altr fpga64_keyboard_usb_french.vhd(172) " "Verilog HDL or VHDL warning at fpga64_keyboard_usb_french.vhd(172): object \"usb_altr\" assigned a value but never read" {  } { { "../rtl_de10_lite/fpga64_keyboard_usb_french.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838385301 "|c64_de10_lite|fpga64_sid_iec:fpga64|fpga64_keyboard_usb_french:USB_Keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_guil fpga64_keyboard_usb_french.vhd(173) " "Verilog HDL or VHDL warning at fpga64_keyboard_usb_french.vhd(173): object \"usb_guil\" assigned a value but never read" {  } { { "../rtl_de10_lite/fpga64_keyboard_usb_french.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838385301 "|c64_de10_lite|fpga64_sid_iec:fpga64|fpga64_keyboard_usb_french:USB_Keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_guir fpga64_keyboard_usb_french.vhd(174) " "Verilog HDL or VHDL warning at fpga64_keyboard_usb_french.vhd(174): object \"usb_guir\" assigned a value but never read" {  } { { "../rtl_de10_lite/fpga64_keyboard_usb_french.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838385301 "|c64_de10_lite|fpga64_sid_iec:fpga64|fpga64_keyboard_usb_french:USB_Keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c1541_sd c1541_sd:c1541_sd " "Elaborating entity \"c1541_sd\" for hierarchy \"c1541_sd:c1541_sd\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "c1541_sd" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385310 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "freq c1541_sd.vhd(101) " "Verilog HDL or VHDL warning at c1541_sd.vhd(101): object \"freq\" assigned a value but never read" {  } { { "../rtl/c1541/c1541_sd.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_sd.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838385312 "|c64_de10_lite|c1541_sd:c1541_sd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c1541_logic c1541_sd:c1541_sd\|c1541_logic:c1541 " "Elaborating entity \"c1541_logic\" for hierarchy \"c1541_sd:c1541_sd\|c1541_logic:c1541\"" {  } { { "../rtl/c1541/c1541_sd.vhd" "c1541" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_sd.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385315 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dbg_cpu_irq c1541_logic.vhd(50) " "VHDL Signal Declaration warning at c1541_logic.vhd(50): used implicit default value for signal \"dbg_cpu_irq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/c1541/c1541_logic.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_logic.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605838385316 "|c64_de10_lite|c1541_sd:c1541_sd|c1541_logic:c1541"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "uc1_pb_i\[4..3\] c1541_logic.vhd(88) " "Using initial value X (don't care) for net \"uc1_pb_i\[4..3\]\" at c1541_logic.vhd(88)" {  } { { "../rtl/c1541/c1541_logic.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_logic.vhd" 88 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838385316 "|c64_de10_lite|c1541_sd:c1541_sd|c1541_logic:c1541"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "uc1_pb_i\[1\] c1541_logic.vhd(88) " "Using initial value X (don't care) for net \"uc1_pb_i\[1\]\" at c1541_logic.vhd(88)" {  } { { "../rtl/c1541/c1541_logic.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_logic.vhd" 88 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838385316 "|c64_de10_lite|c1541_sd:c1541_sd|c1541_logic:c1541"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_rom c1541_sd:c1541_sd\|c1541_logic:c1541\|gen_rom:rom_inst " "Elaborating entity \"gen_rom\" for hierarchy \"c1541_sd:c1541_sd\|c1541_logic:c1541\|gen_rom:rom_inst\"" {  } { { "../rtl/c1541/c1541_logic.vhd" "rom_inst" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_logic.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spram c1541_sd:c1541_sd\|c1541_logic:c1541\|spram:ram_inst " "Elaborating entity \"spram\" for hierarchy \"c1541_sd:c1541_sd\|c1541_logic:c1541\|spram:ram_inst\"" {  } { { "../rtl/c1541/c1541_logic.vhd" "ram_inst" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_logic.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385330 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "spram.vhd(10) " "VHDL warning at spram.vhd(10): ignored assignment of value to null range" {  } { { "../rtl/c1541/spram.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/spram.vhd" 10 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1605838385331 "|c64_de10_lite|c1541_sd:c1541_sd|c1541_logic:c1541|spram:ram_inst"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "spram.vhd(63) " "VHDL warning at spram.vhd(63): ignored assignment of value to null range" {  } { { "../rtl/c1541/spram.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/spram.vhd" 63 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1605838385331 "|c64_de10_lite|c1541_sd:c1541_sd|c1541_logic:c1541|spram:ram_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram c1541_sd:c1541_sd\|c1541_logic:c1541\|spram:ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"c1541_sd:c1541_sd\|c1541_logic:c1541\|spram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/c1541/spram.vhd" "altsyncram_component" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/spram.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c1541_sd:c1541_sd\|c1541_logic:c1541\|spram:ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"c1541_sd:c1541_sd\|c1541_logic:c1541\|spram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/c1541/spram.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/spram.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c1541_sd:c1541_sd\|c1541_logic:c1541\|spram:ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"c1541_sd:c1541_sd\|c1541_logic:c1541\|spram:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Parameter \"init_file\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385338 ""}  } { { "../rtl/c1541/spram.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/spram.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838385338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t2b1 " "Found entity 1: altsyncram_t2b1" {  } { { "db/altsyncram_t2b1.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_t2b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838385381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838385381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t2b1 c1541_sd:c1541_sd\|c1541_logic:c1541\|spram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_t2b1:auto_generated " "Elaborating entity \"altsyncram_t2b1\" for hierarchy \"c1541_sd:c1541_sd\|c1541_logic:c1541\|spram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_t2b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "via6522 c1541_sd:c1541_sd\|c1541_logic:c1541\|via6522:uc1_via6522_inst " "Elaborating entity \"via6522\" for hierarchy \"c1541_sd:c1541_sd\|c1541_logic:c1541\|via6522:uc1_via6522_inst\"" {  } { { "../rtl/c1541/c1541_logic.vhd" "uc1_via6522_inst" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_logic.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385385 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_data via6522.vhd(77) " "Verilog HDL or VHDL warning at via6522.vhd(77): object \"last_data\" assigned a value but never read" {  } { { "../rtl/c1541/via6522.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/via6522.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838385388 "|c64_de10_lite|c1541_sd:c1541_sd|c1541_logic:c1541|via6522:uc1_via6522_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gcr_floppy c1541_sd:c1541_sd\|gcr_floppy:floppy " "Elaborating entity \"gcr_floppy\" for hierarchy \"c1541_sd:c1541_sd\|gcr_floppy:floppy\"" {  } { { "../rtl/c1541/c1541_sd.vhd" "floppy" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_sd.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "track_loader c1541_sd:c1541_sd\|track_loader:sd_spi " "Elaborating entity \"track_loader\" for hierarchy \"c1541_sd:c1541_sd\|track_loader:sd_spi\"" {  } { { "../rtl/c1541/c1541_sd.vhd" "sd_spi" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_sd.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385395 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dbg_state track_loader.vhd(55) " "VHDL Signal Declaration warning at track_loader.vhd(55): used implicit default value for signal \"dbg_state\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/c1541/track_loader.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/track_loader.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605838385397 "|c64_de10_lite|c1541_sd:c1541_sd|track_loader:sd_spi"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "start_sector_array track_loader.vhd(65) " "VHDL Signal Declaration warning at track_loader.vhd(65): used explicit default value for signal \"start_sector_array\" because signal was never assigned a value" {  } { { "../rtl/c1541/track_loader.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/track_loader.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1605838385397 "|c64_de10_lite|c1541_sd:c1541_sd|track_loader:sd_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c1530 c1530:c1530 " "Elaborating entity \"c1530\" for hierarchy \"c1530:c1530\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "c1530" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap_fifo_32in_8out c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst " "Elaborating entity \"tap_fifo_32in_8out\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\"" {  } { { "../rtl/c1530.vhd" "tap_fifo_inst" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1530.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../rtl_de10_lite/tap_fifo_32in_8out.vhd" "dcfifo_mixed_widths_component" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/tap_fifo_32in_8out.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../rtl_de10_lite/tap_fifo_32in_8out.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/tap_fifo_32in_8out.vhd" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838385668 ""}  } { { "../rtl_de10_lite/tap_fifo_32in_8out.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/tap_fifo_32in_8out.vhd" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838385668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bfj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bfj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bfj1 " "Found entity 1: dcfifo_bfj1" {  } { { "db/dcfifo_bfj1.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/dcfifo_bfj1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838385705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838385705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bfj1 c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated " "Elaborating entity \"dcfifo_bfj1\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/a_graycounter_s57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838385747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838385747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_bfj1.tdf" "rdptr_g1p" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/dcfifo_bfj1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/a_graycounter_pjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838385793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838385793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_bfj1.tdf" "wrptr_g1p" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/dcfifo_bfj1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bc11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bc11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bc11 " "Found entity 1: altsyncram_bc11" {  } { { "db/altsyncram_bc11.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_bc11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838385830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838385830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bc11 c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|altsyncram_bc11:fifo_ram " "Elaborating entity \"altsyncram_bc11\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|altsyncram_bc11:fifo_ram\"" {  } { { "db/dcfifo_bfj1.tdf" "fifo_ram" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/dcfifo_bfj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838385846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838385846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_bfj1.tdf" "rs_dgwp" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/dcfifo_bfj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838385860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838385860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe12" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838385874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838385874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_bfj1.tdf" "ws_dgrp" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/dcfifo_bfj1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838385887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838385887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe15 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe15\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe15" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838385928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838385928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_bfj1.tdf" "rdempty_eq_comp" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/dcfifo_bfj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_64e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_64e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_64e " "Found entity 1: cntr_64e" {  } { { "db/cntr_64e.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/cntr_64e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838385969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838385969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_64e c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|cntr_64e:cntr_b " "Elaborating entity \"cntr_64e\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|cntr_64e:cntr_b\"" {  } { { "db/dcfifo_bfj1.tdf" "cntr_b" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/dcfifo_bfj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:sdr " "Elaborating entity \"sdram\" for hierarchy \"sdram:sdr\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "sdr" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "composite_sync composite_sync:comp_sync " "Elaborating entity \"composite_sync\" for hierarchy \"composite_sync:comp_sync\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "comp_sync" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_host_max3421e usb_host_max3421e:usb_host " "Elaborating entity \"usb_host_max3421e\" for hierarchy \"usb_host_max3421e:usb_host\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "usb_host" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_to_ps2_keyboard usb_to_ps2_keyboard:usb_to_ps2 " "Elaborating entity \"usb_to_ps2_keyboard\" for hierarchy \"usb_to_ps2_keyboard:usb_to_ps2\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "usb_to_ps2" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385991 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_ctrll usb_to_ps2_keyboard.vhd(98) " "Verilog HDL or VHDL warning at usb_to_ps2_keyboard.vhd(98): object \"usb_ctrll\" assigned a value but never read" {  } { { "../rtl_de10_lite/usb_to_ps2_keyboard.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_to_ps2_keyboard.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838385992 "|c64_de10_lite|usb_to_ps2_keyboard:usb_to_ps2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_shiftl usb_to_ps2_keyboard.vhd(99) " "Verilog HDL or VHDL warning at usb_to_ps2_keyboard.vhd(99): object \"usb_shiftl\" assigned a value but never read" {  } { { "../rtl_de10_lite/usb_to_ps2_keyboard.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_to_ps2_keyboard.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838385992 "|c64_de10_lite|usb_to_ps2_keyboard:usb_to_ps2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_altl usb_to_ps2_keyboard.vhd(100) " "Verilog HDL or VHDL warning at usb_to_ps2_keyboard.vhd(100): object \"usb_altl\" assigned a value but never read" {  } { { "../rtl_de10_lite/usb_to_ps2_keyboard.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_to_ps2_keyboard.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838385992 "|c64_de10_lite|usb_to_ps2_keyboard:usb_to_ps2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_shiftr usb_to_ps2_keyboard.vhd(101) " "Verilog HDL or VHDL warning at usb_to_ps2_keyboard.vhd(101): object \"usb_shiftr\" assigned a value but never read" {  } { { "../rtl_de10_lite/usb_to_ps2_keyboard.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_to_ps2_keyboard.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838385992 "|c64_de10_lite|usb_to_ps2_keyboard:usb_to_ps2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_altr usb_to_ps2_keyboard.vhd(102) " "Verilog HDL or VHDL warning at usb_to_ps2_keyboard.vhd(102): object \"usb_altr\" assigned a value but never read" {  } { { "../rtl_de10_lite/usb_to_ps2_keyboard.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_to_ps2_keyboard.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838385992 "|c64_de10_lite|usb_to_ps2_keyboard:usb_to_ps2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_shift usb_to_ps2_keyboard.vhd(103) " "Verilog HDL or VHDL warning at usb_to_ps2_keyboard.vhd(103): object \"usb_shift\" assigned a value but never read" {  } { { "../rtl_de10_lite/usb_to_ps2_keyboard.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_to_ps2_keyboard.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838385992 "|c64_de10_lite|usb_to_ps2_keyboard:usb_to_ps2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CtrlModule CtrlModule:control_module " "Elaborating entity \"CtrlModule\" for hierarchy \"CtrlModule:control_module\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "control_module" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838385994 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_hEnable CtrlModule.vhd(79) " "Verilog HDL or VHDL warning at CtrlModule.vhd(79): object \"mem_hEnable\" assigned a value but never read" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838386009 "|c64_de10_lite|CtrlModule:control_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_bEnable CtrlModule.vhd(80) " "Verilog HDL or VHDL warning at CtrlModule.vhd(80): object \"mem_bEnable\" assigned a value but never read" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838386009 "|c64_de10_lite|CtrlModule:control_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CtrlROM_ROM CtrlModule:control_module\|CtrlROM_ROM:myrom " "Elaborating entity \"CtrlROM_ROM\" for hierarchy \"CtrlModule:control_module\|CtrlROM_ROM:myrom\"" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "myrom" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838386011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zpu_core_flex CtrlModule:control_module\|zpu_core_flex:zpu " "Elaborating entity \"zpu_core_flex\" for hierarchy \"CtrlModule:control_module\|zpu_core_flex:zpu\"" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "zpu" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838386014 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "begin_inst zpu_core_flex.vhd(131) " "Verilog HDL or VHDL warning at zpu_core_flex.vhd(131): object \"begin_inst\" assigned a value but never read" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605838386019 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cachedprogramword zpu_core_flex.vhd(318) " "VHDL Process Statement warning at zpu_core_flex.vhd(318): signal \"cachedprogramword\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1605838386019 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cachedprogramword zpu_core_flex.vhd(320) " "VHDL Process Statement warning at zpu_core_flex.vhd(320): signal \"cachedprogramword\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1605838386019 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cachedprogramword zpu_core_flex.vhd(322) " "VHDL Process Statement warning at zpu_core_flex.vhd(322): signal \"cachedprogramword\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1605838386019 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cachedprogramword zpu_core_flex.vhd(324) " "VHDL Process Statement warning at zpu_core_flex.vhd(324): signal \"cachedprogramword\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1605838386019 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison_sub_result zpu_core_flex.vhd(429) " "VHDL Process Statement warning at zpu_core_flex.vhd(429): signal \"comparison_sub_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1605838386020 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift_count zpu_core_flex.vhd(435) " "VHDL Process Statement warning at zpu_core_flex.vhd(435): signal \"shift_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1605838386020 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memBRead zpu_core_flex.vhd(444) " "VHDL Process Statement warning at zpu_core_flex.vhd(444): signal \"memBRead\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 444 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1605838386020 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc zpu_core_flex.vhd(423) " "VHDL Process Statement warning at zpu_core_flex.vhd(423): inferring latch(es) for signal or variable \"pc\", which holds its previous value in one or more paths through the process" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1605838386020 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "to_rom.memAAddr\[15..14\] zpu_core_flex.vhd(99) " "Using initial value X (don't care) for net \"to_rom.memAAddr\[15..14\]\" at zpu_core_flex.vhd(99)" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 99 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838386020 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "to_rom.memBAddr\[15..14\] zpu_core_flex.vhd(99) " "Using initial value X (don't care) for net \"to_rom.memBAddr\[15..14\]\" at zpu_core_flex.vhd(99)" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 99 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838386020 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnScreenDisplay CtrlModule:control_module\|OnScreenDisplay:myosd " "Elaborating entity \"OnScreenDisplay\" for hierarchy \"CtrlModule:control_module\|OnScreenDisplay:myosd\"" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "myosd" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838386021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualPortRAM_2RW_1Clock_Unreg CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram " "Elaborating entity \"DualPortRAM_2RW_1Clock_Unreg\" for hierarchy \"CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\"" {  } { { "../CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd" "charram" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838386026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharROM_ROM CtrlModule:control_module\|OnScreenDisplay:myosd\|CharROM_ROM:charrom " "Elaborating entity \"CharROM_ROM\" for hierarchy \"CtrlModule:control_module\|OnScreenDisplay:myosd\|CharROM_ROM:charrom\"" {  } { { "../CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd" "charrom" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838386053 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "rom CharROM_ROM.vhd(21) " "VHDL Variable Declaration warning at CharROM_ROM.vhd(21): used initial value expression for variable \"rom\" because variable was never assigned a value" {  } { { "../CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd" 21 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1605838386055 "|c64_de10_lite|CtrlModule:control_module|OnScreenDisplay:myosd|CharROM_ROM:charrom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_ps2_com CtrlModule:control_module\|io_ps2_com:mykeyboard " "Elaborating entity \"io_ps2_com\" for hierarchy \"CtrlModule:control_module\|io_ps2_com:mykeyboard\"" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "mykeyboard" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838386056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_interface CtrlModule:control_module\|spi_interface:spi " "Elaborating entity \"spi_interface\" for hierarchy \"CtrlModule:control_module\|spi_interface:spi\"" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "spi" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838386058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller CtrlModule:control_module\|interrupt_controller:intcontroller " "Elaborating entity \"interrupt_controller\" for hierarchy \"CtrlModule:control_module\|interrupt_controller:intcontroller\"" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "intcontroller" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838386059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OSD_Overlay OSD_Overlay:osd_overlay " "Elaborating entity \"OSD_Overlay\" for hierarchy \"OSD_Overlay:osd_overlay\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "osd_overlay" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838386063 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|ram_rtl_0 " "Inferred RAM node \"CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1605838395669 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|ram_rtl_1 " "Inferred RAM node \"CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|ram_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1605838395671 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "usb_host_max3421e:usb_host\|call_stack " "RAM logic \"usb_host_max3421e:usb_host\|call_stack\" is uninferred due to inappropriate RAM size" {  } { { "../rtl_de10_lite/usb_host_max3421e.vhd" "call_stack" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_host_max3421e.vhd" 122 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1605838395736 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "c1541_sd:c1541_sd\|gcr_floppy:floppy\|gcr_lut " "RAM logic \"c1541_sd:c1541_sd\|gcr_floppy:floppy\|gcr_lut\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/c1541/gcr_floppy.vhd" "gcr_lut" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/gcr_floppy.vhd" 73 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1605838395736 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1605838395736 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "15 " "Inferred 15 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CtrlModule:control_module\|CtrlROM_ROM:myrom\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CtrlModule:control_module\|CtrlROM_ROM:myrom\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/c64_de10_lite.ram0_CtrlROM_ROM_9bce1465.hdl.mif " "Parameter INIT_FILE set to db/c64_de10_lite.ram0_CtrlROM_ROM_9bce1465.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "c1541_sd:c1541_sd\|c1541_logic:c1541\|gen_rom:rom_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"c1541_sd:c1541_sd\|c1541_logic:c1541\|gen_rom:rom_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ../rtl/roms/325302-1_901229-03.hex " "Parameter INIT_FILE set to ../rtl/roms/325302-1_901229-03.hex" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga64_sid_iec:fpga64\|fpga64_cone_scanconverter:myScanConverter\|gen_rwram:lineRam\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga64_sid_iec:fpga64\|fpga64_cone_scanconverter:myScanConverter\|gen_rwram:lineRam\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga64_sid_iec:fpga64\|gen_ram:colorram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga64_sid_iec:fpga64\|gen_ram:colorram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|ram_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|ram_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "c1541_sd:c1541_sd\|track_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"c1541_sd:c1541_sd\|track_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "CtrlModule:control_module\|OnScreenDisplay:myosd\|CharROM_ROM:charrom\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CtrlModule:control_module\|OnScreenDisplay:myosd\|CharROM_ROM:charrom\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE c64_de10_lite.c64_de10_lite0.rtl.mif " "Parameter INIT_FILE set to c64_de10_lite.c64_de10_lite0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_c64_chargen:charrom\|Mux7_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_c64_chargen:charrom\|Mux7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE c64_de10_lite.c64_de10_lite1.rtl.mif " "Parameter INIT_FILE set to c64_de10_lite.c64_de10_lite1.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE c64_de10_lite.c64_de10_lite2.rtl.mif " "Parameter INIT_FILE set to c64_de10_lite.c64_de10_lite2.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_right\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_right\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE c64_de10_lite.c64_de10_lite3.rtl.mif " "Parameter INIT_FILE set to c64_de10_lite.c64_de10_lite3.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "usb_to_ps2_keyboard:usb_to_ps2\|Mux15_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"usb_to_ps2_keyboard:usb_to_ps2\|Mux15_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE c64_de10_lite.c64_de10_lite4.rtl.mif " "Parameter INIT_FILE set to c64_de10_lite.c64_de10_lite4.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpga64_sid_iec:fpga64\|video_vicii_656x:vic\|charStore_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpga64_sid_iec:fpga64\|video_vicii_656x:vic\|charStore_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 39 " "Parameter TAP_DISTANCE set to 39" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|wave_map:wmap\|noise_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|wave_map:wmap\|noise_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|oscillator:osc\|accu_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|oscillator:osc\|accu_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 24 " "Parameter WIDTH set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605838439785 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439785 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1605838439785 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "22 " "Inferred 22 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "CtrlModule:control_module\|zpu_core_flex:zpu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CtrlModule:control_module\|zpu_core_flex:zpu\|Mult0\"" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 519 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_mixer:mix\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_mixer:mix\|Mult0\"" {  } { { "../rtl/sid/sid_mixer.vhd" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_mixer.vhd" 90 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|Mult0\"" {  } { { "../rtl/sid8580/sid_filters.v" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 67 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_filters:filters\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_filters:filters\|Mult0\"" {  } { { "../rtl/sid8580/sid_filters.v" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 67 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_mixer:mix_right\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_mixer:mix_right\|Mult0\"" {  } { { "../rtl/sid/sid_mixer.vhd" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_mixer.vhd" 90 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|Mult0\"" {  } { { "../rtl/sid/sid_filter.vhd" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_filter.vhd" 259 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_right\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_right\|Mult0\"" {  } { { "../rtl/sid/sid_filter.vhd" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_filter.vhd" 259 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|mult_acc:sum\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|mult_acc:sum\|Mult0\"" {  } { { "../rtl/sid/mult_acc.vhd" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/mult_acc.vhd" 153 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|Mult1\"" {  } { { "../rtl/sid8580/sid_filters.v" "Mult1" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 70 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_filters:filters\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_filters:filters\|Mult1\"" {  } { { "../rtl/sid8580/sid_filters.v" "Mult1" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 70 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|Mult4\"" {  } { { "../rtl/sid8580/sid_filters.v" "Mult4" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|Mult2\"" {  } { { "../rtl/sid8580/sid_filters.v" "Mult2" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 71 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|Mult3\"" {  } { { "../rtl/sid8580/sid_filters.v" "Mult3" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_filters:filters\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_filters:filters\|Mult4\"" {  } { { "../rtl/sid8580/sid_filters.v" "Mult4" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_filters:filters\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_filters:filters\|Mult2\"" {  } { { "../rtl/sid8580/sid_filters.v" "Mult2" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 71 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_filters:filters\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_filters:filters\|Mult3\"" {  } { { "../rtl/sid8580/sid_filters.v" "Mult3" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v3\|Mult0\"" {  } { { "../rtl/sid8580/sid_voice.v" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v2\|Mult0\"" {  } { { "../rtl/sid8580/sid_voice.v" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v1\|Mult0\"" {  } { { "../rtl/sid8580/sid_voice.v" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v3\|Mult0\"" {  } { { "../rtl/sid8580/sid_voice.v" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v2\|Mult0\"" {  } { { "../rtl/sid8580/sid_voice.v" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v1\|Mult0\"" {  } { { "../rtl/sid8580/sid_voice.v" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838439796 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1605838439796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838439822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439823 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838439823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0tg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0tg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0tg1 " "Found entity 1: altsyncram_0tg1" {  } { { "db/altsyncram_0tg1.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_0tg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838439862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838439862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CtrlModule:control_module\|CtrlROM_ROM:myrom\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"CtrlModule:control_module\|CtrlROM_ROM:myrom\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838439869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CtrlModule:control_module\|CtrlROM_ROM:myrom\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"CtrlModule:control_module\|CtrlROM_ROM:myrom\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/c64_de10_lite.ram0_CtrlROM_ROM_9bce1465.hdl.mif " "Parameter \"INIT_FILE\" = \"db/c64_de10_lite.ram0_CtrlROM_ROM_9bce1465.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439869 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838439869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ras1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ras1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ras1 " "Found entity 1: altsyncram_ras1" {  } { { "db/altsyncram_ras1.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_ras1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838439913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838439913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c1541_sd:c1541_sd\|c1541_logic:c1541\|gen_rom:rom_inst\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"c1541_sd:c1541_sd\|c1541_logic:c1541\|gen_rom:rom_inst\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838439922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c1541_sd:c1541_sd\|c1541_logic:c1541\|gen_rom:rom_inst\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"c1541_sd:c1541_sd\|c1541_logic:c1541\|gen_rom:rom_inst\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ../rtl/roms/325302-1_901229-03.hex " "Parameter \"INIT_FILE\" = \"../rtl/roms/325302-1_901229-03.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439922 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838439922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tq51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tq51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tq51 " "Found entity 1: altsyncram_tq51" {  } { { "db/altsyncram_tq51.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_tq51.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838439964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838439964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|fpga64_cone_scanconverter:myScanConverter\|gen_rwram:lineRam\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|fpga64_cone_scanconverter:myScanConverter\|gen_rwram:lineRam\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838439973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|fpga64_cone_scanconverter:myScanConverter\|gen_rwram:lineRam\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|fpga64_cone_scanconverter:myScanConverter\|gen_rwram:lineRam\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838439973 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838439973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43h1 " "Found entity 1: altsyncram_43h1" {  } { { "db/altsyncram_43h1.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_43h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838440030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838440030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|gen_ram:colorram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|gen_ram:colorram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838440040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|gen_ram:colorram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|gen_ram:colorram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440040 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838440040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_82h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_82h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_82h1 " "Found entity 1: altsyncram_82h1" {  } { { "db/altsyncram_82h1.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_82h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838440085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838440085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|altsyncram:ram_rtl_1 " "Elaborated megafunction instantiation \"CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|altsyncram:ram_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838440093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|altsyncram:ram_rtl_1 " "Instantiated megafunction \"CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|altsyncram:ram_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440093 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838440093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ci1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ci1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ci1 " "Found entity 1: altsyncram_7ci1" {  } { { "db/altsyncram_7ci1.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_7ci1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838440138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838440138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c1541_sd:c1541_sd\|altsyncram:track_buffer_rtl_0 " "Elaborated megafunction instantiation \"c1541_sd:c1541_sd\|altsyncram:track_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838440148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c1541_sd:c1541_sd\|altsyncram:track_buffer_rtl_0 " "Instantiated megafunction \"c1541_sd:c1541_sd\|altsyncram:track_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440148 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838440148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hf81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hf81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hf81 " "Found entity 1: altsyncram_hf81" {  } { { "db/altsyncram_hf81.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_hf81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838440194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838440194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CtrlModule:control_module\|OnScreenDisplay:myosd\|CharROM_ROM:charrom\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"CtrlModule:control_module\|OnScreenDisplay:myosd\|CharROM_ROM:charrom\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838440201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CtrlModule:control_module\|OnScreenDisplay:myosd\|CharROM_ROM:charrom\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"CtrlModule:control_module\|OnScreenDisplay:myosd\|CharROM_ROM:charrom\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE c64_de10_lite.c64_de10_lite0.rtl.mif " "Parameter \"INIT_FILE\" = \"c64_de10_lite.c64_de10_lite0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440201 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838440201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pd01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pd01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pd01 " "Found entity 1: altsyncram_pd01" {  } { { "db/altsyncram_pd01.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_pd01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838440256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838440256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_c64_chargen:charrom\|altsyncram:Mux7_rtl_0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_c64_chargen:charrom\|altsyncram:Mux7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838440267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_c64_chargen:charrom\|altsyncram:Mux7_rtl_0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_c64_chargen:charrom\|altsyncram:Mux7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE c64_de10_lite.c64_de10_lite1.rtl.mif " "Parameter \"INIT_FILE\" = \"c64_de10_lite.c64_de10_lite1.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440268 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838440268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vd01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vd01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vd01 " "Found entity 1: altsyncram_vd01" {  } { { "db/altsyncram_vd01.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_vd01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838440312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838440312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838440320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE c64_de10_lite.c64_de10_lite2.rtl.mif " "Parameter \"INIT_FILE\" = \"c64_de10_lite.c64_de10_lite2.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440321 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838440321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1f01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1f01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1f01 " "Found entity 1: altsyncram_1f01" {  } { { "db/altsyncram_1f01.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_1f01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838440382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838440382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_right\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_right\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838440394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_right\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_right\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE c64_de10_lite.c64_de10_lite3.rtl.mif " "Parameter \"INIT_FILE\" = \"c64_de10_lite.c64_de10_lite3.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440394 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838440394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2f01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2f01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2f01 " "Found entity 1: altsyncram_2f01" {  } { { "db/altsyncram_2f01.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_2f01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838440463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838440463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_to_ps2_keyboard:usb_to_ps2\|altsyncram:Mux15_rtl_0 " "Elaborated megafunction instantiation \"usb_to_ps2_keyboard:usb_to_ps2\|altsyncram:Mux15_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838440478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_to_ps2_keyboard:usb_to_ps2\|altsyncram:Mux15_rtl_0 " "Instantiated megafunction \"usb_to_ps2_keyboard:usb_to_ps2\|altsyncram:Mux15_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE c64_de10_lite.c64_de10_lite4.rtl.mif " "Parameter \"INIT_FILE\" = \"c64_de10_lite.c64_de10_lite4.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440478 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838440478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g411.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g411.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g411 " "Found entity 1: altsyncram_g411" {  } { { "db/altsyncram_g411.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_g411.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838440583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838440583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|video_vicii_656x:vic\|altshift_taps:charStore_rtl_0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|video_vicii_656x:vic\|altshift_taps:charStore_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838440763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|video_vicii_656x:vic\|altshift_taps:charStore_rtl_0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|video_vicii_656x:vic\|altshift_taps:charStore_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 39 " "Parameter \"TAP_DISTANCE\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838440763 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838440763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_epm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_epm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_epm " "Found entity 1: shift_taps_epm" {  } { { "db/shift_taps_epm.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/shift_taps_epm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838440837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838440837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gh81 " "Found entity 1: altsyncram_gh81" {  } { { "db/altsyncram_gh81.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_gh81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838440899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838440899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1rf " "Found entity 1: cntr_1rf" {  } { { "db/cntr_1rf.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/cntr_1rf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838440955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838440955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838441019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838441019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|wave_map:wmap\|altshift_taps:noise_reg_rtl_0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|wave_map:wmap\|altshift_taps:noise_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838441121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|wave_map:wmap\|altshift_taps:noise_reg_rtl_0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|wave_map:wmap\|altshift_taps:noise_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441121 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838441121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bpm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bpm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bpm " "Found entity 1: shift_taps_bpm" {  } { { "db/shift_taps_bpm.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/shift_taps_bpm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838441175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838441175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oe81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oe81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oe81 " "Found entity 1: altsyncram_oe81" {  } { { "db/altsyncram_oe81.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_oe81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838441240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838441240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_epf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epf " "Found entity 1: cntr_epf" {  } { { "db/cntr_epf.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/cntr_epf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838441301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838441301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838441355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838441355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|oscillator:osc\|altshift_taps:accu_reg_rtl_0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|oscillator:osc\|altshift_taps:accu_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838441459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|oscillator:osc\|altshift_taps:accu_reg_rtl_0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|oscillator:osc\|altshift_taps:accu_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 24 " "Parameter \"WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441459 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838441459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7pm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7pm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7pm " "Found entity 1: shift_taps_7pm" {  } { { "db/shift_taps_7pm.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/shift_taps_7pm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838441515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838441515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ge81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ge81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ge81 " "Found entity 1: altsyncram_ge81" {  } { { "db/altsyncram_ge81.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_ge81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838441567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838441567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CtrlModule:control_module\|zpu_core_flex:zpu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"CtrlModule:control_module\|zpu_core_flex:zpu\|lpm_mult:Mult0\"" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 519 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838441605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CtrlModule:control_module\|zpu_core_flex:zpu\|lpm_mult:Mult0 " "Instantiated megafunction \"CtrlModule:control_module\|zpu_core_flex:zpu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441605 ""}  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 519 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838441605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838441648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838441648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_mixer:mix\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_mixer:mix\|lpm_mult:Mult0\"" {  } { { "../rtl/sid/sid_mixer.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_mixer.vhd" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838441656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_mixer:mix\|lpm_mult:Mult0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_mixer:mix\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441656 ""}  } { { "../rtl/sid/sid_mixer.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_mixer.vhd" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838441656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a6t " "Found entity 1: mult_a6t" {  } { { "db/mult_a6t.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/mult_a6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838441699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838441699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult0\"" {  } { { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838441703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441704 ""}  } { { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838441704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k4t " "Found entity 1: mult_k4t" {  } { { "db/mult_k4t.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/mult_k4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838441741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838441741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|lpm_mult:Mult0\"" {  } { { "../rtl/sid/sid_filter.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_filter.vhd" 259 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838441755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|lpm_mult:Mult0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441755 ""}  } { { "../rtl/sid/sid_filter.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_filter.vhd" 259 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838441755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c6t " "Found entity 1: mult_c6t" {  } { { "db/mult_c6t.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/mult_c6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838441799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838441799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|mult_acc:sum\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|mult_acc:sum\|lpm_mult:Mult0\"" {  } { { "../rtl/sid/mult_acc.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/mult_acc.vhd" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838441808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|mult_acc:sum\|lpm_mult:Mult0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|mult_acc:sum\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441808 ""}  } { { "../rtl/sid/mult_acc.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/mult_acc.vhd" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838441808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_g4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_g4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_g4t " "Found entity 1: mult_g4t" {  } { { "db/mult_g4t.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/mult_g4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838441860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838441860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult1\"" {  } { { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838441867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult1 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441867 ""}  } { { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838441867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\"" {  } { { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838441888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838441888 ""}  } { { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838441888 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|multcore:mult_core fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|multcore:mult_core\", which is child of megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838441948 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838441973 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838442011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/add_sub_lgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838442062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838442062 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838442066 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838442070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/add_sub_pgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838442111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838442111 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|altshift:external_latency_ffs fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838442129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult3\"" {  } { { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838442138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult3 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838442139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838442139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838442139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838442139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838442139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838442139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838442139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838442139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838442139 ""}  } { { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838442139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_06t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_06t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_06t " "Found entity 1: mult_06t" {  } { { "db/mult_06t.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/mult_06t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838442175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838442175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v3\|lpm_mult:Mult0\"" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838442213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v3\|lpm_mult:Mult0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838442213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838442213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838442213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838442213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838442213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838442213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838442213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838442213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838442213 ""}  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605838442213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gbt " "Found entity 1: mult_gbt" {  } { { "db/mult_gbt.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/mult_gbt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605838442256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838442256 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CtrlModule:control_module\|zpu_core_flex:zpu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"CtrlModule:control_module\|zpu_core_flex:zpu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 519 -1 0 } } { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 148 0 0 } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838442685 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CtrlModule:control_module\|zpu_core_flex:zpu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"CtrlModule:control_module\|zpu_core_flex:zpu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 519 -1 0 } } { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 148 0 0 } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838442685 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1605838442685 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1605838442685 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1605838444535 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1605838444739 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1605838444739 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "arduino_io\[5\] " "Inserted always-enabled tri-state buffer between \"arduino_io\[5\]\" and its non-tri-state driver." {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "arduino_io\[10\] " "Inserted always-enabled tri-state buffer between \"arduino_io\[10\]\" and its non-tri-state driver." {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "arduino_io\[11\] " "Inserted always-enabled tri-state buffer between \"arduino_io\[11\]\" and its non-tri-state driver." {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "arduino_io\[13\] " "Inserted always-enabled tri-state buffer between \"arduino_io\[13\]\" and its non-tri-state driver." {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "arduino_io\[14\] " "Inserted always-enabled tri-state buffer between \"arduino_io\[14\]\" and its non-tri-state driver." {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "arduino_io\[15\] " "Inserted always-enabled tri-state buffer between \"arduino_io\[15\]\" and its non-tri-state driver." {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[33\] " "Inserted always-enabled tri-state buffer between \"gpio\[33\]\" and its non-tri-state driver." {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[34\] " "Inserted always-enabled tri-state buffer between \"gpio\[34\]\" and its non-tri-state driver." {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[35\] " "Inserted always-enabled tri-state buffer between \"gpio\[35\]\" and its non-tri-state driver." {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605838444804 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1605838444804 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[12\] " "bidirectional pin \"arduino_io\[12\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[0\] " "bidirectional pin \"gpio\[0\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[2\] " "bidirectional pin \"gpio\[2\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[32\] " "bidirectional pin \"gpio\[32\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[0\] " "bidirectional pin \"arduino_io\[0\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[1\] " "bidirectional pin \"arduino_io\[1\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[2\] " "bidirectional pin \"arduino_io\[2\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[3\] " "bidirectional pin \"arduino_io\[3\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[4\] " "bidirectional pin \"arduino_io\[4\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[6\] " "bidirectional pin \"arduino_io\[6\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[1\] " "bidirectional pin \"gpio\[1\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[3\] " "bidirectional pin \"gpio\[3\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[4\] " "bidirectional pin \"gpio\[4\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[5\] " "bidirectional pin \"gpio\[5\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[6\] " "bidirectional pin \"gpio\[6\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[7\] " "bidirectional pin \"gpio\[7\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[8\] " "bidirectional pin \"gpio\[8\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[9\] " "bidirectional pin \"gpio\[9\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[10\] " "bidirectional pin \"gpio\[10\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[11\] " "bidirectional pin \"gpio\[11\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[12\] " "bidirectional pin \"gpio\[12\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[13\] " "bidirectional pin \"gpio\[13\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[14\] " "bidirectional pin \"gpio\[14\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[15\] " "bidirectional pin \"gpio\[15\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[16\] " "bidirectional pin \"gpio\[16\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[17\] " "bidirectional pin \"gpio\[17\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[18\] " "bidirectional pin \"gpio\[18\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[19\] " "bidirectional pin \"gpio\[19\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[20\] " "bidirectional pin \"gpio\[20\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[21\] " "bidirectional pin \"gpio\[21\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[22\] " "bidirectional pin \"gpio\[22\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[23\] " "bidirectional pin \"gpio\[23\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[24\] " "bidirectional pin \"gpio\[24\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[25\] " "bidirectional pin \"gpio\[25\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[26\] " "bidirectional pin \"gpio\[26\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[27\] " "bidirectional pin \"gpio\[27\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[28\] " "bidirectional pin \"gpio\[28\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[29\] " "bidirectional pin \"gpio\[29\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[30\] " "bidirectional pin \"gpio\[30\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[31\] " "bidirectional pin \"gpio\[31\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605838444804 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1605838444804 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "fpga64_sid_iec:fpga64\|irqLoc VCC node " "The node \"fpga64_sid_iec:fpga64\|irqLoc\" is fed by VCC" {  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 200 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1605838444806 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1605838444806 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arduino_io\[5\] arduino_io\[5\] " "Removed fan-out from the always-disabled I/O buffer \"arduino_io\[5\]\" to the node \"arduino_io\[5\]\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838444905 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fpga64_sid_iec:fpga64\|irq_n fpga64_sid_iec:fpga64\|irqLoc " "Removed fan-out from the always-disabled I/O buffer \"fpga64_sid_iec:fpga64\|irq_n\" to the node \"fpga64_sid_iec:fpga64\|irqLoc\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 97 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1605838444905 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1605838444905 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 325 -1 0 } } { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 46 -1 0 } } { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 638 -1 0 } } { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 185 -1 0 } } { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 35 -1 0 } } { "../rtl/c1530.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1530.vhd" 84 -1 0 } } { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 132 -1 0 } } { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 449 -1 0 } } { "../rtl/c1530.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1530.vhd" 52 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/a_graycounter_pjc.tdf" 33 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/a_graycounter_pjc.tdf" 45 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/a_graycounter_s57.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1605838445049 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1605838445049 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "arduino_io\[5\]~synth " "Node \"arduino_io\[5\]~synth\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838459146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "arduino_io\[10\]~synth " "Node \"arduino_io\[10\]~synth\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838459146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "arduino_io\[11\]~synth " "Node \"arduino_io\[11\]~synth\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838459146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "arduino_io\[13\]~synth " "Node \"arduino_io\[13\]~synth\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838459146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "arduino_io\[14\]~synth " "Node \"arduino_io\[14\]~synth\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838459146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "arduino_io\[15\]~synth " "Node \"arduino_io\[15\]~synth\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838459146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[33\]~synth " "Node \"gpio\[33\]~synth\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838459146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[34\]~synth " "Node \"gpio\[34\]~synth\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838459146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[35\]~synth " "Node \"gpio\[35\]~synth\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838459146 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605838459146 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[0\] GND " "Pin \"ledr\[0\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838459148 "|c64_de10_lite|ledr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[1\] GND " "Pin \"ledr\[1\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838459148 "|c64_de10_lite|ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[2\] GND " "Pin \"ledr\[2\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838459148 "|c64_de10_lite|ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[3\] GND " "Pin \"ledr\[3\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838459148 "|c64_de10_lite|ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[4\] GND " "Pin \"ledr\[4\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838459148 "|c64_de10_lite|ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838459148 "|c64_de10_lite|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838459148 "|c64_de10_lite|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838459148 "|c64_de10_lite|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838459148 "|c64_de10_lite|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838459148 "|c64_de10_lite|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_ba\[0\] GND " "Pin \"dram_ba\[0\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838459148 "|c64_de10_lite|dram_ba[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_ba\[1\] GND " "Pin \"dram_ba\[1\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838459148 "|c64_de10_lite|dram_ba[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_ldqm GND " "Pin \"dram_ldqm\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838459148 "|c64_de10_lite|dram_ldqm"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_udqm GND " "Pin \"dram_udqm\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838459148 "|c64_de10_lite|dram_udqm"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_cke VCC " "Pin \"dram_cke\" is stuck at VCC" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838459148 "|c64_de10_lite|dram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_addr\[8\] GND " "Pin \"dram_addr\[8\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838459148 "|c64_de10_lite|dram_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_addr\[11\] GND " "Pin \"dram_addr\[11\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838459148 "|c64_de10_lite|dram_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_addr\[12\] GND " "Pin \"dram_addr\[12\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605838459148 "|c64_de10_lite|dram_addr[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605838459148 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605838459823 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "131 " "131 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605838487334 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605838487832 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605838487832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605838489068 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605838489068 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/max_10_pll50_to_32_and_18_altpll.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/max_10_pll50_to_32_and_18_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" 147 0 0 } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 359 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1605838489565 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838490406 "|c64_de10_lite|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838490406 "|c64_de10_lite|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838490406 "|c64_de10_lite|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838490406 "|c64_de10_lite|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838490406 "|c64_de10_lite|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838490406 "|c64_de10_lite|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838490406 "|c64_de10_lite|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605838490406 "|c64_de10_lite|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1605838490406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20573 " "Implemented 20573 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605838490408 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605838490408 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "68 " "Implemented 68 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1605838490408 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20113 " "Implemented 20113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605838490408 ""} { "Info" "ICUT_CUT_TM_RAMS" "275 " "Implemented 275 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1605838490408 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1605838490408 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "44 " "Implemented 44 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1605838490408 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605838490408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 197 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 197 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5267 " "Peak virtual memory: 5267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605838490583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 03:14:50 2020 " "Processing ended: Fri Nov 20 03:14:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605838490583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:59 " "Elapsed time: 00:01:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605838490583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:21 " "Total CPU time (on all processors): 00:02:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605838490583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605838490583 ""}
