// Seed: 3077177791
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5, id_6;
  wire id_7;
  logic id_8, id_9;
  wire id_10;
endmodule
module module_1 #(
    parameter id_9 = 32'd51
) (
    input wire id_0,
    output wor id_1,
    output wor id_2,
    output supply1 id_3,
    input tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input wand id_7,
    input uwire id_8,
    input tri0 _id_9,
    input wor id_10,
    input tri1 id_11,
    input wand id_12,
    output tri0 id_13
);
  wire id_15;
  logic [1 : 1 'b0] id_16;
  ;
  if (1) begin : LABEL_0
    logic [-1 : {  1  ,  id_9  ,  -1  }] id_17 = 1;
  end else begin : LABEL_1
    wire  id_18;
    logic id_19 ["" : -1];
  end
  wire id_20;
  module_0 modCall_1 (
      id_16,
      id_20,
      id_15,
      id_20
  );
endmodule
