{
    "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_and_generated.blif",
        "max_rss(MiB)": 66.6,
        "exec_time(ms)": 99.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_and/k6_N10_40nm": {
        "test_name": "operators/binary_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_and_generated.blif",
        "max_rss(MiB)": 49.1,
        "exec_time(ms)": 17.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_and_generated.blif",
        "max_rss(MiB)": 65.3,
        "exec_time(ms)": 94.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_and/no_arch": {
        "test_name": "operators/binary_and/no_arch",
        "generated_blif": "binary_and_generated.blif",
        "max_rss(MiB)": 45.6,
        "exec_time(ms)": 19.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_equal_generated.blif",
        "max_rss(MiB)": 71.2,
        "exec_time(ms)": 100.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_equal/k6_N10_40nm": {
        "test_name": "operators/binary_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_equal_generated.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 21.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_equal_generated.blif",
        "max_rss(MiB)": 70.3,
        "exec_time(ms)": 102.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_equal/no_arch": {
        "test_name": "operators/binary_equal/no_arch",
        "generated_blif": "binary_equal_generated.blif",
        "max_rss(MiB)": 50.3,
        "exec_time(ms)": 15.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_logical_and_generated.blif",
        "max_rss(MiB)": 67.9,
        "exec_time(ms)": 99.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_and/k6_N10_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_logical_and_generated.blif",
        "max_rss(MiB)": 51,
        "exec_time(ms)": 19.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_logical_and_generated.blif",
        "max_rss(MiB)": 67.3,
        "exec_time(ms)": 90.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_and/no_arch": {
        "test_name": "operators/binary_logical_and/no_arch",
        "generated_blif": "binary_logical_and_generated.blif",
        "max_rss(MiB)": 47.3,
        "exec_time(ms)": 12.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_logical_equal_generated.blif",
        "max_rss(MiB)": 67.4,
        "exec_time(ms)": 90.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_logical_equal_generated.blif",
        "max_rss(MiB)": 50,
        "exec_time(ms)": 15.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_logical_equal_generated.blif",
        "max_rss(MiB)": 66.8,
        "exec_time(ms)": 93.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_equal/no_arch": {
        "test_name": "operators/binary_logical_equal/no_arch",
        "generated_blif": "binary_logical_equal_generated.blif",
        "max_rss(MiB)": 46.6,
        "exec_time(ms)": 18.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_logical_greater_equal_than_generated.blif",
        "max_rss(MiB)": 70.3,
        "exec_time(ms)": 85,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_logical_greater_equal_than_generated.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 21.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_logical_greater_equal_than_generated.blif",
        "max_rss(MiB)": 69.6,
        "exec_time(ms)": 89.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_greater_equal_than/no_arch": {
        "test_name": "operators/binary_logical_greater_equal_than/no_arch",
        "generated_blif": "binary_logical_greater_equal_than_generated.blif",
        "max_rss(MiB)": 49.7,
        "exec_time(ms)": 15.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_logical_greater_than_generated.blif",
        "max_rss(MiB)": 66.9,
        "exec_time(ms)": 104.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_logical_greater_than_generated.blif",
        "max_rss(MiB)": 50,
        "exec_time(ms)": 19.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_logical_greater_than_generated.blif",
        "max_rss(MiB)": 66.4,
        "exec_time(ms)": 92.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_greater_than/no_arch": {
        "test_name": "operators/binary_logical_greater_than/no_arch",
        "generated_blif": "binary_logical_greater_than_generated.blif",
        "max_rss(MiB)": 46.6,
        "exec_time(ms)": 11.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_logical_less_equal_than_generated.blif",
        "max_rss(MiB)": 70.3,
        "exec_time(ms)": 103,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_logical_less_equal_than_generated.blif",
        "max_rss(MiB)": 53.2,
        "exec_time(ms)": 22.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_logical_less_equal_than_generated.blif",
        "max_rss(MiB)": 69.4,
        "exec_time(ms)": 102,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_less_equal_than/no_arch": {
        "test_name": "operators/binary_logical_less_equal_than/no_arch",
        "generated_blif": "binary_logical_less_equal_than_generated.blif",
        "max_rss(MiB)": 49.7,
        "exec_time(ms)": 15,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_logical_less_than_generated.blif",
        "max_rss(MiB)": 67.1,
        "exec_time(ms)": 105.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_logical_less_than_generated.blif",
        "max_rss(MiB)": 49.9,
        "exec_time(ms)": 18.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_logical_less_than_generated.blif",
        "max_rss(MiB)": 66.1,
        "exec_time(ms)": 99.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_less_than/no_arch": {
        "test_name": "operators/binary_logical_less_than/no_arch",
        "generated_blif": "binary_logical_less_than_generated.blif",
        "max_rss(MiB)": 46.6,
        "exec_time(ms)": 11,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_logical_not_equal_generated.blif",
        "max_rss(MiB)": 67.5,
        "exec_time(ms)": 96.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_logical_not_equal_generated.blif",
        "max_rss(MiB)": 50.2,
        "exec_time(ms)": 19.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_logical_not_equal_generated.blif",
        "max_rss(MiB)": 66.5,
        "exec_time(ms)": 93.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_not_equal/no_arch": {
        "test_name": "operators/binary_logical_not_equal/no_arch",
        "generated_blif": "binary_logical_not_equal_generated.blif",
        "max_rss(MiB)": 47,
        "exec_time(ms)": 11.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_logical_or_generated.blif",
        "max_rss(MiB)": 68.2,
        "exec_time(ms)": 96.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_or/k6_N10_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_logical_or_generated.blif",
        "max_rss(MiB)": 51,
        "exec_time(ms)": 18.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_logical_or_generated.blif",
        "max_rss(MiB)": 67.6,
        "exec_time(ms)": 81.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_or/no_arch": {
        "test_name": "operators/binary_logical_or/no_arch",
        "generated_blif": "binary_logical_or_generated.blif",
        "max_rss(MiB)": 47.6,
        "exec_time(ms)": 13.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_nand_generated.blif",
        "max_rss(MiB)": 67.1,
        "exec_time(ms)": 101.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nand/k6_N10_40nm": {
        "test_name": "operators/binary_nand/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_nand_generated.blif",
        "max_rss(MiB)": 49.9,
        "exec_time(ms)": 16.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nand/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_nand_generated.blif",
        "max_rss(MiB)": 66.5,
        "exec_time(ms)": 96,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nand/no_arch": {
        "test_name": "operators/binary_nand/no_arch",
        "generated_blif": "binary_nand_generated.blif",
        "max_rss(MiB)": 46.5,
        "exec_time(ms)": 12.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_nor_generated.blif",
        "max_rss(MiB)": 67.5,
        "exec_time(ms)": 98.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/k6_N10_40nm": {
        "test_name": "operators/binary_nor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_nor_generated.blif",
        "max_rss(MiB)": 50.3,
        "exec_time(ms)": 18,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_nor_generated.blif",
        "max_rss(MiB)": 66.5,
        "exec_time(ms)": 98.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/no_arch": {
        "test_name": "operators/binary_nor/no_arch",
        "generated_blif": "binary_nor_generated.blif",
        "max_rss(MiB)": 46.8,
        "exec_time(ms)": 12.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_not_equal_generated.blif",
        "max_rss(MiB)": 70.9,
        "exec_time(ms)": 97.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_not_equal_generated.blif",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 20.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_not_equal_generated.blif",
        "max_rss(MiB)": 70.1,
        "exec_time(ms)": 93,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_not_equal/no_arch": {
        "test_name": "operators/binary_not_equal/no_arch",
        "generated_blif": "binary_not_equal_generated.blif",
        "max_rss(MiB)": 50.2,
        "exec_time(ms)": 15.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_or_generated.blif",
        "max_rss(MiB)": 66.5,
        "exec_time(ms)": 89.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_or/k6_N10_40nm": {
        "test_name": "operators/binary_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_or_generated.blif",
        "max_rss(MiB)": 49.4,
        "exec_time(ms)": 18.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_or_generated.blif",
        "max_rss(MiB)": 65.7,
        "exec_time(ms)": 89.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_or/no_arch": {
        "test_name": "operators/binary_or/no_arch",
        "generated_blif": "binary_or_generated.blif",
        "max_rss(MiB)": 45.7,
        "exec_time(ms)": 12.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_xnor_generated.blif",
        "max_rss(MiB)": 68.2,
        "exec_time(ms)": 99.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xnor/k6_N10_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_xnor_generated.blif",
        "max_rss(MiB)": 51,
        "exec_time(ms)": 19.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xnor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_xnor_generated.blif",
        "max_rss(MiB)": 67.4,
        "exec_time(ms)": 79,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xnor/no_arch": {
        "test_name": "operators/binary_xnor/no_arch",
        "generated_blif": "binary_xnor_generated.blif",
        "max_rss(MiB)": 47.7,
        "exec_time(ms)": 13.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "binary_xor_generated.blif",
        "max_rss(MiB)": 68.4,
        "exec_time(ms)": 100.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xor/k6_N10_40nm": {
        "test_name": "operators/binary_xor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "binary_xor_generated.blif",
        "max_rss(MiB)": 51,
        "exec_time(ms)": 20.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "binary_xor_generated.blif",
        "max_rss(MiB)": 67.5,
        "exec_time(ms)": 103,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xor/no_arch": {
        "test_name": "operators/binary_xor/no_arch",
        "generated_blif": "binary_xor_generated.blif",
        "max_rss(MiB)": 47.7,
        "exec_time(ms)": 15.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "clog2_generated.blif",
        "max_rss(MiB)": 65.5,
        "exec_time(ms)": 92,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/clog2/k6_N10_40nm": {
        "test_name": "operators/clog2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "clog2_generated.blif",
        "max_rss(MiB)": 47.9,
        "exec_time(ms)": 15.2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/clog2/k6_N10_mem32K_40nm": {
        "test_name": "operators/clog2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "clog2_generated.blif",
        "max_rss(MiB)": 64.6,
        "exec_time(ms)": 92.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/clog2/no_arch": {
        "test_name": "operators/clog2/no_arch",
        "generated_blif": "clog2_generated.blif",
        "max_rss(MiB)": 44.9,
        "exec_time(ms)": 10.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "concat_generated.blif",
        "max_rss(MiB)": 95.9,
        "exec_time(ms)": 252.6,
        "Pi": 24,
        "Po": 72,
        "logic element": 122,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 128,
        "Total Node": 122
    },
    "operators/concat/k6_N10_40nm": {
        "test_name": "operators/concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "concat_generated.blif",
        "max_rss(MiB)": 77.8,
        "exec_time(ms)": 171.9,
        "Pi": 24,
        "Po": 72,
        "logic element": 122,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 127,
        "Total Node": 122
    },
    "operators/concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "concat_generated.blif",
        "max_rss(MiB)": 94.7,
        "exec_time(ms)": 251.1,
        "Pi": 24,
        "Po": 72,
        "logic element": 122,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 127,
        "Total Node": 122
    },
    "operators/concat/no_arch": {
        "test_name": "operators/concat/no_arch",
        "generated_blif": "concat_generated.blif",
        "max_rss(MiB)": 74.7,
        "exec_time(ms)": 173.7,
        "Pi": 24,
        "Po": 72,
        "logic element": 122,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 122,
        "Total Node": 122
    },
    "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "eightbit_arithmetic_power_generated.blif",
        "max_rss(MiB)": 93.8,
        "exec_time(ms)": 125.1,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 26
    },
    "operators/eightbit_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "eightbit_arithmetic_power_generated.blif",
        "max_rss(MiB)": 77.7,
        "exec_time(ms)": 164.7,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 101,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 101,
        "Total Node": 110
    },
    "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "eightbit_arithmetic_power_generated.blif",
        "max_rss(MiB)": 93,
        "exec_time(ms)": 104.5,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 26
    },
    "operators/eightbit_arithmetic_power/no_arch": {
        "test_name": "operators/eightbit_arithmetic_power/no_arch",
        "generated_blif": "eightbit_arithmetic_power_generated.blif",
        "max_rss(MiB)": 74.6,
        "exec_time(ms)": 146.2,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 101,
        "latch": 8,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 101,
        "Total Node": 110
    },
    "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "minuscolon_6_bit_generated.blif",
        "max_rss(MiB)": 75.2,
        "exec_time(ms)": 122.4,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/minuscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "minuscolon_6_bit_generated.blif",
        "max_rss(MiB)": 57.9,
        "exec_time(ms)": 27.4,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/minuscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "minuscolon_6_bit_generated.blif",
        "max_rss(MiB)": 74.2,
        "exec_time(ms)": 103.3,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/minuscolon_6_bit/no_arch": {
        "test_name": "operators/minuscolon_6_bit/no_arch",
        "generated_blif": "minuscolon_6_bit_generated.blif",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 20.2,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "pluscolon_6_bit_generated.blif",
        "max_rss(MiB)": 73.3,
        "exec_time(ms)": 109.8,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "pluscolon_6_bit_generated.blif",
        "max_rss(MiB)": 56.1,
        "exec_time(ms)": 25.4,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "pluscolon_6_bit_generated.blif",
        "max_rss(MiB)": 72.6,
        "exec_time(ms)": 103,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/no_arch": {
        "test_name": "operators/pluscolon_6_bit/no_arch",
        "generated_blif": "pluscolon_6_bit_generated.blif",
        "max_rss(MiB)": 52.8,
        "exec_time(ms)": 18.6,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "pluscolon_8_bit_generated.blif",
        "max_rss(MiB)": 77.2,
        "exec_time(ms)": 115.5,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/pluscolon_8_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "pluscolon_8_bit_generated.blif",
        "max_rss(MiB)": 60.4,
        "exec_time(ms)": 29.1,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/pluscolon_8_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "pluscolon_8_bit_generated.blif",
        "max_rss(MiB)": 76.8,
        "exec_time(ms)": 111.9,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/pluscolon_8_bit/no_arch": {
        "test_name": "operators/pluscolon_8_bit/no_arch",
        "generated_blif": "pluscolon_8_bit_generated.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 24.2,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_16bits_asl_int_wide_generated.blif",
        "max_rss(MiB)": 95.5,
        "exec_time(ms)": 143.3,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_16bits_asl_int_wide_generated.blif",
        "max_rss(MiB)": 77.3,
        "exec_time(ms)": 51.1,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_16bits_asl_int_wide_generated.blif",
        "max_rss(MiB)": 94.5,
        "exec_time(ms)": 134.8,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_asl_int_wide/no_arch",
        "generated_blif": "signed_16bits_asl_int_wide_generated.blif",
        "max_rss(MiB)": 74.2,
        "exec_time(ms)": 44.8,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_16bits_asr_int_wide_generated.blif",
        "max_rss(MiB)": 95.1,
        "exec_time(ms)": 131,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_16bits_asr_int_wide_generated.blif",
        "max_rss(MiB)": 77.4,
        "exec_time(ms)": 55,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_16bits_asr_int_wide_generated.blif",
        "max_rss(MiB)": 94.7,
        "exec_time(ms)": 134.6,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asr_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_asr_int_wide/no_arch",
        "generated_blif": "signed_16bits_asr_int_wide_generated.blif",
        "max_rss(MiB)": 74.1,
        "exec_time(ms)": 44.3,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_16bits_sl_int_wide_generated.blif",
        "max_rss(MiB)": 95.1,
        "exec_time(ms)": 137.4,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_16bits_sl_int_wide_generated.blif",
        "max_rss(MiB)": 77.4,
        "exec_time(ms)": 50,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_16bits_sl_int_wide_generated.blif",
        "max_rss(MiB)": 94.7,
        "exec_time(ms)": 144.4,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sl_int_wide/no_arch",
        "generated_blif": "signed_16bits_sl_int_wide_generated.blif",
        "max_rss(MiB)": 74.1,
        "exec_time(ms)": 43.3,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_16bits_sr_int_wide_generated.blif",
        "max_rss(MiB)": 95.5,
        "exec_time(ms)": 140.5,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_16bits_sr_int_wide_generated.blif",
        "max_rss(MiB)": 77.4,
        "exec_time(ms)": 51.2,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_16bits_sr_int_wide_generated.blif",
        "max_rss(MiB)": 94.7,
        "exec_time(ms)": 127.5,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sr_int_wide/no_arch",
        "generated_blif": "signed_16bits_sr_int_wide_generated.blif",
        "max_rss(MiB)": 74.1,
        "exec_time(ms)": 43.9,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_asl_indexed_generated.blif",
        "max_rss(MiB)": 63.6,
        "exec_time(ms)": 85.3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_1bit_asl_indexed_generated.blif",
        "max_rss(MiB)": 46.2,
        "exec_time(ms)": 15.5,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_asl_indexed_generated.blif",
        "max_rss(MiB)": 63,
        "exec_time(ms)": 80.9,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_asl_indexed/no_arch",
        "generated_blif": "signed_1bit_asl_indexed_generated.blif",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 8.8,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_asl_wire_generated.blif",
        "max_rss(MiB)": 62.3,
        "exec_time(ms)": 87.7,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_1bit_asl_wire_generated.blif",
        "max_rss(MiB)": 45.3,
        "exec_time(ms)": 14.8,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_asl_wire_generated.blif",
        "max_rss(MiB)": 61.9,
        "exec_time(ms)": 77.9,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asl_wire/no_arch": {
        "test_name": "operators/signed_1bit_asl_wire/no_arch",
        "generated_blif": "signed_1bit_asl_wire_generated.blif",
        "max_rss(MiB)": 41.8,
        "exec_time(ms)": 7.5,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_asr_indexed_generated.blif",
        "max_rss(MiB)": 63.7,
        "exec_time(ms)": 94.6,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_1bit_asr_indexed_generated.blif",
        "max_rss(MiB)": 46.4,
        "exec_time(ms)": 15.9,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_asr_indexed_generated.blif",
        "max_rss(MiB)": 62.9,
        "exec_time(ms)": 85.2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asr_indexed/no_arch": {
        "test_name": "operators/signed_1bit_asr_indexed/no_arch",
        "generated_blif": "signed_1bit_asr_indexed_generated.blif",
        "max_rss(MiB)": 43.1,
        "exec_time(ms)": 8.4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_asr_wire_generated.blif",
        "max_rss(MiB)": 62.3,
        "exec_time(ms)": 99.1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_1bit_asr_wire_generated.blif",
        "max_rss(MiB)": 45.2,
        "exec_time(ms)": 14.8,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_asr_wire_generated.blif",
        "max_rss(MiB)": 61.5,
        "exec_time(ms)": 90.9,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asr_wire/no_arch": {
        "test_name": "operators/signed_1bit_asr_wire/no_arch",
        "generated_blif": "signed_1bit_asr_wire_generated.blif",
        "max_rss(MiB)": 41.9,
        "exec_time(ms)": 6.7,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_sl_indexed_generated.blif",
        "max_rss(MiB)": 63.4,
        "exec_time(ms)": 99.8,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_1bit_sl_indexed_generated.blif",
        "max_rss(MiB)": 46.4,
        "exec_time(ms)": 17.6,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_sl_indexed_generated.blif",
        "max_rss(MiB)": 62.6,
        "exec_time(ms)": 93.5,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sl_indexed/no_arch",
        "generated_blif": "signed_1bit_sl_indexed_generated.blif",
        "max_rss(MiB)": 43.1,
        "exec_time(ms)": 7.4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_sl_wire_generated.blif",
        "max_rss(MiB)": 62.4,
        "exec_time(ms)": 98.2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_1bit_sl_wire_generated.blif",
        "max_rss(MiB)": 45.1,
        "exec_time(ms)": 14,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_sl_wire_generated.blif",
        "max_rss(MiB)": 61.7,
        "exec_time(ms)": 88.1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sl_wire/no_arch": {
        "test_name": "operators/signed_1bit_sl_wire/no_arch",
        "generated_blif": "signed_1bit_sl_wire_generated.blif",
        "max_rss(MiB)": 41.7,
        "exec_time(ms)": 7,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_sr_indexed_generated.blif",
        "max_rss(MiB)": 63.7,
        "exec_time(ms)": 100.5,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_1bit_sr_indexed_generated.blif",
        "max_rss(MiB)": 46.5,
        "exec_time(ms)": 16,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_sr_indexed_generated.blif",
        "max_rss(MiB)": 63,
        "exec_time(ms)": 97.2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sr_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sr_indexed/no_arch",
        "generated_blif": "signed_1bit_sr_indexed_generated.blif",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 9.2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_sr_wire_generated.blif",
        "max_rss(MiB)": 62.7,
        "exec_time(ms)": 98.8,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_1bit_sr_wire_generated.blif",
        "max_rss(MiB)": 45.2,
        "exec_time(ms)": 14.6,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_1bit_sr_wire_generated.blif",
        "max_rss(MiB)": 61.8,
        "exec_time(ms)": 89.8,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sr_wire/no_arch": {
        "test_name": "operators/signed_1bit_sr_wire/no_arch",
        "generated_blif": "signed_1bit_sr_wire_generated.blif",
        "max_rss(MiB)": 41.9,
        "exec_time(ms)": 6.6,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_2bits_asl_wide_generated.blif",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 92.4,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_2bits_asl_wide_generated.blif",
        "max_rss(MiB)": 47.9,
        "exec_time(ms)": 17,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_2bits_asl_wide_generated.blif",
        "max_rss(MiB)": 64,
        "exec_time(ms)": 92.6,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asl_wide/no_arch": {
        "test_name": "operators/signed_2bits_asl_wide/no_arch",
        "generated_blif": "signed_2bits_asl_wide_generated.blif",
        "max_rss(MiB)": 44.2,
        "exec_time(ms)": 10.2,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_2bits_asr_wide_generated.blif",
        "max_rss(MiB)": 64.6,
        "exec_time(ms)": 92,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_2bits_asr_wide_generated.blif",
        "max_rss(MiB)": 47.5,
        "exec_time(ms)": 17.1,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_2bits_asr_wide_generated.blif",
        "max_rss(MiB)": 64.3,
        "exec_time(ms)": 110.7,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asr_wide/no_arch": {
        "test_name": "operators/signed_2bits_asr_wide/no_arch",
        "generated_blif": "signed_2bits_asr_wide_generated.blif",
        "max_rss(MiB)": 44.1,
        "exec_time(ms)": 12.9,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_2bits_sl_wide_generated.blif",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 115.4,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_2bits_sl_wide_generated.blif",
        "max_rss(MiB)": 47.5,
        "exec_time(ms)": 18.6,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_2bits_sl_wide_generated.blif",
        "max_rss(MiB)": 64,
        "exec_time(ms)": 112.5,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sl_wide/no_arch": {
        "test_name": "operators/signed_2bits_sl_wide/no_arch",
        "generated_blif": "signed_2bits_sl_wide_generated.blif",
        "max_rss(MiB)": 44.2,
        "exec_time(ms)": 9.4,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_2bits_sr_wide_generated.blif",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 108.8,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_2bits_sr_wide_generated.blif",
        "max_rss(MiB)": 47.4,
        "exec_time(ms)": 16,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_2bits_sr_wide_generated.blif",
        "max_rss(MiB)": 64.2,
        "exec_time(ms)": 103,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sr_wide/no_arch": {
        "test_name": "operators/signed_2bits_sr_wide/no_arch",
        "generated_blif": "signed_2bits_sr_wide_generated.blif",
        "max_rss(MiB)": 44,
        "exec_time(ms)": 11.1,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_64bits_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 95.6,
        "exec_time(ms)": 215.4,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_64bits_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 78,
        "exec_time(ms)": 106.7,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_64bits_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 94.7,
        "exec_time(ms)": 213.7,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/no_arch",
        "generated_blif": "signed_64bits_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 74.3,
        "exec_time(ms)": 112.4,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_64bits_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 95.7,
        "exec_time(ms)": 218.8,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_64bits_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 77.9,
        "exec_time(ms)": 122.1,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_64bits_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 94.9,
        "exec_time(ms)": 211.9,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asr_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/no_arch",
        "generated_blif": "signed_64bits_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 74.5,
        "exec_time(ms)": 115.2,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_64bits_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 95.6,
        "exec_time(ms)": 206.6,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_64bits_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 77.5,
        "exec_time(ms)": 114.1,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_64bits_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 95,
        "exec_time(ms)": 195.2,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/no_arch",
        "generated_blif": "signed_64bits_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 74.3,
        "exec_time(ms)": 89.5,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_64bits_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 95.6,
        "exec_time(ms)": 186.9,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_64bits_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 77.8,
        "exec_time(ms)": 95.5,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_64bits_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 94.8,
        "exec_time(ms)": 196.7,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/no_arch",
        "generated_blif": "signed_64bits_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 74.4,
        "exec_time(ms)": 98,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_to_unsigned_generated.blif",
        "max_rss(MiB)": 95.6,
        "exec_time(ms)": 285.9,
        "Po": 128,
        "logic element": 128,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 128,
        "Total Node": 128
    },
    "operators/signed_to_unsigned/k6_N10_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_to_unsigned_generated.blif",
        "max_rss(MiB)": 77.6,
        "exec_time(ms)": 198.7,
        "Po": 128,
        "logic element": 128,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 128,
        "Total Node": 128
    },
    "operators/signed_to_unsigned/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_to_unsigned_generated.blif",
        "max_rss(MiB)": 94.7,
        "exec_time(ms)": 294.9,
        "Po": 128,
        "logic element": 128,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 128,
        "Total Node": 128
    },
    "operators/signed_to_unsigned/no_arch": {
        "test_name": "operators/signed_to_unsigned/no_arch",
        "generated_blif": "signed_to_unsigned_generated.blif",
        "max_rss(MiB)": 74.6,
        "exec_time(ms)": 191.9,
        "Po": 128,
        "logic element": 128,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 128,
        "Total Node": 128
    },
    "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asl_indexed_generated.blif",
        "max_rss(MiB)": 66.1,
        "exec_time(ms)": 100.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_asl_indexed_generated.blif",
        "max_rss(MiB)": 48.7,
        "exec_time(ms)": 20.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asl_indexed_generated.blif",
        "max_rss(MiB)": 65.2,
        "exec_time(ms)": 105.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asl_indexed/no_arch": {
        "test_name": "operators/signed_variable_asl_indexed/no_arch",
        "generated_blif": "signed_variable_asl_indexed_generated.blif",
        "max_rss(MiB)": 45,
        "exec_time(ms)": 12.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asl_int_wide_generated.blif",
        "max_rss(MiB)": 108.2,
        "exec_time(ms)": 1771.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_asl_int_wide_generated.blif",
        "max_rss(MiB)": 94,
        "exec_time(ms)": 1688.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asl_int_wide_generated.blif",
        "max_rss(MiB)": 107.6,
        "exec_time(ms)": 1786.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_int_wide/no_arch",
        "generated_blif": "signed_variable_asl_int_wide_generated.blif",
        "max_rss(MiB)": 90.9,
        "exec_time(ms)": 1716.1,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 232.4,
        "exec_time(ms)": 7092.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 217.8,
        "exec_time(ms)": 7077.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 231.5,
        "exec_time(ms)": 7028.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_ultra_wide/no_arch",
        "generated_blif": "signed_variable_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 214.6,
        "exec_time(ms)": 6804.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asl_wide_generated.blif",
        "max_rss(MiB)": 75.2,
        "exec_time(ms)": 122,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_asl_wide_generated.blif",
        "max_rss(MiB)": 58.1,
        "exec_time(ms)": 31.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asl_wide_generated.blif",
        "max_rss(MiB)": 74.3,
        "exec_time(ms)": 120.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asl_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_wide/no_arch",
        "generated_blif": "signed_variable_asl_wide_generated.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 25.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asl_wire_generated.blif",
        "max_rss(MiB)": 63.6,
        "exec_time(ms)": 110.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_asl_wire_generated.blif",
        "max_rss(MiB)": 46.2,
        "exec_time(ms)": 18.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asl_wire_generated.blif",
        "max_rss(MiB)": 62.7,
        "exec_time(ms)": 96.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_wire/no_arch": {
        "test_name": "operators/signed_variable_asl_wire/no_arch",
        "generated_blif": "signed_variable_asl_wire_generated.blif",
        "max_rss(MiB)": 43.1,
        "exec_time(ms)": 11.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asr_indexed_generated.blif",
        "max_rss(MiB)": 65.8,
        "exec_time(ms)": 99.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_asr_indexed_generated.blif",
        "max_rss(MiB)": 48.9,
        "exec_time(ms)": 27.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asr_indexed_generated.blif",
        "max_rss(MiB)": 65.4,
        "exec_time(ms)": 125.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asr_indexed/no_arch": {
        "test_name": "operators/signed_variable_asr_indexed/no_arch",
        "generated_blif": "signed_variable_asr_indexed_generated.blif",
        "max_rss(MiB)": 45.3,
        "exec_time(ms)": 13.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asr_int_wide_generated.blif",
        "max_rss(MiB)": 108.5,
        "exec_time(ms)": 1920.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_asr_int_wide_generated.blif",
        "max_rss(MiB)": 94,
        "exec_time(ms)": 1727.5,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asr_int_wide_generated.blif",
        "max_rss(MiB)": 107.7,
        "exec_time(ms)": 1844.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_int_wide/no_arch",
        "generated_blif": "signed_variable_asr_int_wide_generated.blif",
        "max_rss(MiB)": 90.9,
        "exec_time(ms)": 1701.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 232.5,
        "exec_time(ms)": 7009.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 217.7,
        "exec_time(ms)": 6894.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 231.5,
        "exec_time(ms)": 6959.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_ultra_wide/no_arch",
        "generated_blif": "signed_variable_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 214.9,
        "exec_time(ms)": 6938.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asr_wide_generated.blif",
        "max_rss(MiB)": 74.9,
        "exec_time(ms)": 131.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_asr_wide_generated.blif",
        "max_rss(MiB)": 58.1,
        "exec_time(ms)": 32,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asr_wide_generated.blif",
        "max_rss(MiB)": 74.4,
        "exec_time(ms)": 122.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asr_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_wide/no_arch",
        "generated_blif": "signed_variable_asr_wide_generated.blif",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 24.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asr_wire_generated.blif",
        "max_rss(MiB)": 63.8,
        "exec_time(ms)": 111.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_asr_wire_generated.blif",
        "max_rss(MiB)": 46.7,
        "exec_time(ms)": 20.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_asr_wire_generated.blif",
        "max_rss(MiB)": 63,
        "exec_time(ms)": 104,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_wire/no_arch": {
        "test_name": "operators/signed_variable_asr_wire/no_arch",
        "generated_blif": "signed_variable_asr_wire_generated.blif",
        "max_rss(MiB)": 43,
        "exec_time(ms)": 10.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sl_indexed_generated.blif",
        "max_rss(MiB)": 66,
        "exec_time(ms)": 114.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_sl_indexed_generated.blif",
        "max_rss(MiB)": 48.6,
        "exec_time(ms)": 21.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sl_indexed_generated.blif",
        "max_rss(MiB)": 65.1,
        "exec_time(ms)": 107,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_indexed/no_arch": {
        "test_name": "operators/signed_variable_sl_indexed/no_arch",
        "generated_blif": "signed_variable_sl_indexed_generated.blif",
        "max_rss(MiB)": 45.3,
        "exec_time(ms)": 13,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sl_int_wide_generated.blif",
        "max_rss(MiB)": 108.7,
        "exec_time(ms)": 1816.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_sl_int_wide_generated.blif",
        "max_rss(MiB)": 93.8,
        "exec_time(ms)": 1766.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sl_int_wide_generated.blif",
        "max_rss(MiB)": 107.5,
        "exec_time(ms)": 1826.1,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_int_wide/no_arch",
        "generated_blif": "signed_variable_sl_int_wide_generated.blif",
        "max_rss(MiB)": 90.7,
        "exec_time(ms)": 1711.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 232.2,
        "exec_time(ms)": 7143.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 217.9,
        "exec_time(ms)": 6767.8,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 231.6,
        "exec_time(ms)": 7068.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_ultra_wide/no_arch",
        "generated_blif": "signed_variable_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 214.9,
        "exec_time(ms)": 6760.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sl_wide_generated.blif",
        "max_rss(MiB)": 75.1,
        "exec_time(ms)": 121,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_sl_wide_generated.blif",
        "max_rss(MiB)": 58,
        "exec_time(ms)": 45.2,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sl_wide_generated.blif",
        "max_rss(MiB)": 74.4,
        "exec_time(ms)": 119.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sl_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_wide/no_arch",
        "generated_blif": "signed_variable_sl_wide_generated.blif",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 24,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sl_wire_generated.blif",
        "max_rss(MiB)": 63.6,
        "exec_time(ms)": 107.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_sl_wire_generated.blif",
        "max_rss(MiB)": 46.3,
        "exec_time(ms)": 18.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sl_wire_generated.blif",
        "max_rss(MiB)": 62.9,
        "exec_time(ms)": 103.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_wire/no_arch": {
        "test_name": "operators/signed_variable_sl_wire/no_arch",
        "generated_blif": "signed_variable_sl_wire_generated.blif",
        "max_rss(MiB)": 43.1,
        "exec_time(ms)": 11.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sr_indexed_generated.blif",
        "max_rss(MiB)": 65.9,
        "exec_time(ms)": 110.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_sr_indexed_generated.blif",
        "max_rss(MiB)": 48.8,
        "exec_time(ms)": 25.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sr_indexed_generated.blif",
        "max_rss(MiB)": 65.2,
        "exec_time(ms)": 106.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sr_indexed/no_arch": {
        "test_name": "operators/signed_variable_sr_indexed/no_arch",
        "generated_blif": "signed_variable_sr_indexed_generated.blif",
        "max_rss(MiB)": 45.2,
        "exec_time(ms)": 14.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sr_int_wide_generated.blif",
        "max_rss(MiB)": 108.6,
        "exec_time(ms)": 1822.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_sr_int_wide_generated.blif",
        "max_rss(MiB)": 94.1,
        "exec_time(ms)": 1744.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sr_int_wide_generated.blif",
        "max_rss(MiB)": 107.5,
        "exec_time(ms)": 1831.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_int_wide/no_arch",
        "generated_blif": "signed_variable_sr_int_wide_generated.blif",
        "max_rss(MiB)": 91,
        "exec_time(ms)": 1688.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 232.1,
        "exec_time(ms)": 6715.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 217.7,
        "exec_time(ms)": 6720.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 231.6,
        "exec_time(ms)": 6784,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_ultra_wide/no_arch",
        "generated_blif": "signed_variable_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 214.9,
        "exec_time(ms)": 6667.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sr_wide_generated.blif",
        "max_rss(MiB)": 75,
        "exec_time(ms)": 120.2,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_sr_wide_generated.blif",
        "max_rss(MiB)": 57.9,
        "exec_time(ms)": 32.2,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sr_wide_generated.blif",
        "max_rss(MiB)": 74.3,
        "exec_time(ms)": 117.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sr_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_wide/no_arch",
        "generated_blif": "signed_variable_sr_wide_generated.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 23.8,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sr_wire_generated.blif",
        "max_rss(MiB)": 63.5,
        "exec_time(ms)": 119.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "signed_variable_sr_wire_generated.blif",
        "max_rss(MiB)": 46.4,
        "exec_time(ms)": 18.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "signed_variable_sr_wire_generated.blif",
        "max_rss(MiB)": 62.8,
        "exec_time(ms)": 107.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_wire/no_arch": {
        "test_name": "operators/signed_variable_sr_wire/no_arch",
        "generated_blif": "signed_variable_sr_wire_generated.blif",
        "max_rss(MiB)": 42.7,
        "exec_time(ms)": 10.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "specifyBlock_generated.blif",
        "max_rss(MiB)": 65.7,
        "exec_time(ms)": 110.2,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/k6_N10_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "specifyBlock_generated.blif",
        "max_rss(MiB)": 48.7,
        "exec_time(ms)": 23.1,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/k6_N10_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "specifyBlock_generated.blif",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 121.1,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/no_arch": {
        "test_name": "operators/specifyBlock/no_arch",
        "generated_blif": "specifyBlock_generated.blif",
        "max_rss(MiB)": 45,
        "exec_time(ms)": 12.9,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "specparam_generated.blif",
        "max_rss(MiB)": 63.4,
        "exec_time(ms)": 106.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/k6_N10_40nm": {
        "test_name": "operators/specparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "specparam_generated.blif",
        "max_rss(MiB)": 46.2,
        "exec_time(ms)": 17.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/k6_N10_mem32K_40nm": {
        "test_name": "operators/specparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "specparam_generated.blif",
        "max_rss(MiB)": 62.3,
        "exec_time(ms)": 102.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/no_arch": {
        "test_name": "operators/specparam/no_arch",
        "generated_blif": "specparam_generated.blif",
        "max_rss(MiB)": 42.7,
        "exec_time(ms)": 10,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "string_test_concat_generated.blif",
        "max_rss(MiB)": 96.5,
        "exec_time(ms)": 497.2,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test_concat/k6_N10_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "string_test_concat_generated.blif",
        "max_rss(MiB)": 78.8,
        "exec_time(ms)": 403,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test_concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "string_test_concat_generated.blif",
        "max_rss(MiB)": 95.4,
        "exec_time(ms)": 507.2,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test_concat/no_arch": {
        "test_name": "operators/string_test_concat/no_arch",
        "generated_blif": "string_test_concat_generated.blif",
        "max_rss(MiB)": 75.9,
        "exec_time(ms)": 390.1,
        "Po": 241,
        "logic element": 241,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "string_test_concat_replicate_generated.blif",
        "max_rss(MiB)": 96.4,
        "exec_time(ms)": 490.9,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test_concat_replicate/k6_N10_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "string_test_concat_replicate_generated.blif",
        "max_rss(MiB)": 78.7,
        "exec_time(ms)": 415.3,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test_concat_replicate/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "string_test_concat_replicate_generated.blif",
        "max_rss(MiB)": 95.7,
        "exec_time(ms)": 509.2,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test_concat_replicate/no_arch": {
        "test_name": "operators/string_test_concat_replicate/no_arch",
        "generated_blif": "string_test_concat_replicate_generated.blif",
        "max_rss(MiB)": 75.8,
        "exec_time(ms)": 388.8,
        "Po": 241,
        "logic element": 241,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "string_test_generated.blif",
        "max_rss(MiB)": 96.2,
        "exec_time(ms)": 484,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test/k6_N10_40nm": {
        "test_name": "operators/string_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "string_test_generated.blif",
        "max_rss(MiB)": 78.9,
        "exec_time(ms)": 370.8,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "string_test_generated.blif",
        "max_rss(MiB)": 95.6,
        "exec_time(ms)": 466.7,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test/no_arch": {
        "test_name": "operators/string_test/no_arch",
        "generated_blif": "string_test_generated.blif",
        "max_rss(MiB)": 75.8,
        "exec_time(ms)": 394.5,
        "Po": 241,
        "logic element": 241,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_div_generated.blif",
        "max_rss(MiB)": 98.1,
        "exec_time(ms)": 225,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 9,
        "logic element": 33,
        "latch": 8,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 28,
        "Average Path": 5,
        "Estimated LUTs": 33,
        "Total Node": 61
    },
    "operators/twobits_arithmetic_div/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_arithmetic_div_generated.blif",
        "max_rss(MiB)": 77.9,
        "exec_time(ms)": 237.1,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 9,
        "logic element": 159,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 159,
        "Total Node": 168
    },
    "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_div_generated.blif",
        "max_rss(MiB)": 95.1,
        "exec_time(ms)": 313.6,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 9,
        "logic element": 159,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 159,
        "Total Node": 168
    },
    "operators/twobits_arithmetic_div/no_arch": {
        "test_name": "operators/twobits_arithmetic_div/no_arch",
        "generated_blif": "twobits_arithmetic_div_generated.blif",
        "max_rss(MiB)": 74.8,
        "exec_time(ms)": 216.6,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 9,
        "logic element": 159,
        "latch": 8,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 159,
        "Total Node": 168
    },
    "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_minus_generated.blif",
        "max_rss(MiB)": 83.6,
        "exec_time(ms)": 131.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 9,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_minus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_arithmetic_minus_generated.blif",
        "max_rss(MiB)": 59.8,
        "exec_time(ms)": 33.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_minus_generated.blif",
        "max_rss(MiB)": 76.4,
        "exec_time(ms)": 120.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_minus/no_arch": {
        "test_name": "operators/twobits_arithmetic_minus/no_arch",
        "generated_blif": "twobits_arithmetic_minus_generated.blif",
        "max_rss(MiB)": 56.5,
        "exec_time(ms)": 27.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_mod_generated.blif",
        "max_rss(MiB)": 93.2,
        "exec_time(ms)": 146.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 13,
        "latch": 3,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 22
    },
    "operators/twobits_arithmetic_mod/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_arithmetic_mod_generated.blif",
        "max_rss(MiB)": 77.4,
        "exec_time(ms)": 77.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 47,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 23,
        "Average Path": 5,
        "Estimated LUTs": 47,
        "Total Node": 51
    },
    "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_mod_generated.blif",
        "max_rss(MiB)": 94.6,
        "exec_time(ms)": 170.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 47,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 23,
        "Average Path": 5,
        "Estimated LUTs": 47,
        "Total Node": 51
    },
    "operators/twobits_arithmetic_mod/no_arch": {
        "test_name": "operators/twobits_arithmetic_mod/no_arch",
        "generated_blif": "twobits_arithmetic_mod_generated.blif",
        "max_rss(MiB)": 74.3,
        "exec_time(ms)": 66.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 47,
        "latch": 3,
        "Longest Path": 23,
        "Average Path": 5,
        "Estimated LUTs": 47,
        "Total Node": 51
    },
    "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 81,
        "exec_time(ms)": 112.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 9,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 67.3,
        "exec_time(ms)": 42.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 18,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 23
    },
    "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 79.9,
        "exec_time(ms)": 124.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 9,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_multiply/no_arch": {
        "test_name": "operators/twobits_arithmetic_multiply/no_arch",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 64,
        "exec_time(ms)": 36.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 18,
        "latch": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 23
    },
    "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_plus_generated.blif",
        "max_rss(MiB)": 82,
        "exec_time(ms)": 132,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 7,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_plus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_arithmetic_plus_generated.blif",
        "max_rss(MiB)": 61.3,
        "exec_time(ms)": 35.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_plus_generated.blif",
        "max_rss(MiB)": 77.5,
        "exec_time(ms)": 123.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_plus/no_arch": {
        "test_name": "operators/twobits_arithmetic_plus/no_arch",
        "generated_blif": "twobits_arithmetic_plus_generated.blif",
        "max_rss(MiB)": 57.8,
        "exec_time(ms)": 25.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_power_generated.blif",
        "max_rss(MiB)": 97.5,
        "exec_time(ms)": 154.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 21,
        "latch": 4,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 21,
        "Total Node": 28
    },
    "operators/twobits_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_arithmetic_power_generated.blif",
        "max_rss(MiB)": 77.6,
        "exec_time(ms)": 104.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 59,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 59,
        "Total Node": 64
    },
    "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_power_generated.blif",
        "max_rss(MiB)": 97.1,
        "exec_time(ms)": 149.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 21,
        "latch": 4,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 21,
        "Total Node": 28
    },
    "operators/twobits_arithmetic_power/no_arch": {
        "test_name": "operators/twobits_arithmetic_power/no_arch",
        "generated_blif": "twobits_arithmetic_power_generated.blif",
        "max_rss(MiB)": 74.4,
        "exec_time(ms)": 95.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 59,
        "latch": 4,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 59,
        "Total Node": 64
    },
    "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_uminus_generated.blif",
        "max_rss(MiB)": 83.3,
        "exec_time(ms)": 128.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 9,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_uminus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_arithmetic_uminus_generated.blif",
        "max_rss(MiB)": 59.8,
        "exec_time(ms)": 32.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_uminus_generated.blif",
        "max_rss(MiB)": 76.3,
        "exec_time(ms)": 121.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_uminus/no_arch": {
        "test_name": "operators/twobits_arithmetic_uminus/no_arch",
        "generated_blif": "twobits_arithmetic_uminus_generated.blif",
        "max_rss(MiB)": 56.2,
        "exec_time(ms)": 25.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_logical_greater_equal_than_generated.blif",
        "max_rss(MiB)": 74.9,
        "exec_time(ms)": 123,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_logical_greater_equal_than_generated.blif",
        "max_rss(MiB)": 57.6,
        "exec_time(ms)": 31.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_logical_greater_equal_than_generated.blif",
        "max_rss(MiB)": 74,
        "exec_time(ms)": 115,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_greater_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_equal_than/no_arch",
        "generated_blif": "twobits_logical_greater_equal_than_generated.blif",
        "max_rss(MiB)": 54.2,
        "exec_time(ms)": 23.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_logical_greater_than_generated.blif",
        "max_rss(MiB)": 70.6,
        "exec_time(ms)": 114.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/twobits_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_logical_greater_than_generated.blif",
        "max_rss(MiB)": 53.5,
        "exec_time(ms)": 26.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_logical_greater_than_generated.blif",
        "max_rss(MiB)": 70,
        "exec_time(ms)": 102.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/twobits_logical_greater_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_than/no_arch",
        "generated_blif": "twobits_logical_greater_than_generated.blif",
        "max_rss(MiB)": 50.1,
        "exec_time(ms)": 20,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_logical_less_equal_than_generated.blif",
        "max_rss(MiB)": 75.1,
        "exec_time(ms)": 110.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_logical_less_equal_than_generated.blif",
        "max_rss(MiB)": 57.5,
        "exec_time(ms)": 29.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_logical_less_equal_than_generated.blif",
        "max_rss(MiB)": 74.1,
        "exec_time(ms)": 116.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_less_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_less_equal_than/no_arch",
        "generated_blif": "twobits_logical_less_equal_than_generated.blif",
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 23.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_logical_less_than_generated.blif",
        "max_rss(MiB)": 70.6,
        "exec_time(ms)": 115.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/twobits_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_logical_less_than_generated.blif",
        "max_rss(MiB)": 53.1,
        "exec_time(ms)": 25.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/twobits_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_logical_less_than_generated.blif",
        "max_rss(MiB)": 69.7,
        "exec_time(ms)": 112.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/twobits_logical_less_than/no_arch": {
        "test_name": "operators/twobits_logical_less_than/no_arch",
        "generated_blif": "twobits_logical_less_than_generated.blif",
        "max_rss(MiB)": 50,
        "exec_time(ms)": 18.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unary_bitwise_bufnode_generated.blif",
        "max_rss(MiB)": 62.2,
        "exec_time(ms)": 108.2,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_bufnode/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unary_bitwise_bufnode_generated.blif",
        "max_rss(MiB)": 45.3,
        "exec_time(ms)": 16.6,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unary_bitwise_bufnode_generated.blif",
        "max_rss(MiB)": 61.6,
        "exec_time(ms)": 103.5,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_bufnode/no_arch": {
        "test_name": "operators/unary_bitwise_bufnode/no_arch",
        "generated_blif": "unary_bitwise_bufnode_generated.blif",
        "max_rss(MiB)": 41.9,
        "exec_time(ms)": 7.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unary_bitwise_not_generated.blif",
        "max_rss(MiB)": 66.3,
        "exec_time(ms)": 114.8,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/unary_bitwise_not/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unary_bitwise_not_generated.blif",
        "max_rss(MiB)": 48.9,
        "exec_time(ms)": 21.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/unary_bitwise_not/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unary_bitwise_not_generated.blif",
        "max_rss(MiB)": 65.3,
        "exec_time(ms)": 114.8,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/unary_bitwise_not/no_arch": {
        "test_name": "operators/unary_bitwise_not/no_arch",
        "generated_blif": "unary_bitwise_not_generated.blif",
        "max_rss(MiB)": 45.6,
        "exec_time(ms)": 12.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_16bits_asl_int_wide_generated.blif",
        "max_rss(MiB)": 95.3,
        "exec_time(ms)": 158.8,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_16bits_asl_int_wide_generated.blif",
        "max_rss(MiB)": 77.3,
        "exec_time(ms)": 59.2,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_16bits_asl_int_wide_generated.blif",
        "max_rss(MiB)": 94.9,
        "exec_time(ms)": 147.3,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/no_arch",
        "generated_blif": "unsigned_16bits_asl_int_wide_generated.blif",
        "max_rss(MiB)": 74.1,
        "exec_time(ms)": 50.8,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_16bits_asr_int_wide_generated.blif",
        "max_rss(MiB)": 95.2,
        "exec_time(ms)": 154.8,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_16bits_asr_int_wide_generated.blif",
        "max_rss(MiB)": 77.5,
        "exec_time(ms)": 56.2,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_16bits_asr_int_wide_generated.blif",
        "max_rss(MiB)": 94.8,
        "exec_time(ms)": 153.5,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asr_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/no_arch",
        "generated_blif": "unsigned_16bits_asr_int_wide_generated.blif",
        "max_rss(MiB)": 74.2,
        "exec_time(ms)": 50.9,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_16bits_sl_int_wide_generated.blif",
        "max_rss(MiB)": 95.2,
        "exec_time(ms)": 150.2,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_16bits_sl_int_wide_generated.blif",
        "max_rss(MiB)": 77.3,
        "exec_time(ms)": 58.7,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_16bits_sl_int_wide_generated.blif",
        "max_rss(MiB)": 94.9,
        "exec_time(ms)": 152.3,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/no_arch",
        "generated_blif": "unsigned_16bits_sl_int_wide_generated.blif",
        "max_rss(MiB)": 74.1,
        "exec_time(ms)": 49.2,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_16bits_sr_int_wide_generated.blif",
        "max_rss(MiB)": 95.2,
        "exec_time(ms)": 163.3,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_16bits_sr_int_wide_generated.blif",
        "max_rss(MiB)": 77.5,
        "exec_time(ms)": 59.8,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_16bits_sr_int_wide_generated.blif",
        "max_rss(MiB)": 94.6,
        "exec_time(ms)": 156.7,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/no_arch",
        "generated_blif": "unsigned_16bits_sr_int_wide_generated.blif",
        "max_rss(MiB)": 74.2,
        "exec_time(ms)": 53.3,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_asl_indexed_generated.blif",
        "max_rss(MiB)": 63.6,
        "exec_time(ms)": 108.7,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_1bit_asl_indexed_generated.blif",
        "max_rss(MiB)": 46.7,
        "exec_time(ms)": 18.1,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_asl_indexed_generated.blif",
        "max_rss(MiB)": 62.8,
        "exec_time(ms)": 95.2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_indexed/no_arch",
        "generated_blif": "unsigned_1bit_asl_indexed_generated.blif",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 11.1,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_asl_wire_generated.blif",
        "max_rss(MiB)": 62.3,
        "exec_time(ms)": 110.9,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_1bit_asl_wire_generated.blif",
        "max_rss(MiB)": 45.3,
        "exec_time(ms)": 17.1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_asl_wire_generated.blif",
        "max_rss(MiB)": 61.4,
        "exec_time(ms)": 104.8,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_wire/no_arch",
        "generated_blif": "unsigned_1bit_asl_wire_generated.blif",
        "max_rss(MiB)": 41.9,
        "exec_time(ms)": 9.4,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_asr_indexed_generated.blif",
        "max_rss(MiB)": 63.5,
        "exec_time(ms)": 107.4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_1bit_asr_indexed_generated.blif",
        "max_rss(MiB)": 46.5,
        "exec_time(ms)": 18,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_asr_indexed_generated.blif",
        "max_rss(MiB)": 62.7,
        "exec_time(ms)": 94,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asr_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_asr_indexed/no_arch",
        "generated_blif": "unsigned_1bit_asr_indexed_generated.blif",
        "max_rss(MiB)": 43.1,
        "exec_time(ms)": 10.3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_asr_wire_generated.blif",
        "max_rss(MiB)": 62.3,
        "exec_time(ms)": 109.4,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_1bit_asr_wire_generated.blif",
        "max_rss(MiB)": 45.2,
        "exec_time(ms)": 14.6,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_asr_wire_generated.blif",
        "max_rss(MiB)": 61.6,
        "exec_time(ms)": 91.6,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asr_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_asr_wire/no_arch",
        "generated_blif": "unsigned_1bit_asr_wire_generated.blif",
        "max_rss(MiB)": 41.9,
        "exec_time(ms)": 8.8,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_sl_indexed_generated.blif",
        "max_rss(MiB)": 63.3,
        "exec_time(ms)": 105.1,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_1bit_sl_indexed_generated.blif",
        "max_rss(MiB)": 46.4,
        "exec_time(ms)": 19.2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_sl_indexed_generated.blif",
        "max_rss(MiB)": 62.9,
        "exec_time(ms)": 103.6,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_indexed/no_arch",
        "generated_blif": "unsigned_1bit_sl_indexed_generated.blif",
        "max_rss(MiB)": 43,
        "exec_time(ms)": 9.4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_sl_wire_generated.blif",
        "max_rss(MiB)": 62.5,
        "exec_time(ms)": 109.1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_1bit_sl_wire_generated.blif",
        "max_rss(MiB)": 45.2,
        "exec_time(ms)": 16.8,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_sl_wire_generated.blif",
        "max_rss(MiB)": 61.5,
        "exec_time(ms)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_wire/no_arch",
        "generated_blif": "unsigned_1bit_sl_wire_generated.blif",
        "max_rss(MiB)": 42,
        "exec_time(ms)": 8.3,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_sr_indexed_generated.blif",
        "max_rss(MiB)": 63.6,
        "exec_time(ms)": 111.5,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_1bit_sr_indexed_generated.blif",
        "max_rss(MiB)": 46.5,
        "exec_time(ms)": 17.7,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_sr_indexed_generated.blif",
        "max_rss(MiB)": 62.8,
        "exec_time(ms)": 106.3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_indexed/no_arch",
        "generated_blif": "unsigned_1bit_sr_indexed_generated.blif",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 10.1,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_sr_wire_generated.blif",
        "max_rss(MiB)": 62.5,
        "exec_time(ms)": 111.6,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_1bit_sr_wire_generated.blif",
        "max_rss(MiB)": 45.1,
        "exec_time(ms)": 16,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_1bit_sr_wire_generated.blif",
        "max_rss(MiB)": 61.8,
        "exec_time(ms)": 106.8,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sr_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_wire/no_arch",
        "generated_blif": "unsigned_1bit_sr_wire_generated.blif",
        "max_rss(MiB)": 42,
        "exec_time(ms)": 13.1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_2bits_asl_wide_generated.blif",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 108,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_2bits_asl_wide_generated.blif",
        "max_rss(MiB)": 47.6,
        "exec_time(ms)": 19.6,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_2bits_asl_wide_generated.blif",
        "max_rss(MiB)": 63.7,
        "exec_time(ms)": 108.3,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_asl_wide/no_arch",
        "generated_blif": "unsigned_2bits_asl_wide_generated.blif",
        "max_rss(MiB)": 43.9,
        "exec_time(ms)": 9.5,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_2bits_asr_wide_generated.blif",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 105.1,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_2bits_asr_wide_generated.blif",
        "max_rss(MiB)": 47.5,
        "exec_time(ms)": 18.6,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_2bits_asr_wide_generated.blif",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 91.4,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asr_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_asr_wide/no_arch",
        "generated_blif": "unsigned_2bits_asr_wide_generated.blif",
        "max_rss(MiB)": 44.1,
        "exec_time(ms)": 11.4,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_2bits_sl_wide_generated.blif",
        "max_rss(MiB)": 64.5,
        "exec_time(ms)": 112.2,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_2bits_sl_wide_generated.blif",
        "max_rss(MiB)": 47.5,
        "exec_time(ms)": 15.9,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_2bits_sl_wide_generated.blif",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 110.2,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sl_wide/no_arch",
        "generated_blif": "unsigned_2bits_sl_wide_generated.blif",
        "max_rss(MiB)": 43.9,
        "exec_time(ms)": 10.8,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_2bits_sr_wide_generated.blif",
        "max_rss(MiB)": 64.4,
        "exec_time(ms)": 110.7,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_2bits_sr_wide_generated.blif",
        "max_rss(MiB)": 47.4,
        "exec_time(ms)": 19.1,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_2bits_sr_wide_generated.blif",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 101.6,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sr_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sr_wide/no_arch",
        "generated_blif": "unsigned_2bits_sr_wide_generated.blif",
        "max_rss(MiB)": 44.3,
        "exec_time(ms)": 10.7,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_64bits_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 95.4,
        "exec_time(ms)": 190.7,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_64bits_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 77.6,
        "exec_time(ms)": 99.6,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_64bits_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 94.4,
        "exec_time(ms)": 199.4,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/no_arch",
        "generated_blif": "unsigned_64bits_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 74.3,
        "exec_time(ms)": 97.6,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_64bits_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 95.6,
        "exec_time(ms)": 204.1,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_64bits_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 77.7,
        "exec_time(ms)": 104.4,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_64bits_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 94.8,
        "exec_time(ms)": 201,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/no_arch",
        "generated_blif": "unsigned_64bits_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 74.2,
        "exec_time(ms)": 102.1,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_64bits_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 95.6,
        "exec_time(ms)": 179,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_64bits_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 77.7,
        "exec_time(ms)": 106.8,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_64bits_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 95.1,
        "exec_time(ms)": 193.4,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/no_arch",
        "generated_blif": "unsigned_64bits_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 74.3,
        "exec_time(ms)": 99.6,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_64bits_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 95.7,
        "exec_time(ms)": 193,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_64bits_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 77.5,
        "exec_time(ms)": 103.7,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_64bits_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 94.9,
        "exec_time(ms)": 194.5,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/no_arch",
        "generated_blif": "unsigned_64bits_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 74.5,
        "exec_time(ms)": 96.2,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asl_indexed_generated.blif",
        "max_rss(MiB)": 66,
        "exec_time(ms)": 115.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_asl_indexed_generated.blif",
        "max_rss(MiB)": 48.7,
        "exec_time(ms)": 22.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asl_indexed_generated.blif",
        "max_rss(MiB)": 65.4,
        "exec_time(ms)": 97.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asl_indexed/no_arch",
        "generated_blif": "unsigned_variable_asl_indexed_generated.blif",
        "max_rss(MiB)": 45.2,
        "exec_time(ms)": 12.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asl_int_wide_generated.blif",
        "max_rss(MiB)": 108.3,
        "exec_time(ms)": 1807.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_asl_int_wide_generated.blif",
        "max_rss(MiB)": 93.7,
        "exec_time(ms)": 1729.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asl_int_wide_generated.blif",
        "max_rss(MiB)": 107.6,
        "exec_time(ms)": 1735.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_int_wide/no_arch",
        "generated_blif": "unsigned_variable_asl_int_wide_generated.blif",
        "max_rss(MiB)": 90.8,
        "exec_time(ms)": 1612.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 232.3,
        "exec_time(ms)": 7126.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 217.7,
        "exec_time(ms)": 6799.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 231.7,
        "exec_time(ms)": 7135.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/no_arch",
        "generated_blif": "unsigned_variable_asl_ultra_wide_generated.blif",
        "max_rss(MiB)": 215,
        "exec_time(ms)": 7043.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asl_wide_generated.blif",
        "max_rss(MiB)": 75.2,
        "exec_time(ms)": 121.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_asl_wide_generated.blif",
        "max_rss(MiB)": 58,
        "exec_time(ms)": 33.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asl_wide_generated.blif",
        "max_rss(MiB)": 74.3,
        "exec_time(ms)": 120.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wide/no_arch",
        "generated_blif": "unsigned_variable_asl_wide_generated.blif",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 24.2,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asl_wire_generated.blif",
        "max_rss(MiB)": 64,
        "exec_time(ms)": 109.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_asl_wire_generated.blif",
        "max_rss(MiB)": 46.5,
        "exec_time(ms)": 22.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asl_wire_generated.blif",
        "max_rss(MiB)": 62.7,
        "exec_time(ms)": 112.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wire/no_arch",
        "generated_blif": "unsigned_variable_asl_wire_generated.blif",
        "max_rss(MiB)": 43.2,
        "exec_time(ms)": 10.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asr_indexed_generated.blif",
        "max_rss(MiB)": 65.9,
        "exec_time(ms)": 114.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_asr_indexed_generated.blif",
        "max_rss(MiB)": 48.7,
        "exec_time(ms)": 21.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asr_indexed_generated.blif",
        "max_rss(MiB)": 65.2,
        "exec_time(ms)": 108.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asr_indexed/no_arch",
        "generated_blif": "unsigned_variable_asr_indexed_generated.blif",
        "max_rss(MiB)": 45.5,
        "exec_time(ms)": 16,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asr_int_wide_generated.blif",
        "max_rss(MiB)": 108.4,
        "exec_time(ms)": 1846.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_asr_int_wide_generated.blif",
        "max_rss(MiB)": 93.9,
        "exec_time(ms)": 1698.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asr_int_wide_generated.blif",
        "max_rss(MiB)": 107.5,
        "exec_time(ms)": 1804.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_int_wide/no_arch",
        "generated_blif": "unsigned_variable_asr_int_wide_generated.blif",
        "max_rss(MiB)": 90.7,
        "exec_time(ms)": 1736.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 232,
        "exec_time(ms)": 7016.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 217.9,
        "exec_time(ms)": 7008.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 231.7,
        "exec_time(ms)": 7131.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/no_arch",
        "generated_blif": "unsigned_variable_asr_ultra_wide_generated.blif",
        "max_rss(MiB)": 214.7,
        "exec_time(ms)": 6947.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asr_wide_generated.blif",
        "max_rss(MiB)": 75.2,
        "exec_time(ms)": 127.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_asr_wide_generated.blif",
        "max_rss(MiB)": 57.8,
        "exec_time(ms)": 32.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asr_wide_generated.blif",
        "max_rss(MiB)": 74.6,
        "exec_time(ms)": 115.8,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wide/no_arch",
        "generated_blif": "unsigned_variable_asr_wide_generated.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 24.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asr_wire_generated.blif",
        "max_rss(MiB)": 63.6,
        "exec_time(ms)": 108.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_asr_wire_generated.blif",
        "max_rss(MiB)": 46.6,
        "exec_time(ms)": 19.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_asr_wire_generated.blif",
        "max_rss(MiB)": 63.1,
        "exec_time(ms)": 104.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wire/no_arch",
        "generated_blif": "unsigned_variable_asr_wire_generated.blif",
        "max_rss(MiB)": 43.2,
        "exec_time(ms)": 10.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sl_indexed_generated.blif",
        "max_rss(MiB)": 65.7,
        "exec_time(ms)": 109.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_sl_indexed_generated.blif",
        "max_rss(MiB)": 48.6,
        "exec_time(ms)": 20.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sl_indexed_generated.blif",
        "max_rss(MiB)": 65.3,
        "exec_time(ms)": 110.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sl_indexed/no_arch",
        "generated_blif": "unsigned_variable_sl_indexed_generated.blif",
        "max_rss(MiB)": 45.4,
        "exec_time(ms)": 14.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sl_int_wide_generated.blif",
        "max_rss(MiB)": 108.3,
        "exec_time(ms)": 1831.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_sl_int_wide_generated.blif",
        "max_rss(MiB)": 94.1,
        "exec_time(ms)": 1724.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sl_int_wide_generated.blif",
        "max_rss(MiB)": 107.9,
        "exec_time(ms)": 1827,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_int_wide/no_arch",
        "generated_blif": "unsigned_variable_sl_int_wide_generated.blif",
        "max_rss(MiB)": 90.7,
        "exec_time(ms)": 1715.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 232.1,
        "exec_time(ms)": 6309.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 217.9,
        "exec_time(ms)": 6297.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 231.5,
        "exec_time(ms)": 6298.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/no_arch",
        "generated_blif": "unsigned_variable_sl_ultra_wide_generated.blif",
        "max_rss(MiB)": 214.9,
        "exec_time(ms)": 6669.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sl_wide_generated.blif",
        "max_rss(MiB)": 75.3,
        "exec_time(ms)": 120.2,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_sl_wide_generated.blif",
        "max_rss(MiB)": 58.4,
        "exec_time(ms)": 32.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sl_wide_generated.blif",
        "max_rss(MiB)": 74.5,
        "exec_time(ms)": 128.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wide/no_arch",
        "generated_blif": "unsigned_variable_sl_wide_generated.blif",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 24.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sl_wire_generated.blif",
        "max_rss(MiB)": 63.7,
        "exec_time(ms)": 107.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_sl_wire_generated.blif",
        "max_rss(MiB)": 46.5,
        "exec_time(ms)": 19.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sl_wire_generated.blif",
        "max_rss(MiB)": 62.9,
        "exec_time(ms)": 104.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wire/no_arch",
        "generated_blif": "unsigned_variable_sl_wire_generated.blif",
        "max_rss(MiB)": 43.1,
        "exec_time(ms)": 10.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sr_indexed_generated.blif",
        "max_rss(MiB)": 65.5,
        "exec_time(ms)": 110.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_sr_indexed_generated.blif",
        "max_rss(MiB)": 48.7,
        "exec_time(ms)": 22.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sr_indexed_generated.blif",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 110.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sr_indexed/no_arch",
        "generated_blif": "unsigned_variable_sr_indexed_generated.blif",
        "max_rss(MiB)": 45.2,
        "exec_time(ms)": 12.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sr_int_wide_generated.blif",
        "max_rss(MiB)": 108.6,
        "exec_time(ms)": 1853.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_sr_int_wide_generated.blif",
        "max_rss(MiB)": 93.9,
        "exec_time(ms)": 1717.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sr_int_wide_generated.blif",
        "max_rss(MiB)": 107.5,
        "exec_time(ms)": 1794.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_int_wide/no_arch",
        "generated_blif": "unsigned_variable_sr_int_wide_generated.blif",
        "max_rss(MiB)": 90.9,
        "exec_time(ms)": 1705.1,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 232.1,
        "exec_time(ms)": 5398.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 217.6,
        "exec_time(ms)": 5246.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 231.5,
        "exec_time(ms)": 5370.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/no_arch",
        "generated_blif": "unsigned_variable_sr_ultra_wide_generated.blif",
        "max_rss(MiB)": 214.9,
        "exec_time(ms)": 4871.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sr_wide_generated.blif",
        "max_rss(MiB)": 75.2,
        "exec_time(ms)": 121.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_sr_wide_generated.blif",
        "max_rss(MiB)": 58,
        "exec_time(ms)": 31.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sr_wide_generated.blif",
        "max_rss(MiB)": 74,
        "exec_time(ms)": 116.8,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wide/no_arch",
        "generated_blif": "unsigned_variable_sr_wide_generated.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 24.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sr_wire_generated.blif",
        "max_rss(MiB)": 63.4,
        "exec_time(ms)": 107.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "unsigned_variable_sr_wire_generated.blif",
        "max_rss(MiB)": 46.4,
        "exec_time(ms)": 19,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "unsigned_variable_sr_wire_generated.blif",
        "max_rss(MiB)": 63,
        "exec_time(ms)": 102.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wire/no_arch",
        "generated_blif": "unsigned_variable_sr_wire_generated.blif",
        "max_rss(MiB)": 43.1,
        "exec_time(ms)": 10.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
