Synthesis report
Sat Feb 13 17:20:34 2021
Quartus Prime Version 20.4.0 Build 72 12/14/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Synthesis Source Files Read
  4. Synthesis Messages



+-----------------------------------------------------------+
; Synthesis Summary                                         ;
+-----------------------+-----------------------------------+
; Synthesis Status      ; Failed - Sat Feb 13 17:20:33 2021 ;
; Revision Name         ; Pulse_Detector_qpro               ;
; Top-level Entity Name ; Pulse_Detector                    ;
; Family                ; Cyclone 10 GX                     ;
+-----------------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                         ;
+---------------------------------------------------------------------------------+--------------------+---------------------+
; Option                                                                          ; Setting            ; Default Value       ;
+---------------------------------------------------------------------------------+--------------------+---------------------+
; Device                                                                          ; 10CX150YF672E5G    ;                     ;
; Top-level entity name                                                           ; Pulse_Detector     ; Pulse_Detector_qpro ;
; Family name                                                                     ; Cyclone 10 GX      ; Cyclone 10 GX       ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                  ;
; Enable compact report table                                                     ; Off                ; Off                 ;
; Design Assistant include IP blocks                                              ; Off                ; Off                 ;
; High fanout net threshold for RAM inference                                     ; 15                 ; 15                  ;
; Design Assistant limit on reported violations per rule                          ; 500                ; 500                 ;
; Optimization Mode                                                               ; Balanced           ; Balanced            ;
; Allow Register Merging                                                          ; On                 ; On                  ;
; Allow Register Duplication                                                      ; On                 ; On                  ;
; Allow Register Retiming                                                         ; On                 ; On                  ;
; Allow RAM Retiming                                                              ; Off                ; Off                 ;
; Allow DSP Retiming                                                              ; Off                ; Off                 ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                 ;
; Preserve fewer node names                                                       ; On                 ; On                  ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable              ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                                        ; Auto               ; Auto                ;
; Safe State Machine                                                              ; Auto               ; Auto                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                  ;
; DSP Block Balancing                                                             ; Auto               ; Auto                ;
; NOT Gate Push-Back                                                              ; On                 ; On                  ;
; Power-Up Don't Care                                                             ; On                 ; On                  ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                  ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                 ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                 ;
; Ignore SOFT Buffers                                                             ; On                 ; On                  ;
; Optimization Technique                                                          ; Balanced           ; Balanced            ;
; Auto Open-Drain Pins                                                            ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                 ;
; Auto ROM Replacement                                                            ; On                 ; On                  ;
; Auto RAM Replacement                                                            ; On                 ; On                  ;
; Auto DSP Block Replacement                                                      ; On                 ; On                  ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                  ;
; Strict RAM Replacement                                                          ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                               ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                 ;
; Auto Resource Sharing                                                           ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                 ;
; Timing-Driven Synthesis                                                         ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                 ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                   ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation  ;
; HDL message level                                                               ; Level2             ; Level2              ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                ; 100                 ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                 ;
; Clock MUX Protection                                                            ; On                 ; On                  ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                 ;
; Block Design Naming                                                             ; Auto               ; Auto                ;
; SDC constraint protection                                                       ; Off                ; Off                 ;
; Synthesis Effort                                                                ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                  ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                  ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                 ;
; Disable DSP Negate Inferencing                                                  ; Off                ; Off                 ;
; Report Parameter Settings                                                       ; On                 ; On                  ;
; Report Parameter Settings to ASCII                                              ; On                 ; On                  ;
; Report Source Assignments                                                       ; On                 ; On                  ;
; Report Source Assignments to ASCII                                              ; On                 ; On                  ;
; Report Resource Utilization by Entity to ASCII                                  ; On                 ; On                  ;
; Size of the Latch Report                                                        ; 100                ; 100                 ;
; Enable State Machines Inference                                                 ; On                 ; On                  ;
; Enable formal verification support during compilation                           ; Off                ; Off                 ;
; Size of the PR Initial Conditions Report                                        ; 100                ; 100                 ;
; Number of Registers with Ignored Power-Up Settings Reported in Synthesis Report ; 500                ; 500                 ;
; Report PR Initial Values as Errors                                              ; Off                ; Off                 ;
; Fractal Synthesis                                                               ; Off                ; Off                 ;
; Synthesis Available Resource Multiplier                                         ; 1                  ; 1                   ;
; Message Level for Unconnected Output Ports                                      ; Warning            ; Warning             ;
; Pack Barrelshifters into Carry Chains for Better Area                           ; Auto               ; Auto                ;
+---------------------------------------------------------------------------------+--------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                          ;
+--------------------------------------------------------------+----------------------------------------+--------------------------------------------------------------+---------+-----+
; File Name with User-Entered Path                             ; File Type                              ; File Name with Absolute Path                                 ; Library ; MD5 ;
+--------------------------------------------------------------+----------------------------------------+--------------------------------------------------------------+---------+-----+
; ../hdlsrc/project_detect/Compute_Power.v                     ; User Verilog HDL File                  ; ../hdlsrc/project_detect/Compute_Power.v                     ;         ;     ;
; ../hdlsrc/project_detect/MATLAB_Function.v                   ; User Verilog HDL File                  ; ../hdlsrc/project_detect/MATLAB_Function.v                   ;         ;     ;
; ../hdlsrc/project_detect/Local_Peak.v                        ; User Verilog HDL File                  ; ../hdlsrc/project_detect/Local_Peak.v                        ;         ;     ;
; ../hdlsrc/project_detect/FilterCoef.v                        ; User Verilog HDL File                  ; ../hdlsrc/project_detect/FilterCoef.v                        ;         ;     ;
; ../hdlsrc/project_detect/FilterCoef_block.v                  ; User Verilog HDL File                  ; ../hdlsrc/project_detect/FilterCoef_block.v                  ;         ;     ;
; ../hdlsrc/project_detect/FilterCoef_block1.v                 ; User Verilog HDL File                  ; ../hdlsrc/project_detect/FilterCoef_block1.v                 ;         ;     ;
; ../hdlsrc/project_detect/FilterTapSystolicWvldin.v           ; User Verilog HDL File                  ; ../hdlsrc/project_detect/FilterTapSystolicWvldin.v           ;         ;     ;
; ../hdlsrc/project_detect/subFilter.v                         ; User Verilog HDL File                  ; ../hdlsrc/project_detect/subFilter.v                         ;         ;     ;
; ../hdlsrc/project_detect/FilterBank.v                        ; User Verilog HDL File                  ; ../hdlsrc/project_detect/FilterBank.v                        ;         ;     ;
; ../hdlsrc/project_detect/Discrete_FIR_Filter_HDL_Optimized.v ; User Verilog HDL File                  ; ../hdlsrc/project_detect/Discrete_FIR_Filter_HDL_Optimized.v ;         ;     ;
; ../hdlsrc/project_detect/Pulse_Detector.v                    ; User Verilog HDL File                  ; ../hdlsrc/project_detect/Pulse_Detector.v                    ;         ;     ;
; ../hdlsrc/project_detect/clock_constraint.sdc                ; User Synopsys Design Constraints File  ; ../hdlsrc/project_detect/clock_constraint.sdc                ;         ;     ;
+--------------------------------------------------------------+----------------------------------------+--------------------------------------------------------------+---------+-----+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 20.4.0 Build 72 12/14/2020 SC Pro Edition
    Info: Processing started: Sat Feb 13 17:20:30 2021
    Info: System process ID: 6360
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off Pulse_Detector_qpro -c Pulse_Detector_qpro
Info: qis_default_flow_script.tcl version: #2
Info: Initializing Synthesis...
Info: Project = "Pulse_Detector_qpro"
Info: Revision = "Pulse_Detector_qpro"
Info: Analyzing source files
Warning (16124): Can't analyze file ../hdlsrc/project_detect/Compute_Power.v - no such file exists
Warning (16124): Can't analyze file ../hdlsrc/project_detect/MATLAB_Function.v - no such file exists
Warning (16124): Can't analyze file ../hdlsrc/project_detect/Local_Peak.v - no such file exists
Warning (16124): Can't analyze file ../hdlsrc/project_detect/FilterCoef.v - no such file exists
Warning (16124): Can't analyze file ../hdlsrc/project_detect/FilterCoef_block.v - no such file exists
Warning (16124): Can't analyze file ../hdlsrc/project_detect/FilterCoef_block1.v - no such file exists
Warning (16124): Can't analyze file ../hdlsrc/project_detect/FilterTapSystolicWvldin.v - no such file exists
Warning (16124): Can't analyze file ../hdlsrc/project_detect/subFilter.v - no such file exists
Warning (16124): Can't analyze file ../hdlsrc/project_detect/FilterBank.v - no such file exists
Warning (16124): Can't analyze file ../hdlsrc/project_detect/Discrete_FIR_Filter_HDL_Optimized.v - no such file exists
Warning (16124): Can't analyze file ../hdlsrc/project_detect/Pulse_Detector.v - no such file exists
Warning (16124): Can't analyze file ../hdlsrc/project_detect/clock_constraint.sdc - no such file exists
Info: Elaborating from top-level entity "Pulse_Detector"
Error (16368): Top-level design entity "Pulse_Detector" is undefined
Error (16186): Can't elaborate top-level user hierarchy
Error: Flow failed: 
Error: Quartus Prime Synthesis was unsuccessful. 3 errors, 12 warnings
    Error: Peak virtual memory: 301 megabytes
    Error: Processing ended: Sat Feb 13 17:20:34 2021
    Error: Elapsed time: 00:00:04
    Error: System process ID: 6360


