#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Dec 29 13:15:02 2022
# Process ID: 21664
# Current directory: D:/Universita/tesi magistrale/reti_neurali/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17192 D:\Universita\tesi magistrale\reti_neurali\ip_repo\edit_rete_mnist_ip_v1_0.xpr
# Log file: D:/Universita/tesi magistrale/reti_neurali/ip_repo/vivado.log
# Journal file: D:/Universita/tesi magistrale/reti_neurali/ip_repo\vivado.jou
# Running On: DESKTOP-RQNE9R3, OS: Windows, CPU Frequency: 3093 MHz, CPU Physical cores: 2, Host memory: 8571 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Universita/tesi magistrale/reti_neurali/ip_repo/edit_rete_mnist_ip_v1_0.xpr}
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/edit_rete_mnist_ip_v1_0.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::zybo-z7-10:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmi/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 1738.395 ; gain = 373.844
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\Universita\tesi magistrale\reti_neurali\ip_repo\rete_mnist_ip_1_0\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/batchNorm.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/perceptron.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/layer.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/rete_mnist.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0_S_mnist_full_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0_S_mnist_lite_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/batchNorm.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/perceptron.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/layer.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/rete_mnist.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0_S_mnist_full_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0_S_mnist_lite_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/rete_mnist_ip_tb.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::open_ipxact_file: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1797.176 ; gain = 10.043
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S_mnist_full_AXI_AWUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S_mnist_full_AXI_ARUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S_mnist_full_AXI_WUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S_mnist_full_AXI_RUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S_mnist_full_AXI_BUSER_WIDTH' has its value changed from '1' to '0'.
INFO: [IP_Flow 19-3166] Bus Interface 'S_mnist_lite_AXI': References existing memory map 'S_mnist_lite_AXI'.
INFO: [IP_Flow 19-3166] Bus Interface 'S_mnist_full_AXI': References existing memory map 'S_mnist_full_AXI'.
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {d:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0'
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 29 13:19:16 2022...
