# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 14:09:30 on May 09,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.reg16(fast)
# Loading work.mem_system(fast)
# Loading work.cache(fast)
# Loading work.memc(fast)
# Loading work.memc(fast__1)
# Loading work.memc(fast__2)
# Loading work.memv(fast)
# Loading work.cache(fast__1)
# Loading work.four_bank_mem(fast)
# Loading work.final_memory(fast)
# Loading work.dff(fast)
# Loading work.cla16(fast)
# Loading work.cla4(fast)
# Loading work.or2(fast)
# Loading work.and2(fast)
# Loading work.nand2(fast)
# Loading work.and3(fast)
# Loading work.or3(fast)
# Loading work.and4(fast)
# Loading work.or4(fast)
# Loading work.and5(fast)
# Loading work.or5(fast)
# Loading work.xor3(fast)
# Loading work.IFIDmod(fast)
# Loading work.dff16(fast)
# Loading work.mux2_1_16(fast)
# Loading work.quadmux2_1(fast)
# Loading work.decode(fast)
# Loading work.master_ctrl(fast)
# Loading work.mux4_1(fast)
# Loading work.mux2_1(fast)
# Loading work.not1(fast)
# Loading work.rf_bypass(fast)
# Loading work.rf(fast)
# Loading work.dec3_8(fast)
# Loading work.SignExtend8_16(fast)
# Loading work.SignExtend11_16(fast)
# Loading work.ZeroExtend8_16(fast)
# Loading work.ZeroExtend5_16(fast)
# Loading work.SignExtend5_16(fast)
# Loading work.hazard_detection(fast)
# Loading work.IDEXmod(fast)
# Loading work.dff3(fast)
# Loading work.mux2_1_3(fast)
# Loading work.dff1(fast)
# Loading work.forwarding_unit(fast)
# Loading work.execute(fast)
# Loading work.mux8_1_16(fast)
# Loading work.quadmux8_1(fast)
# Loading work.mux4_1_16(fast)
# Loading work.quadmux4_1(fast)
# Loading work.alu(fast)
# Loading work.inv16(fast)
# Loading work.left_shift(fast)
# Loading work.right_shift(fast)
# Loading work.left_rotate(fast)
# Loading work.right_rotate(fast)
# Loading work.bit_rotate(fast)
# Loading work.or16(fast)
# Loading work.xor16(fast)
# Loading work.and16(fast)
# Loading work.zero_out(fast)
# Loading work.branch_ctrl(fast)
# Loading work.jump_ctrl(fast)
# Loading work.mux4_1_3(fast)
# Loading work.EXMEMmod(fast)
# Loading work.dff5(fast)
# Loading work.memory(fast)
# Loading work.MEMWBmod(fast)
# Loading work.writeback(fast)
# Loading work.mux8_1(fast)
# Loading work.xor2(fast)
# log -howmany -rec /* 
# 46427
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 14:09:31 on May 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
