# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
acom $DSN/src/mulbooth.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\mulbooth.vhd
# Compile Entity "mulbooth"
# Entity `mulbooth' has been skipped - no difference detected.
# Compile Architecture "Behavioral" of Entity "mulbooth"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -advdataflow  mulbooth behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2450 kB (elbread=1071 elab2=328 kernel=1051 sdf=0)
# 7:31 PM, Friday, March 30, 2018
# Simulation has been initialized
# Selected Top-Level: mulbooth (behavioral)
endsim
# All when statements cleared.
# Simulation has been stopped
acom $DSN/src/boothnexys.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\boothnexys.vhd
# Compile Entity "boothnexys"
# Compile Architecture "boothnexys" of Entity "boothnexys"
# Error: COMP96_0078: boothnexys.vhd : (30, 8): Unknown identifier "A".
# Error: COMP96_0078: boothnexys.vhd : (31, 8): Unknown identifier "Q".
# Error: COMP96_0133: boothnexys.vhd : (30, 8): Cannot find object declaration.
# Error: COMP96_0133: boothnexys.vhd : (31, 8): Cannot find object declaration.
# Error: COMP96_0104: boothnexys.vhd : (30, 3): Undefined type of expression.
# Error: COMP96_0104: boothnexys.vhd : (31, 3): Undefined type of expression.
# Error: COMP96_0078: boothnexys.vhd : (34, 19): Unknown identifier "A".
# Error: COMP96_0078: boothnexys.vhd : (34, 23): Unknown identifier "Q".
# Error: COMP96_0133: boothnexys.vhd : (34, 23): Cannot find object declaration.
# Error: COMP96_0071: boothnexys.vhd : (34, 11): Operator "&" is not defined for such operands.
# Error: COMP96_0104: boothnexys.vhd : (34, 10): Undefined type of expression.
# Error: COMP96_0077: boothnexys.vhd : (34, 10): Assignment target incompatible with right side. Expected type "std_logic_vector".
# Compile failure 12 Errors 0 Warnings  Analysis time :  0.2 [s]
acom $DSN/src/boothnexys.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\boothnexys.vhd
# Compile Entity "boothnexys"
# Compile Architecture "boothnexys" of Entity "boothnexys"
# Error: COMP96_0122: boothnexys.vhd : (21, 1): Symbol "Term" has already been declared in this region.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.1 [s]
acom $DSN/src/boothnexys.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\boothnexys.vhd
# Compile Entity "boothnexys"
# Entity `boothnexys' has been skipped - no difference detected.
# Compile Architecture "boothnexys" of Entity "boothnexys"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
acom $DSN/src/divcontrolunit.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divcontrolunit.vhd
# Compile Entity "divcontrolunit"
# Compile Architecture "divcontrolunit" of Entity "divcontrolunit"
# Error: COMP96_0019: divcontrolunit.vhd : (108, 2): Keyword "end" expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.6 [s]
acom $DSN/src/divcontrolunit.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divcontrolunit.vhd
# Compile Entity "divcontrolunit"
# Entity `divcontrolunit' has been skipped - no difference detected.
# Compile Architecture "divcontrolunit" of Entity "divcontrolunit"
# Error: COMP96_0118: divcontrolunit.vhd : (49, 13): Keyword "others" is not allowed in unconstrained array aggregate.
# Error: COMP96_0118: divcontrolunit.vhd : (86, 8): Keyword "others" is not allowed in unconstrained array aggregate.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.2 [s]
acom $DSN/src/divcontrolunit.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divcontrolunit.vhd
# Compile Entity "divcontrolunit"
# Entity `divcontrolunit' has been skipped - no difference detected.
# Compile Architecture "divcontrolunit" of Entity "divcontrolunit"
# Error: COMP96_0118: divcontrolunit.vhd : (49, 14): Keyword "others" is not allowed in unconstrained array aggregate.
# Error: COMP96_0118: divcontrolunit.vhd : (86, 8): Keyword "others" is not allowed in unconstrained array aggregate.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.1 [s]
acom $DSN/src/divcontrolunit.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divcontrolunit.vhd
# Compile Entity "divcontrolunit"
# Entity `divcontrolunit' has been skipped - no difference detected.
# Compile Architecture "divcontrolunit" of Entity "divcontrolunit"
# Error: COMP96_0118: divcontrolunit.vhd : (86, 8): Keyword "others" is not allowed in unconstrained array aggregate.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.1 [s]
acom $DSN/src/divcontrolunit.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divcontrolunit.vhd
# Compile Entity "divcontrolunit"
# Entity `divcontrolunit' has been skipped - no difference detected.
# Compile Architecture "divcontrolunit" of Entity "divcontrolunit"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
acom $DSN/src/divcontrolunit.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divcontrolunit.vhd
# Compile Entity "divcontrolunit"
# Entity `divcontrolunit' has been skipped - no difference detected.
# Compile Architecture "divcontrolunit" of Entity "divcontrolunit"
# Error: COMP96_0118: divcontrolunit.vhd : (86, 8): Keyword "others" is not allowed in unconstrained array aggregate.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.1 [s]
acom $DSN/src/divcontrolunit.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divcontrolunit.vhd
# Compile Entity "divcontrolunit"
# Entity `divcontrolunit' has been skipped - no difference detected.
# Compile Architecture "divcontrolunit" of Entity "divcontrolunit"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
asim -advdataflow  divcontrolunit divcontrolunit
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2425 kB (elbread=1070 elab2=306 kernel=1049 sdf=0)
# 8:50 PM, Friday, March 30, 2018
# Simulation has been initialized
# Selected Top-Level: divcontrolunit (divcontrolunit)
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
run 100 ns
# KERNEL: stopped at time: 1800 ns
run 100 ns
# KERNEL: stopped at time: 1900 ns
run 100 ns
# KERNEL: stopped at time: 2 us
run 100 ns
# KERNEL: stopped at time: 2100 ns
run 100 ns
# KERNEL: stopped at time: 2200 ns
run 100 ns
# KERNEL: stopped at time: 2300 ns
run 100 ns
# KERNEL: stopped at time: 2400 ns
run 100 ns
# KERNEL: stopped at time: 2500 ns
run 100 ns
# KERNEL: stopped at time: 2600 ns
run 100 ns
# KERNEL: stopped at time: 2700 ns
run 100 ns
# KERNEL: stopped at time: 2800 ns
run 100 ns
# KERNEL: stopped at time: 2900 ns
run 100 ns
# KERNEL: stopped at time: 3 us
run 100 ns
# KERNEL: stopped at time: 3100 ns
run 100 ns
# KERNEL: stopped at time: 3200 ns
run 100 ns
# KERNEL: stopped at time: 3300 ns
run 100 ns
# KERNEL: stopped at time: 3400 ns
run 100 ns
# KERNEL: stopped at time: 3500 ns
acom $DSN/src/divsrr.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divsrr.vhd
# Compile Entity "divsrrn"
# Compile Architecture "divsrrn" of Entity "divsrrn"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
acom $DSN/src/divrrest.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divrrest.vhd
# Compile Entity "divrrest"
# Error: COMP96_0018: divrrest.vhd : (25, 1): Identifier expected.
# Compile Architecture "divrrest" of Entity "divrrest"
# Error: COMP96_0015: divrrest.vhd : (63, 9): ')' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.3 [s]
acom $DSN/src/divrrest.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divrrest.vhd
# Compile Entity "divrrest"
# Error: COMP96_0018: divrrest.vhd : (25, 1): Identifier expected.
# Compile Architecture "divrrest" of Entity "divrrest"
# Error: COMP96_0015: divrrest.vhd : (63, 9): ')' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [s]
acom $DSN/src/divrrest.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divrrest.vhd
# Compile Entity "divrrest"
# Compile Architecture "divrrest" of Entity "divrrest"
# Error: COMP96_0015: divrrest.vhd : (63, 9): ')' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.2 [s]
acom $DSN/src/divrrest.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divrrest.vhd
# Compile Entity "divrrest"
# Entity `divrrest' has been skipped - no difference detected.
# Compile Architecture "divrrest" of Entity "divrrest"
# Error: COMP96_0078: divrrest.vhd : (55, 14): Unknown identifier "An".
# Error: COMP96_0133: divrrest.vhd : (55, 14): Cannot find object declaration.
# Error: COMP96_0104: divrrest.vhd : (55, 8): Undefined type of expression.
# Error: COMP96_0115: divrrest.vhd : (86, 10): Actual is not a globally static expression.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.1 [s]
acom $DSN/src/divrrest.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divrrest.vhd
# Compile Entity "divrrest"
# Entity `divrrest' has been skipped - no difference detected.
# Compile Architecture "divrrest" of Entity "divrrest"
# Error: COMP96_0115: divrrest.vhd : (87, 10): Actual is not a globally static expression.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.1 [s]
acom $DSN/src/divrrest.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divrrest.vhd
# Compile Entity "divrrest"
# Entity `divrrest' has been skipped - no difference detected.
# Compile Architecture "divrrest" of Entity "divrrest"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
endsim
# All when statements cleared.
# Simulation has been stopped
acom $DSN/src/divrrest.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divrrest.vhd
# Compile Entity "divrrest"
# Entity `divrrest' has been skipped - no difference detected.
# Compile Architecture "divrrest" of Entity "divrrest"
# Error: COMP96_0078: divrrest.vhd : (70, 3): Unknown identifier "SelectInitValue".
# Error: COMP96_0133: divrrest.vhd : (70, 3): Cannot find object declaration.
# Error: COMP96_0112: divrrest.vhd : (70, 3): "SelectInitValue" does not match the formal name.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.1 [s]
acom $DSN/src/divrrest.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divrrest.vhd
# Compile Entity "divrrest"
# Entity `divrrest' has been skipped - no difference detected.
# Compile Architecture "divrrest" of Entity "divrrest"
# Error: COMP96_0078: divrrest.vhd : (70, 3): Unknown identifier "SelectInitValue".
# Error: COMP96_0133: divrrest.vhd : (70, 3): Cannot find object declaration.
# Error: COMP96_0112: divrrest.vhd : (70, 3): "SelectInitValue" does not match the formal name.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.0 [s]
acom $DSN/src/divcontrolunit.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divcontrolunit.vhd
# Compile Entity "divcontrolunit"
# Error: COMP96_0015: divcontrolunit.vhd : (25, 24): ')' expected.
# Error: COMP96_0015: divcontrolunit.vhd : (25, 24): ';' expected.
# Error: COMP96_0019: divcontrolunit.vhd : (26, 2): Keyword "end" expected.
# Error: COMP96_0111: divcontrolunit.vhd : (26, 2): Labels do not match.
# Error: COMP96_0015: divcontrolunit.vhd : (26, 17): ';' expected.
# Error: COMP96_0016: divcontrolunit.vhd : (26, 19): Design unit declaration expected.
# Compile Architecture "divcontrolunit" of Entity "divcontrolunit"
# Error: COMP96_0015: divcontrolunit.vhd : (97, 19): ';' expected.
# Error: COMP96_0019: divcontrolunit.vhd : (97, 19): Keyword "end" expected.
# Error: COMP96_0019: divcontrolunit.vhd : (98, 6): Keyword "case" expected.
# Error: COMP96_0036: divcontrolunit.vhd : (98, 8): Boolean expression expected.
# Error: COMP96_0019: divcontrolunit.vhd : (99, 2): Keyword "end" expected.
# Error: COMP96_0019: divcontrolunit.vhd : (102, 2): Keyword "end" expected.
# Error: COMP96_0016: divcontrolunit.vhd : (102, 7): Design unit declaration expected.
# Compile failure 13 Errors 0 Warnings  Analysis time :  0.1 [s]
acom $DSN/src/divcontrolunit.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divcontrolunit.vhd
# Compile Entity "divcontrolunit"
# Compile Architecture "divcontrolunit" of Entity "divcontrolunit"
# Error: COMP96_0015: divcontrolunit.vhd : (97, 19): ';' expected.
# Error: COMP96_0019: divcontrolunit.vhd : (97, 19): Keyword "end" expected.
# Error: COMP96_0019: divcontrolunit.vhd : (98, 6): Keyword "case" expected.
# Error: COMP96_0036: divcontrolunit.vhd : (98, 8): Boolean expression expected.
# Error: COMP96_0019: divcontrolunit.vhd : (99, 2): Keyword "end" expected.
# Error: COMP96_0019: divcontrolunit.vhd : (102, 2): Keyword "end" expected.
# Error: COMP96_0016: divcontrolunit.vhd : (102, 7): Design unit declaration expected.
# Compile failure 7 Errors 0 Warnings  Analysis time :  0.1 [s]
# Error: ULM_0021: Architecture "divcontrolunit" is not up-to-date. Please, recompile file: ./src/divcontrolunit.vhd.
# Error: ULM_0021: Architecture "divcontrolunit" is not up-to-date. Please, recompile file: ./src/divcontrolunit.vhd.
acom $DSN/src/divcontrolunit.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divcontrolunit.vhd
# Compile Entity "divcontrolunit"
# Entity `divcontrolunit' has been skipped - no difference detected.
# Compile Architecture "divcontrolunit" of Entity "divcontrolunit"
# Error: COMP96_0015: divcontrolunit.vhd : (97, 19): ';' expected.
# Error: COMP96_0019: divcontrolunit.vhd : (97, 19): Keyword "end" expected.
# Error: COMP96_0019: divcontrolunit.vhd : (98, 6): Keyword "case" expected.
# Error: COMP96_0036: divcontrolunit.vhd : (98, 8): Boolean expression expected.
# Error: COMP96_0019: divcontrolunit.vhd : (99, 2): Keyword "end" expected.
# Error: COMP96_0019: divcontrolunit.vhd : (102, 2): Keyword "end" expected.
# Error: COMP96_0016: divcontrolunit.vhd : (102, 7): Design unit declaration expected.
# Compile failure 7 Errors 0 Warnings  Analysis time :  0.1 [s]
# Error: ULM_0021: Architecture "divcontrolunit" is not up-to-date. Please, recompile file: ./src/divcontrolunit.vhd.
# Error: ULM_0021: Architecture "divcontrolunit" is not up-to-date. Please, recompile file: ./src/divcontrolunit.vhd.
acom $DSN/src/divcontrolunit.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divcontrolunit.vhd
# Compile Entity "divcontrolunit"
# Entity `divcontrolunit' has been skipped - no difference detected.
# Compile Architecture "divcontrolunit" of Entity "divcontrolunit"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
acom $DSN/src/divrrest.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divrrest.vhd
# Compile Entity "divrrest"
# Entity `divrrest' has been skipped - no difference detected.
# Compile Architecture "divrrest" of Entity "divrrest"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
acom $DSN/src/divrrest.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divrrest.vhd
# Compile Entity "divrrest"
# Entity `divrrest' has been skipped - no difference detected.
# Compile Architecture "divrrest" of Entity "divrrest"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
asim -advdataflow  divcontrolunit divcontrolunit
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2425 kB (elbread=1070 elab2=306 kernel=1049 sdf=0)
# 9:23 PM, Friday, March 30, 2018
# Simulation has been initialized
# Selected Top-Level: divcontrolunit (divcontrolunit)
# Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
asim -advdataflow  divrrest divrrest
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0006 divrrest.vhd (97): Length of actual parameter (8) does not match the length of formal parameter "Q" (7) (from entity).
# ELAB2: Last instance before error: /qsrn
# KERNEL: Error: E8005 : Kernel process initialization failed.
# Fatal error occurred during simulation initialization.
acom $DSN/src/divrrest.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divrrest.vhd
# Compile Entity "divrrest"
# Entity `divrrest' has been skipped - no difference detected.
# Compile Architecture "divrrest" of Entity "divrrest"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
asim -advdataflow  divrrest divrrest
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
acom $DSN/src/divrrest.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divrrest.vhd
# Compile Entity "divrrest"
# Entity `divrrest' has been skipped - no difference detected.
# Compile Architecture "divrrest" of Entity "divrrest"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2456 kB (elbread=1071 elab2=334 kernel=1051 sdf=0)
# 9:25 PM, Friday, March 30, 2018
# Simulation has been initialized
# Selected Top-Level: divrrest (divrrest)
# Signal Stare not found in design
# Signal Counterf not found in design
# Signal An not found in design
run 100 ns
# RUNTIME: Fatal Error: RUNTIME_0046 divrrest.vhd (125): Incompatible ranges; left: (7 downto 0), right: (6 downto 0).
# KERNEL: Time: 0 ps,  Iteration: 0,  TOP instance,  Process: line__125.
# Fatal error occurred during simulation.
# KERNEL: stopped at delta: 0 at time 0 ps.
endsim
# All when statements cleared.
# Simulation has been stopped
acom $DSN/src/divrrest.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divrrest.vhd
# Compile Entity "divrrest"
# Entity `divrrest' has been skipped - no difference detected.
# Compile Architecture "divrrest" of Entity "divrrest"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
asim -advdataflow  divrrest divrrest
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2456 kB (elbread=1071 elab2=334 kernel=1051 sdf=0)
# 9:27 PM, Friday, March 30, 2018
# Simulation has been initialized
# Selected Top-Level: divrrest (divrrest)
# Signal Stare not found in design
# Signal Counterf not found in design
# Signal An not found in design
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
# All when statements cleared.
# Simulation has been stopped
asim -advdataflow  divrrest divrrest
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2456 kB (elbread=1071 elab2=334 kernel=1051 sdf=0)
# 9:28 PM, Friday, March 30, 2018
# Simulation has been initialized
# Selected Top-Level: divrrest (divrrest)
# Signal Stare not found in design
# Signal Counterf not found in design
# Signal An not found in design
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
run 100 ns
# KERNEL: stopped at time: 1800 ns
run 100 ns
# KERNEL: stopped at time: 1900 ns
run 100 ns
# KERNEL: stopped at time: 2 us
run 100 ns
# KERNEL: stopped at time: 2100 ns
run 100 ns
# KERNEL: stopped at time: 2200 ns
run 100 ns
# KERNEL: stopped at time: 2300 ns
run 100 ns
# KERNEL: stopped at time: 2400 ns
run 100 ns
# KERNEL: stopped at time: 2500 ns
run 100 ns
# KERNEL: stopped at time: 2600 ns
run 100 ns
# KERNEL: stopped at time: 2700 ns
run 100 ns
# KERNEL: stopped at time: 2800 ns
run 100 ns
# KERNEL: stopped at time: 2900 ns
run 100 ns
# KERNEL: stopped at time: 3 us
run 100 ns
# KERNEL: stopped at time: 3100 ns
endsim
# All when statements cleared.
# Simulation has been stopped
asim -advdataflow  divrrest divrrest
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
acom $DSN/src/divrrest.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divrrest.vhd
# Compile Entity "divrrest"
# Entity `divrrest' has been skipped - no difference detected.
# Compile Architecture "divrrest" of Entity "divrrest"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2456 kB (elbread=1071 elab2=334 kernel=1051 sdf=0)
# 9:35 PM, Friday, March 30, 2018
# Simulation has been initialized
# Selected Top-Level: divrrest (divrrest)
# Signal Stare not found in design
# Signal Counterf not found in design
# Signal An not found in design
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
run 100 ns
# KERNEL: stopped at time: 1800 ns
run 100 ns
# KERNEL: stopped at time: 1900 ns
run 100 ns
# KERNEL: stopped at time: 2 us
run 100 ns
# KERNEL: stopped at time: 2100 ns
run 100 ns
# KERNEL: stopped at time: 2200 ns
run 100 ns
# KERNEL: stopped at time: 2300 ns
run 100 ns
# KERNEL: stopped at time: 2400 ns
run 100 ns
# KERNEL: stopped at time: 2500 ns
run 100 ns
# KERNEL: stopped at time: 2600 ns
run 100 ns
# KERNEL: stopped at time: 2700 ns
run 100 ns
# KERNEL: stopped at time: 2800 ns
run 100 ns
# KERNEL: stopped at time: 2900 ns
run 100 ns
# KERNEL: stopped at time: 3 us
run 100 ns
# KERNEL: stopped at time: 3100 ns
acom $DSN/src/divsrr.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divsrr.vhd
# Compile Entity "divsrrn"
# Entity `divsrrn' has been skipped - no difference detected.
# Compile Architecture "divsrrn" of Entity "divsrrn"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
endsim
# All when statements cleared.
# Simulation has been stopped
asim -advdataflow  divrrest divrrest
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2456 kB (elbread=1071 elab2=334 kernel=1051 sdf=0)
# 9:38 PM, Friday, March 30, 2018
# Simulation has been initialized
# Selected Top-Level: divrrest (divrrest)
# Signal Stare not found in design
# Signal Counterf not found in design
# Signal An not found in design
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
run 100 ns
# KERNEL: stopped at time: 1800 ns
run 100 ns
# KERNEL: stopped at time: 1900 ns
run 100 ns
# KERNEL: stopped at time: 2 us
run 100 ns
# KERNEL: stopped at time: 2100 ns
run 100 ns
# KERNEL: stopped at time: 2200 ns
run 100 ns
# KERNEL: stopped at time: 2300 ns
run 100 ns
# KERNEL: stopped at time: 2400 ns
run 100 ns
# KERNEL: stopped at time: 2500 ns
run 100 ns
# KERNEL: stopped at time: 2600 ns
run 100 ns
# KERNEL: stopped at time: 2700 ns
run 100 ns
# KERNEL: stopped at time: 2800 ns
run 100 ns
# KERNEL: stopped at time: 2900 ns
run 100 ns
# KERNEL: stopped at time: 3 us
run 100 ns
# KERNEL: stopped at time: 3100 ns
run 100 ns
# KERNEL: stopped at time: 3200 ns
endsim
# All when statements cleared.
# Simulation has been stopped
acom $DSN/src/divcontrolunit.vhd
# Compile...
# File: e:\An3lab\ssc\ssc_l\num\src\divcontrolunit.vhd
# Compile Entity "divcontrolunit"
# Entity `divcontrolunit' has been skipped - no difference detected.
# Compile Architecture "divcontrolunit" of Entity "divcontrolunit"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
asim -advdataflow  divrrest divrrest
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2456 kB (elbread=1071 elab2=334 kernel=1051 sdf=0)
# 9:41 PM, Friday, March 30, 2018
# Simulation has been initialized
# Selected Top-Level: divrrest (divrrest)
# Signal Stare not found in design
# Signal Counterf not found in design
# Signal An not found in design
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
# Simulation has been stopped
