
*** Running vivado
    with args -log clk_wiz_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_1.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source clk_wiz_1.tcl -notrace
Command: synth_design -top clk_wiz_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14776 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 387.617 ; gain = 98.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v:70]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1_axi_clk_config' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_axi_clk_config.vhd:177]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_axi_clk_config.vhd:129]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_axi_clk_config.vhd:130]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1_axi_lite_ipif' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/clk_wiz_1_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000011111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1_slave_attachment' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/clk_wiz_1_slave_attachment.vhd:236]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1_address_decoder' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/clk_wiz_1_address_decoder.vhd:186]
	Parameter C_BUS_AWIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1_pselect_f' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_pselect_f.vhd:162]
	Parameter C_AB bound to: 6 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b00000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1_pselect_f' (1#1) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1_pselect_f__parameterized0' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1_pselect_f__parameterized0' (1#1) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1_pselect_f__parameterized1' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1_pselect_f__parameterized1' (1#1) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1_pselect_f__parameterized2' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1_pselect_f__parameterized2' (1#1) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1_pselect_f__parameterized3' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1_pselect_f__parameterized3' (1#1) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1_pselect_f__parameterized4' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1_pselect_f__parameterized4' (1#1) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1_pselect_f__parameterized5' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1_pselect_f__parameterized5' (1#1) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1_pselect_f__parameterized6' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1_pselect_f__parameterized6' (1#1) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1_pselect_f__parameterized7' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1_pselect_f__parameterized7' (1#1) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1_pselect_f__parameterized8' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_pselect_f.vhd:162]
	Parameter C_AB bound to: 0 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b01000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1_pselect_f__parameterized8' (1#1) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1_address_decoder' (2#1) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/clk_wiz_1_address_decoder.vhd:186]
INFO: [Synth 8-226] default block is never used [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/clk_wiz_1_slave_attachment.vhd:438]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1_slave_attachment' (3#1) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/clk_wiz_1_slave_attachment.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1_axi_lite_ipif' (4#1) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/clk_wiz_1_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'clk_wiz_1_clk_wiz_drp' declared at 'd:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz_drp.vhd:115' bound to instance 'CLK_CORE_DRP_I' of component 'clk_wiz_1_clk_wiz_drp' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_axi_clk_config.vhd:440]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1_clk_wiz_drp' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz_drp.vhd:153]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'clk_wiz_1_clk_wiz' declared at 'd:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v:68' bound to instance 'clk_inst' of component 'clk_wiz_1_clk_wiz' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz_drp.vhd:567]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1_clk_wiz' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [E:/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (5#1) [E:/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [E:/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (6#1) [E:/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (7#1) [E:/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1_clk_wiz' (8#1) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v:68]
	Parameter S1_CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter S1_CLKFBOUT_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter S1_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT0_DIVIDE bound to: 5 - type: integer 
	Parameter S1_CLKOUT0_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT0_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT1_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT2_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT2_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT3_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT3_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT4_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT4_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT5_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT5_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT6_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT6_DUTY bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'clk_wiz_1_mmcm_drp' declared at 'd:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_mmcm_pll_drp.v:47' bound to instance 'mmcm_drp_inst' of component 'clk_wiz_1_mmcm_drp' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz_drp.vhd:585]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1_mmcm_drp' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_mmcm_pll_drp.v:47]
	Parameter S1_CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter S1_CLKFBOUT_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter S1_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT0_DIVIDE bound to: 5 - type: integer 
	Parameter S1_CLKOUT0_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT0_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT1_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT2_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT2_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT3_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT3_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT4_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT4_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT5_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT5_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT6_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT6_DUTY bound to: 50000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter S2_BANDWIDTH bound to: LOW - type: string 
	Parameter S1_CLKFBOUT bound to: 38'b00000000000000000000000000000100000100 
	Parameter S1_CLKFBOUT_FRAC_CALC bound to: 38'b00000000001000000000000000000011000011 
	Parameter S1_DIGITAL_FILT bound to: 10'b1111001100 
	Parameter S1_LOCK bound to: 40'b1011010110111110100011111010010000000001 
	Parameter S1_DIVCLK bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT0 bound to: 38'b00000000000000100000000000000010000011 
	Parameter S1_CLKOUT0_FRAC_CALC bound to: 38'b00100100001100100000000000000001000001 
	Parameter S1_CLKOUT1 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT2 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT3 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT4 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT5 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT6 bound to: 38'b00000000000000010000000000000001000001 
	Parameter RESTART bound to: 4'b0001 
	Parameter WAIT_LOCK bound to: 4'b0010 
	Parameter WAIT_SEN bound to: 4'b0011 
	Parameter ADDRESS bound to: 4'b0100 
	Parameter WAIT_A_DRDY bound to: 4'b0101 
	Parameter BITMASK bound to: 4'b0110 
	Parameter BITSET bound to: 4'b0111 
	Parameter WRITE bound to: 4'b1000 
	Parameter WAIT_DRDY bound to: 4'b1001 
	Parameter STATE_COUNT_CONST bound to: 23 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_mmcm_pll_drp.v:238]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1_mmcm_drp' (9#1) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_mmcm_pll_drp.v:47]
WARNING: [Synth 8-3848] Net clk_mon_error_reg_sig in module/entity clk_wiz_1_clk_wiz_drp does not have driver. [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz_drp.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1_clk_wiz_drp' (10#1) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz_drp.vhd:153]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1_soft_reset' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1_soft_reset' (11#1) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/proc_common_v3_00_a/hdl/src/vhdl/clk_wiz_1_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1_axi_clk_config' (12#1) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_axi_clk_config.vhd:177]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (13#1) [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v:70]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[0]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[5]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[6]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[7]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[8]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[9]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[10]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[11]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[12]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[13]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[14]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[15]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[16]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[17]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[18]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[19]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[20]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[21]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[22]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[23]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[24]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[25]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[26]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_Data[27]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_BE[0]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_BE[1]
WARNING: [Synth 8-3331] design clk_wiz_1_soft_reset has unconnected port Bus2IP_BE[2]
WARNING: [Synth 8-3331] design clk_wiz_1_clk_wiz_drp has unconnected port Bus2IP_RdCE[5]
WARNING: [Synth 8-3331] design clk_wiz_1_clk_wiz_drp has unconnected port Bus2IP_RdCE[6]
WARNING: [Synth 8-3331] design clk_wiz_1_clk_wiz_drp has unconnected port Bus2IP_RdCE[7]
WARNING: [Synth 8-3331] design clk_wiz_1_clk_wiz_drp has unconnected port Bus2IP_WrCE[0]
WARNING: [Synth 8-3331] design clk_wiz_1_clk_wiz_drp has unconnected port Bus2IP_WrCE[5]
WARNING: [Synth 8-3331] design clk_wiz_1_clk_wiz_drp has unconnected port Bus2IP_WrCE[6]
WARNING: [Synth 8-3331] design clk_wiz_1_clk_wiz_drp has unconnected port Bus2IP_WrCE[7]
WARNING: [Synth 8-3331] design clk_wiz_1_pselect_f__parameterized8 has unconnected port A[0]
WARNING: [Synth 8-3331] design clk_wiz_1_pselect_f__parameterized8 has unconnected port A[1]
WARNING: [Synth 8-3331] design clk_wiz_1_pselect_f__parameterized8 has unconnected port A[2]
WARNING: [Synth 8-3331] design clk_wiz_1_pselect_f__parameterized8 has unconnected port A[3]
WARNING: [Synth 8-3331] design clk_wiz_1_pselect_f__parameterized8 has unconnected port A[4]
WARNING: [Synth 8-3331] design clk_wiz_1_pselect_f__parameterized8 has unconnected port A[5]
WARNING: [Synth 8-3331] design clk_wiz_1_pselect_f__parameterized8 has unconnected port A[6]
WARNING: [Synth 8-3331] design clk_wiz_1_pselect_f__parameterized8 has unconnected port A[7]
WARNING: [Synth 8-3331] design clk_wiz_1_pselect_f__parameterized8 has unconnected port A[8]
WARNING: [Synth 8-3331] design clk_wiz_1_pselect_f__parameterized8 has unconnected port A[9]
WARNING: [Synth 8-3331] design clk_wiz_1_pselect_f__parameterized8 has unconnected port A[10]
WARNING: [Synth 8-3331] design clk_wiz_1_pselect_f has unconnected port A[6]
WARNING: [Synth 8-3331] design clk_wiz_1_pselect_f has unconnected port A[7]
WARNING: [Synth 8-3331] design clk_wiz_1_pselect_f has unconnected port A[8]
WARNING: [Synth 8-3331] design clk_wiz_1_pselect_f has unconnected port A[9]
WARNING: [Synth 8-3331] design clk_wiz_1_pselect_f has unconnected port A[10]
WARNING: [Synth 8-3331] design clk_wiz_1_address_decoder has unconnected port Bus_RNW
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 460.887 ; gain = 171.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 460.887 ; gain = 171.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 460.887 ; gain = 171.605
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'inst'
Parsing XDC File [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_wiz_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_wiz_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.runs/clk_wiz_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.runs/clk_wiz_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 809.316 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 809.316 ; gain = 520.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 809.316 ; gain = 520.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.runs/clk_wiz_1_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 809.316 ; gain = 520.035
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'clk_wiz_1_slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'clkout0_reg_reg' and it is trimmed from '32' to '18' bits. [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz_drp.vhd:434]
WARNING: [Synth 8-3936] Found unconnected internal register 'clkfbout_reg_reg' and it is trimmed from '32' to '26' bits. [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz_drp.vhd:431]
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_clk_config_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_enable_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_status_reg_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_mon_error_reg_d" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'clk_wiz_1_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 809.316 ; gain = 520.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |clk_wiz_1_clk_wiz__GC0        |           1|         3|
|2     |clk_wiz_1_mmcm_drp__GB0       |           1|     20466|
|3     |clk_wiz_1_mmcm_drp__GB1       |           1|      5777|
|4     |clk_wiz_1_mmcm_drp__GB2       |           1|      7666|
|5     |clk_wiz_1_mmcm_drp__GB3       |           1|     12911|
|6     |clk_wiz_1_mmcm_drp__GB4       |           1|     10080|
|7     |case__51__GD                  |           1|     54847|
|8     |clk_wiz_1_mmcm_drp__GB6       |           1|      4097|
|9     |clk_wiz_1_mmcm_drp__GB7       |           1|      2952|
|10    |clk_wiz_1_clk_wiz_drp__GC0    |           1|      3709|
|11    |clk_wiz_1_axi_clk_config__GC0 |           1|       282|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 43    
	   2 Input     16 Bit       Adders := 8     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 13    
	   2 Input      6 Bit       Adders := 10    
	   2 Input      5 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 2     
+---Registers : 
	               39 Bit    Registers := 24    
	               32 Bit    Registers := 34    
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 42    
+---Multipliers : 
	                12x33  Multipliers := 2     
	                 8x32  Multipliers := 8     
	                12x32  Multipliers := 2     
	                 4x32  Multipliers := 1     
	                 6x32  Multipliers := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 44    
	   7 Input     32 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 27    
	  10 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 126   
	   5 Input      1 Bit        Muxes := 37    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_wiz_1_mmcm_drp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 43    
	   2 Input     16 Bit       Adders := 8     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 13    
	   2 Input      6 Bit       Adders := 10    
	   2 Input      5 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 2     
+---Registers : 
	               39 Bit    Registers := 24    
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                12x33  Multipliers := 2     
	                 8x32  Multipliers := 8     
	                12x32  Multipliers := 2     
	                 4x32  Multipliers := 1     
	                 6x32  Multipliers := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 40    
	  10 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 27    
	  10 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 39    
Module clk_wiz_1_clk_wiz_drp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 33    
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 74    
	   5 Input      1 Bit        Muxes := 37    
Module clk_wiz_1_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_wiz_1_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_wiz_1_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_wiz_1_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_wiz_1_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_wiz_1_pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_wiz_1_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_wiz_1_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_wiz_1_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_wiz_1_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
Module clk_wiz_1_slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clk_wiz_1_soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module clk_wiz_1_axi_clk_config 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/mmcm_pll_drp_func_7s_mmcm.vh:204]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/mmcm_pll_drp_func_7s_mmcm.vh:204]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/mmcm_pll_drp_func_7s_mmcm.vh:204]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/mmcm_pll_drp_func_7s_mmcm.vh:204]
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/mmcm_pll_drp_func_7s_mmcm.vh:204]
DSP Report: Generating DSP decimal, operation Mode is: A*B.
DSP Report: operator decimal is absorbed into DSP decimal.
DSP Report: Generating DSP sel00, operation Mode is: C+A*B.
DSP Report: operator sel00 is absorbed into DSP sel00.
DSP Report: operator decimal is absorbed into DSP sel00.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/mmcm_pll_drp_func_7s_mmcm.vh:204]
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/mmcm_pll_drp_func_7s_mmcm.vh:638]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/mmcm_pll_drp_func_7s_mmcm.vh:641]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/mmcm_pll_drp_func_7s_mmcm.vh:638]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/mmcm_pll_drp_func_7s_mmcm.vh:641]
DSP Report: Generating DSP decimal, operation Mode is: A*B.
DSP Report: operator decimal is absorbed into DSP decimal.
DSP Report: Generating DSP P1, operation Mode is: C+A*B.
DSP Report: operator P1 is absorbed into DSP P1.
DSP Report: operator decimal is absorbed into DSP P1.
DSP Report: Generating DSP decimal, operation Mode is: A*B.
DSP Report: operator decimal is absorbed into DSP decimal.
DSP Report: Generating DSP sel00, operation Mode is: C+A*B.
DSP Report: operator sel00 is absorbed into DSP sel00.
DSP Report: operator decimal is absorbed into DSP sel00.
DSP Report: Generating DSP decimal, operation Mode is: A*B.
DSP Report: operator decimal is absorbed into DSP decimal.
DSP Report: Generating DSP sel00, operation Mode is: C+A*B.
DSP Report: operator sel00 is absorbed into DSP sel00.
DSP Report: operator decimal is absorbed into DSP sel00.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/mmcm_pll_drp_func_7s_mmcm.vh:204]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/mmcm_pll_drp_func_7s_mmcm.vh:204]
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP decimal, operation Mode is: A*B.
DSP Report: operator decimal is absorbed into DSP decimal.
DSP Report: Generating DSP P1, operation Mode is: C+A*B.
DSP Report: operator P1 is absorbed into DSP P1.
DSP Report: operator decimal is absorbed into DSP P1.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-5546] ROM "no_count" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP decimal, operation Mode is: A*B.
DSP Report: operator decimal is absorbed into DSP decimal.
DSP Report: Generating DSP sel00, operation Mode is: C+A*B.
DSP Report: operator sel00 is absorbed into DSP sel00.
DSP Report: operator decimal is absorbed into DSP sel00.
DSP Report: Generating DSP decimal, operation Mode is: A*B.
DSP Report: operator decimal is absorbed into DSP decimal.
DSP Report: Generating DSP O601, operation Mode is: C+A*B.
DSP Report: operator O601 is absorbed into DSP O601.
DSP Report: operator decimal is absorbed into DSP O601.
INFO: [Synth 8-5546] ROM "clk_mon_error_reg_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bus2ip_reset_active_high_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_axi_clk_config.vhd:423]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_reset_active_high_reg was removed.  [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_axi_clk_config.vhd:423]
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[45][32]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[44][32]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[43][32]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[42][32]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[41][32]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[40][32]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[39][32]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[38][32]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[37][32]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[36][32]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[35][32]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[34][32]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[33][32]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[32][32]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[31][32]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[30][32]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[29][32]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[28][32]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[27][32]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[26][32]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[25][32]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[24][32]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[23][32]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[23][16]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[45][33]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[44][33]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[43][33]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[42][33]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[41][33]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[40][33]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[39][33]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[38][33]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[37][33]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[36][33]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[35][33]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[34][33]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[33][33]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[32][33]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[31][33]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[30][33]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[29][33]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[28][33]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[27][33]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[26][33]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[25][33]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[24][33]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[23][33]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[23][16]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[45][34]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[44][34]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[43][34]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[42][34]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[41][34]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[40][34]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[39][34]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[38][34]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[37][34]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[36][34]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[35][34]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[34][34]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[33][34]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[32][34]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[31][34]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[30][34]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[29][34]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[28][34]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[27][34]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[26][34]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[25][34]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[24][34]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[23][34]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[23][16]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[45][35]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[44][35]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[43][35]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[42][35]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[41][35]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[40][35]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[39][35]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[38][35]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[37][35]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[36][35]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[35][35]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[34][35]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[33][35]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[32][35]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[31][35]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[30][35]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[29][35]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[28][35]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[27][35]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[26][35]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[25][35]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[24][35]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[23][35]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[45][36]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[44][36]' (FDRE) to 'inst/mmcm_drp_insti_2/ram_reg[24][38]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[43][36]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[42][36]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[41][36]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[40][36]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[39][36]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/mmcm_drp_insti_2/ram_reg[38][36]' (FDSE) to 'inst/mmcm_drp_insti_2/ram_reg[24][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_2/\ram_reg[37][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_2/\ram_reg[24][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/mmcm_drp_insti_2/\ram_reg[23][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_2/\ram_reg[25][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/mmcm_drp_insti_2/\ram_reg[24][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_2/\ram_reg[23][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmcm_drp_insti_2/\ram_do_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 809.316 ; gain = 520.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|clk_wiz_1_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_mmcm_drp       | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_mmcm_drp       | C+A*B          | 16     | 8      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_mmcm_drp       | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_mmcm_drp       | C+A*B          | 16     | 8      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|clk_wiz_1_mmcm_drp       | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_mmcm_drp       | C+A*B          | 16     | 8      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|clk_wiz_1_mmcm_drp       | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_mmcm_drp       | C+A*B          | 16     | 8      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | (PCIN>>17)+A*B | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | (PCIN>>17)+A*B | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_mmcm_drp       | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_mmcm_drp       | C+A*B          | 16     | 8      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_mmcm_drp       | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_mmcm_drp       | C+A*B          | 16     | 8      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|clk_wiz_1_mmcm_drp       | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clk_wiz_1_mmcm_drp       | C+A*B          | 16     | 8      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |clk_wiz_1_clk_wiz__GC0        |           1|         3|
|2     |clk_wiz_1_mmcm_drp__GB0       |           1|     17663|
|3     |clk_wiz_1_mmcm_drp__GB1       |           1|      5623|
|4     |clk_wiz_1_mmcm_drp__GB2       |           1|      7299|
|5     |clk_wiz_1_mmcm_drp__GB3       |           1|     11249|
|6     |clk_wiz_1_mmcm_drp__GB4       |           1|     10191|
|7     |case__51__GD                  |           1|       615|
|8     |clk_wiz_1_mmcm_drp__GB6       |           1|       206|
|9     |clk_wiz_1_mmcm_drp__GB7       |           1|      2106|
|10    |clk_wiz_1_clk_wiz_drp__GC0    |           1|      3325|
|11    |clk_wiz_1_axi_clk_config__GC0 |           1|       290|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 903.551 ; gain = 614.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (7244.0/oG. 109.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 1021.348 ; gain = 732.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |clk_wiz_1_clk_wiz__GC0       |           1|         3|
|2     |clk_wiz_1_mmcm_drp__GB0      |           1|     17663|
|3     |clk_wiz_1_mmcm_drp__GB1      |           1|      5623|
|4     |clk_wiz_1_mmcm_drp__GB2      |           1|      7299|
|5     |clk_wiz_1_mmcm_drp__GB3      |           1|     11249|
|6     |clk_wiz_1_mmcm_drp__GB4      |           1|     10191|
|7     |case__51__GD                 |           1|       615|
|8     |clk_wiz_1_mmcm_drp__GB6      |           1|       206|
|9     |clk_wiz_1_mmcm_drp__GB7      |           1|      2106|
|10    |clk_wiz_1_axi_clk_config_GT0 |           1|      3319|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:54 ; elapsed = 00:01:59 . Memory (MB): peak = 1138.625 ; gain = 849.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:56 ; elapsed = 00:02:00 . Memory (MB): peak = 1138.625 ; gain = 849.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:56 ; elapsed = 00:02:01 . Memory (MB): peak = 1138.625 ; gain = 849.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:00 ; elapsed = 00:02:04 . Memory (MB): peak = 1138.625 ; gain = 849.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:02:05 . Memory (MB): peak = 1138.625 ; gain = 849.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:01 ; elapsed = 00:02:05 . Memory (MB): peak = 1138.625 ; gain = 849.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:01 ; elapsed = 00:02:05 . Memory (MB): peak = 1138.625 ; gain = 849.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |  2541|
|3     |DSP48E1    |    31|
|4     |DSP48E1_1  |     7|
|5     |LUT1       |   727|
|6     |LUT2       |  1853|
|7     |LUT3       |  4871|
|8     |LUT4       |  2876|
|9     |LUT5       |  2484|
|10    |LUT6       |  4850|
|11    |MMCME2_ADV |     1|
|12    |MUXF7      |   264|
|13    |MUXF8      |    14|
|14    |FDRE       |  1518|
|15    |FDSE       |    58|
|16    |IBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------+---------------------------+------+
|      |Instance                 |Module                     |Cells |
+------+-------------------------+---------------------------+------+
|1     |top                      |                           | 22098|
|2     |  inst                   |clk_wiz_1_axi_clk_config   | 22098|
|3     |    AXI_LITE_IPIF_I      |clk_wiz_1_axi_lite_ipif    |   352|
|4     |      I_SLAVE_ATTACHMENT |clk_wiz_1_slave_attachment |   352|
|5     |        I_DECODER        |clk_wiz_1_address_decoder  |   152|
|6     |    CLK_CORE_DRP_I       |clk_wiz_1_clk_wiz_drp      | 16370|
|7     |      clk_inst           |clk_wiz_1_clk_wiz          |     4|
|8     |      mmcm_drp_inst      |clk_wiz_1_mmcm_drp         | 10975|
|9     |    SOFT_RESET_I         |clk_wiz_1_soft_reset       |    36|
+------+-------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:01 ; elapsed = 00:02:05 . Memory (MB): peak = 1138.625 ; gain = 849.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:48 ; elapsed = 00:01:56 . Memory (MB): peak = 1138.625 ; gain = 500.914
Synthesis Optimization Complete : Time (s): cpu = 00:02:01 ; elapsed = 00:02:05 . Memory (MB): peak = 1138.625 ; gain = 849.344
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2859 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
270 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:06 ; elapsed = 00:02:11 . Memory (MB): peak = 1138.625 ; gain = 860.855
INFO: [Common 17-1381] The checkpoint 'D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.runs/clk_wiz_1_synth_1/clk_wiz_1.dcp' has been generated.
