verilog xil_defaultlib --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../denoise.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../denoise.gen/sources_1/bd/system/ipshared/bb17/hdl" \
"../../../bd/system/ip/system_zynq_ultra_ps_e_0_0/sim/system_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/system/ipshared/2c1a/hdl/MSXBO_FDMA_v1_0_M00_AXI.v" \
"../../../bd/system/ipshared/2c1a/hdl/MSXBO_FDMA_v1_0.v" \
"../../../bd/system/ip/system_MSXBO_FDMA_0_0/sim/system_MSXBO_FDMA_0_0.v" \
"../../../bd/system/ipshared/f5ba/hdl/the_controller_axi_v1_0_S0_AXI.v" \
"../../../bd/system/ipshared/f5ba/hdl/the_controller_axi_v1_0.v" \
"../../../bd/system/ip/system_the_controller_axi_0_1/sim/system_the_controller_axi_0_1.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_auto_ds_0/sim/system_auto_ds_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
