-- generated by newgenasym Sat Mar 26 16:31:42 2005

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity scu is
    port (    
	\1dir\:    OUT    STD_LOGIC;    
	\1dvalid*\: INOUT  STD_LOGIC;    
	\1iqd\:    INOUT  STD_LOGIC_VECTOR (8 DOWNTO 0);    
	\1sts\:    INOUT  STD_LOGIC_VECTOR (1 DOWNTO 0);    
	\1susp*\:  INOUT  STD_LOGIC;    
	\2dir\:    OUT    STD_LOGIC;    
	\2dvalid*\: INOUT  STD_LOGIC;    
	\2iqd\:    INOUT  STD_LOGIC_VECTOR (8 DOWNTO 0);    
	\2sts\:    INOUT  STD_LOGIC_VECTOR (1 DOWNTO 0);    
	\2susp*\:  INOUT  STD_LOGIC;    
	C_CLK:     OUT    STD_LOGIC_VECTOR (4 DOWNTO 0);    
	CCLK:      IN     STD_LOGIC;    
	CDONE:     IN     STD_LOGIC_VECTOR (4 DOWNTO 0);    
	CDOUT:     OUT    STD_LOGIC_VECTOR (1 DOWNTO 0);    
	\cinit*\:  IN     STD_LOGIC_VECTOR (1 DOWNTO 0);    
	\cprg*\:   OUT    STD_LOGIC_VECTOR (4 DOWNTO 0);    
	\ctrint*\: IN     STD_LOGIC_VECTOR (7 DOWNTO 0);    
	CTRMISO:   IN     STD_LOGIC;    
	CTRMOSI:   OUT    STD_LOGIC;    
	\ctroe*\:  OUT    STD_LOGIC_VECTOR (1 DOWNTO 0);    
	CTRSCLK:   OUT    STD_LOGIC;    
	\ctrscs*\: OUT    STD_LOGIC_VECTOR (2 DOWNTO 0);    
	CTRSEL:    OUT    STD_LOGIC_VECTOR (1 DOWNTO 0);    
	\den*\:    OUT    STD_LOGIC_VECTOR (1 DOWNTO 0);    
	DIN_D0:    IN     STD_LOGIC;    
	DONE:      INOUT  STD_LOGIC;    
	DT_RN:     OUT    STD_LOGIC_VECTOR (1 DOWNTO 0);    
	\fsscs*\:  OUT    STD_LOGIC;    
	\init*\:   INOUT  STD_LOGIC;    
	\int*\:    OUT    STD_LOGIC;    
	IO:        INOUT  STD_LOGIC;    
	IQCLKIN:   IN     STD_LOGIC;    
	IQCLKOUT:  OUT    STD_LOGIC;    
	L_AD:      INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	L_ALE:     OUT    STD_LOGIC;    
	L_CLK:     OUT    STD_LOGIC;    
	\l_cs*\:   OUT    STD_LOGIC_VECTOR (1 DOWNTO 0);    
	\l_int*\:  IN     STD_LOGIC;    
	\l_oe*\:   OUT    STD_LOGIC;    
	L_RDY:     IN     STD_LOGIC;    
	\l_wr*\:   OUT    STD_LOGIC;    
	LA:        INOUT  STD_LOGIC_VECTOR (31 DOWNTO 2);    
	\lads*\:   INOUT  STD_LOGIC;    
	\lbe*\:    INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	\lblast*\: INOUT  STD_LOGIC;    
	LBREQ_IN:  IN     STD_LOGIC;    
	LBREQ_O:   OUT    STD_LOGIC;    
	\lbterm*\: INOUT  STD_LOGIC;    
	\lccs*\:   OUT    STD_LOGIC;    
	LD:        INOUT  STD_LOGIC_VECTOR (31 DOWNTO 0);    
	\ldack0*\: IN     STD_LOGIC;    
	\ldack1*\: IN     STD_LOGIC;    
	LDP:       INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	\ldreq0*\: OUT    STD_LOGIC;    
	\ldreq1*\: OUT    STD_LOGIC;    
	LED:       OUT    STD_LOGIC_VECTOR (3 DOWNTO 0);    
	LEDCLK:    OUT    STD_LOGIC_VECTOR (4 DOWNTO 0);    
	LEDLTCH:   OUT    STD_LOGIC_VECTOR (4 DOWNTO 0);    
	LEDSO:     OUT    STD_LOGIC_VECTOR (4 DOWNTO 0);    
	\leot*\:   INOUT  STD_LOGIC;    
	LHOLD_IN:  IN     STD_LOGIC;    
	LHOLDA_O:  OUT    STD_LOGIC;    
	\lintin*\: IN     STD_LOGIC;    
	\lintout*\: OUT    STD_LOGIC;    
	\lready*\: INOUT  STD_LOGIC;    
	\lserr*\:  IN     STD_LOGIC;    
	\lw_rn*\:  INOUT  STD_LOGIC;    
	\lwait*\:  INOUT  STD_LOGIC;    
	M:         IN     STD_LOGIC_VECTOR (2 DOWNTO 0);    
	M_AD:      INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	M_ALE:     OUT    STD_LOGIC;    
	M_CLK:     OUT    STD_LOGIC;    
	\m_cs*\:   OUT    STD_LOGIC;    
	\m_int*\:  IN     STD_LOGIC;    
	\m_oe*\:   OUT    STD_LOGIC;    
	M_RDY:     OUT    STD_LOGIC;    
	\m_wr*\:   OUT    STD_LOGIC;    
	MISO:      OUT    STD_LOGIC;    
	MOSI:      IN     STD_LOGIC;    
	\nss*\:    OUT    STD_LOGIC;    
	\program*\: IN     STD_LOGIC;    
	\pwrdwn*\: OUT    STD_LOGIC;    
	\pwrgd*\:  OUT    STD_LOGIC_VECTOR (7 DOWNTO 0);    
	\pwron*\:  OUT    STD_LOGIC_VECTOR (7 DOWNTO 0);    
	R_AD:      INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	R_ALE:     OUT    STD_LOGIC;    
	R_CLK:     OUT    STD_LOGIC;    
	\r_cs*\:   OUT    STD_LOGIC_VECTOR (1 DOWNTO 0);    
	\r_int*\:  IN     STD_LOGIC;    
	\r_oe*\:   OUT    STD_LOGIC;    
	R_RDY:     IN     STD_LOGIC;    
	\r_wr*\:   OUT    STD_LOGIC;    
	\rom_cs*\: OUT    STD_LOGIC_VECTOR (1 DOWNTO 0);    
	\rom_oe*\: OUT    STD_LOGIC;    
	\rom_rst*\: OUT    STD_LOGIC;    
	\rom_ry_by*\: IN     STD_LOGIC;    
	\rom_we*\: OUT    STD_LOGIC;    
	\rom_wp*\: OUT    STD_LOGIC;    
	SCLK:      IN     STD_LOGIC;    
	\sftrst*\: OUT    STD_LOGIC;    
	STSCLK:    IN     STD_LOGIC;    
	STSD:      IN     STD_LOGIC;    
	\stsvld*\: IN     STD_LOGIC;    
	SYS_CLK:   IN     STD_LOGIC;    
	\sys_rst*\: IN     STD_LOGIC;    
	TCK:       IN     STD_LOGIC;    
	TDI:       IN     STD_LOGIC;    
	TDO:       OUT    STD_LOGIC;    
	TMS:       IN     STD_LOGIC;    
	TSTCLK:    OUT    STD_LOGIC;    
	TSTD:      OUT    STD_LOGIC_VECTOR (11 DOWNTO 0);    
	UPDT:      OUT    STD_LOGIC_VECTOR (1 DOWNTO 0);    
	UTCI:      IN     STD_LOGIC_VECTOR (1 DOWNTO 0);    
	UTCLED:    OUT    STD_LOGIC_VECTOR (3 DOWNTO 0);    
	UTCO:      OUT    STD_LOGIC_VECTOR (1 DOWNTO 0));
end scu;
