
*** Running vivado
    with args -log design_1_pl_vecadd_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pl_vecadd_0_0.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_pl_vecadd_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2127.453 ; gain = 124.984 ; free physical = 23379 ; free virtual = 97871
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/users/ugrad/yuhuah2/eecs298soc/Lab1'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/users/ugrad/yuhuah2/eecs298soc/Lab1' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.runs/design_1_pl_vecadd_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ecelib/eceware/xilinx_2023.1/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_pl_vecadd_0_0
Command: synth_design -top design_1_pl_vecadd_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2268320
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3367.066 ; gain = 250.832 ; free physical = 14069 ; free virtual = 88554
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_pl_vecadd_0_0' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ip/design_1_pl_vecadd_0_0/synth/design_1_pl_vecadd_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd.v:9]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_ctrl_s_axi' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_ctrl_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_ctrl_s_axi.v:225]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_ctrl_s_axi' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_ctrl_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_store' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_fifo' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_srl' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_srl' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_fifo' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_fifo__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_mem' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_mem' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_fifo__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_fifo__parameterized1' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_srl__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_srl__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_fifo__parameterized1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_fifo__parameterized2' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_srl__parameterized1' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_srl__parameterized1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_fifo__parameterized2' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_store' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_load' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_fifo__parameterized3' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_mem__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_mem__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_fifo__parameterized3' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_load' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_write' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_burst_converter' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_reg_slice' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_reg_slice' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_burst_converter' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_fifo__parameterized4' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_srl__parameterized2' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_srl__parameterized2' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_fifo__parameterized4' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_throttle' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_reg_slice__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_reg_slice__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2366]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_fifo__parameterized5' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_srl__parameterized3' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_srl__parameterized3' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_fifo__parameterized5' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_fifo__parameterized6' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_srl__parameterized4' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_srl__parameterized4' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_fifo__parameterized6' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_throttle' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_reg_slice__parameterized1' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_reg_slice__parameterized1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_write' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_read' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data0_m_axi_reg_slice__parameterized2' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_reg_slice__parameterized2' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi_read' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data0_m_axi' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_store' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_fifo' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_srl' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_srl' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_fifo' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_fifo__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_mem' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_mem' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_fifo__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_fifo__parameterized1' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_srl__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_srl__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_fifo__parameterized1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_fifo__parameterized2' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_srl__parameterized1' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_srl__parameterized1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_fifo__parameterized2' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_store' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_load' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_fifo__parameterized3' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_mem__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_mem__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_fifo__parameterized3' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_load' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_write' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_burst_converter' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_reg_slice' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_reg_slice' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_burst_converter' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_fifo__parameterized4' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_srl__parameterized2' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_srl__parameterized2' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_fifo__parameterized4' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_throttle' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_reg_slice__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_reg_slice__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2366]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_fifo__parameterized5' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_srl__parameterized3' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_srl__parameterized3' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_fifo__parameterized5' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_fifo__parameterized6' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_srl__parameterized4' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_srl__parameterized4' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_fifo__parameterized6' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_throttle' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_reg_slice__parameterized1' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_reg_slice__parameterized1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_write' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_read' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data1_m_axi_reg_slice__parameterized2' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_reg_slice__parameterized2' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi_read' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data1_m_axi' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_store' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_fifo' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_srl' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_srl' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_fifo' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_fifo__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_mem' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_mem' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_fifo__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_fifo__parameterized1' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_srl__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_srl__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_fifo__parameterized1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_fifo__parameterized2' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_srl__parameterized1' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_srl__parameterized1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_fifo__parameterized2' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_store' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_load' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_fifo__parameterized3' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_mem__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_mem__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_fifo__parameterized3' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_load' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_write' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_burst_converter' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_reg_slice' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_reg_slice' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_burst_converter' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_fifo__parameterized4' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_srl__parameterized2' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_srl__parameterized2' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_fifo__parameterized4' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_throttle' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_reg_slice__parameterized0' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_reg_slice__parameterized0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2366]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_fifo__parameterized5' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_srl__parameterized3' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_srl__parameterized3' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_fifo__parameterized5' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_fifo__parameterized6' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_srl__parameterized4' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_srl__parameterized4' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_fifo__parameterized6' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_throttle' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_reg_slice__parameterized1' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_reg_slice__parameterized1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_write' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_read' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_data2_m_axi_reg_slice__parameterized2' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_reg_slice__parameterized2' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi_read' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_data2_m_axi' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_data2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_fadd_32ns_32ns_32_4_full_dsp_1' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'pl_vecadd_fadd_32ns_32ns_32_4_full_dsp_1_ip' [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/ip/pl_vecadd_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/ecelib/eceware/xilinx_2023.1/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/ecelib/eceware/xilinx_2023.1/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_fadd_32ns_32ns_32_4_full_dsp_1_ip' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/ip/pl_vecadd_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd_fadd_32ns_32ns_32_4_full_dsp_1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pl_vecadd' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pl_vecadd_0_0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ip/design_1_pl_vecadd_0_0/synth/design_1_pl_vecadd_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ipshared/ff8a/hdl/verilog/pl_vecadd_ctrl_s_axi.v:303]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[8] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[14] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[13] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[12] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[11] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[10] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[9] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[8] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[7] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[6] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[5] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZERO_ALIGN in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROUND_EXP_INC in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD_MANT_MSBS[1] in module flt_add_exp_sp is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3550.973 ; gain = 434.738 ; free physical = 13214 ; free virtual = 87701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3550.973 ; gain = 434.738 ; free physical = 13210 ; free virtual = 87696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3550.973 ; gain = 434.738 ; free physical = 13210 ; free virtual = 87696
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3558.973 ; gain = 0.000 ; free physical = 13184 ; free virtual = 87671
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ip/design_1_pl_vecadd_0_0/constraints/pl_vecadd_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3676.816 ; gain = 0.000 ; free physical = 13010 ; free virtual = 87497
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.gen/sources_1/bd/design_1/ip/design_1_pl_vecadd_0_0/constraints/pl_vecadd_ooc.xdc] for cell 'inst'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.runs/design_1_pl_vecadd_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.runs/design_1_pl_vecadd_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3676.816 ; gain = 0.000 ; free physical = 13010 ; free virtual = 87497
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  FDE => FDRE: 11 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3676.816 ; gain = 0.000 ; free physical = 13010 ; free virtual = 87496
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 3676.816 ; gain = 560.582 ; free physical = 12973 ; free virtual = 87486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 3676.816 ; gain = 560.582 ; free physical = 12972 ; free virtual = 87486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.runs/design_1_pl_vecadd_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 3676.816 ; gain = 560.582 ; free physical = 12974 ; free virtual = 87488
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'pl_vecadd_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'pl_vecadd_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pl_vecadd_data0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pl_vecadd_data0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pl_vecadd_data0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pl_vecadd_data0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pl_vecadd_data1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pl_vecadd_data1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pl_vecadd_data1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pl_vecadd_data1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pl_vecadd_data2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pl_vecadd_data2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pl_vecadd_data2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pl_vecadd_data2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'pl_vecadd_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'pl_vecadd_ctrl_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pl_vecadd_data0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pl_vecadd_data0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pl_vecadd_data0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pl_vecadd_data0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pl_vecadd_data1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pl_vecadd_data1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pl_vecadd_data1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pl_vecadd_data1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pl_vecadd_data2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pl_vecadd_data2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pl_vecadd_data2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pl_vecadd_data2_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 3676.816 ; gain = 560.582 ; free physical = 12951 ; free virtual = 87449
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/pl_vecadd_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/pl_vecadd_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/pl_vecadd_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/pl_vecadd_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/pl_vecadd_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/pl_vecadd_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (ctrl_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module pl_vecadd.
WARNING: [Synth 8-3332] Sequential element (ctrl_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module pl_vecadd.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module pl_vecadd_data0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module pl_vecadd_data0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module pl_vecadd_data0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module pl_vecadd_data0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module pl_vecadd_data1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module pl_vecadd_data1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module pl_vecadd_data1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module pl_vecadd_data1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module pl_vecadd_data2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module pl_vecadd_data2_m_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 3676.816 ; gain = 560.582 ; free physical = 11395 ; free virtual = 85895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 4027.785 ; gain = 911.551 ; free physical = 14886 ; free virtual = 89410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 4056.816 ; gain = 940.582 ; free physical = 14660 ; free virtual = 89185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/data0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/data1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 4072.832 ; gain = 956.598 ; free physical = 13992 ; free virtual = 88517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 4082.738 ; gain = 966.504 ; free physical = 16246 ; free virtual = 90770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 4082.738 ; gain = 966.504 ; free physical = 16578 ; free virtual = 91103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 4082.738 ; gain = 966.504 ; free physical = 16936 ; free virtual = 91461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 4082.738 ; gain = 966.504 ; free physical = 16936 ; free virtual = 91461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 4082.738 ; gain = 966.504 ; free physical = 16933 ; free virtual = 91458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 4082.738 ; gain = 966.504 ; free physical = 16933 ; free virtual = 91458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                 | Dynamic     | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0 | C+A*B       | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    87|
|2     |DSP48E1  |     2|
|3     |LUT1     |    71|
|4     |LUT2     |   205|
|5     |LUT3     |   853|
|6     |LUT4     |   518|
|7     |LUT5     |   291|
|8     |LUT6     |   429|
|9     |MUXCY    |    58|
|10    |MUXF7    |     3|
|11    |RAMB18E2 |     3|
|13    |SRL16E   |   316|
|14    |XORCY    |    17|
|15    |FDE      |    11|
|16    |FDRE     |  3453|
|17    |FDSE     |     9|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 4082.738 ; gain = 966.504 ; free physical = 16933 ; free virtual = 91458
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 91 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:07 . Memory (MB): peak = 4082.738 ; gain = 840.660 ; free physical = 16932 ; free virtual = 91457
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 4082.746 ; gain = 966.504 ; free physical = 16932 ; free virtual = 91457
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4082.746 ; gain = 0.000 ; free physical = 18986 ; free virtual = 93511
INFO: [Netlist 29-17] Analyzing 178 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4140.504 ; gain = 0.000 ; free physical = 23246 ; free virtual = 97771
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  (CARRY4) => CARRY8: 10 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  FDE => FDRE: 11 instances

Synth Design complete | Checksum: 47bd7b2c
INFO: [Common 17-83] Releasing license: Synthesis
240 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 4140.504 ; gain = 1942.395 ; free physical = 23241 ; free virtual = 97766
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3344.645; main = 3157.783; forked = 317.886
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5025.152; main = 4140.508; forked = 993.363
INFO: [Common 17-1381] The checkpoint '/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.runs/design_1_pl_vecadd_0_0_synth_1/design_1_pl_vecadd_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_pl_vecadd_0_0, cache-ID = d3de4f3a07dbd62c
INFO: [Coretcl 2-1174] Renamed 129 cell refs.
INFO: [Common 17-1381] The checkpoint '/users/ugrad/yuhuah2/eecs298soc/Lab1/Lab1.runs/design_1_pl_vecadd_0_0_synth_1/design_1_pl_vecadd_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_pl_vecadd_0_0_utilization_synth.rpt -pb design_1_pl_vecadd_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 17:59:17 2024...
