// Seed: 1165088621
module module_0 (
    input tri  id_0,
    input tri  id_1,
    input tri0 id_2
);
  generate
    id_4(
        .id_0(1), .id_1(id_2), .id_2(1), .id_3((1)), .id_4(1), .id_5(id_1)
    );
  endgenerate
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output logic id_2,
    input supply0 id_3,
    input wire id_4,
    input logic id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wand id_8,
    input wire id_9,
    input wire id_10,
    input tri0 id_11,
    output wire id_12
);
  wire id_14 = id_10;
  module_0(
      id_8, id_10, id_6
  );
  wire id_15;
  always #1 begin
    if (id_11) begin
      id_2 <= id_5;
    end
  end
endmodule
