Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun May 17 17:08:15 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file ControlMenu_timing_summary_routed.rpt -pb ControlMenu_timing_summary_routed.pb -rpx ControlMenu_timing_summary_routed.rpx -warn_on_violation
| Design       : ControlMenu
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.286        0.000                      0                  116        0.179        0.000                      0                  116        3.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.286        0.000                      0                  116        0.179        0.000                      0                  116        3.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 EnableSignals/MovingText/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EnableSignals/MovingText/i_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 3.203ns (55.975%)  route 2.519ns (44.025%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.849     5.923    EnableSignals/MovingText/CLK
    SLICE_X109Y78        FDCE                                         r  EnableSignals/MovingText/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.456     6.379 r  EnableSignals/MovingText/i_reg[6]/Q
                         net (fo=3, routed)           0.971     7.350    EnableSignals/MovingText/i_reg[6]
    SLICE_X110Y80        LUT2 (Prop_lut2_I0_O)        0.124     7.474 r  EnableSignals/MovingText/i1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.474    EnableSignals/MovingText/i1_carry_i_8__0_n_0
    SLICE_X110Y80        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.006 r  EnableSignals/MovingText/i1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.006    EnableSignals/MovingText/i1_carry_n_0
    SLICE_X110Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  EnableSignals/MovingText/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.120    EnableSignals/MovingText/i1_carry__0_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.348 r  EnableSignals/MovingText/i1_carry__1/CO[2]
                         net (fo=29, routed)          1.548     9.896    EnableSignals/MovingText/i1
    SLICE_X109Y77        LUT2 (Prop_lut2_I0_O)        0.313    10.209 r  EnableSignals/MovingText/i[0]_i_5/O
                         net (fo=1, routed)           0.000    10.209    EnableSignals/MovingText/i[0]_i_5_n_0
    SLICE_X109Y77        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.741 r  EnableSignals/MovingText/i_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.741    EnableSignals/MovingText/i_reg[0]_i_1__0_n_0
    SLICE_X109Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.855 r  EnableSignals/MovingText/i_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.855    EnableSignals/MovingText/i_reg[4]_i_1__0_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.969 r  EnableSignals/MovingText/i_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.969    EnableSignals/MovingText/i_reg[8]_i_1__0_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.083 r  EnableSignals/MovingText/i_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.083    EnableSignals/MovingText/i_reg[12]_i_1__0_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.197 r  EnableSignals/MovingText/i_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.197    EnableSignals/MovingText/i_reg[16]_i_1__0_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.311 r  EnableSignals/MovingText/i_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.311    EnableSignals/MovingText/i_reg[20]_i_1__0_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.645 r  EnableSignals/MovingText/i_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    11.645    EnableSignals/MovingText/i_reg[24]_i_1__0_n_6
    SLICE_X109Y83        FDCE                                         r  EnableSignals/MovingText/i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.676    13.440    EnableSignals/MovingText/CLK
    SLICE_X109Y83        FDCE                                         r  EnableSignals/MovingText/i_reg[25]/C
                         clock pessimism              0.464    13.905    
                         clock uncertainty           -0.035    13.869    
    SLICE_X109Y83        FDCE (Setup_fdce_C_D)        0.062    13.931    EnableSignals/MovingText/i_reg[25]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 EnableSignals/MovingText/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EnableSignals/MovingText/i_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 3.108ns (55.232%)  route 2.519ns (44.768%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.849     5.923    EnableSignals/MovingText/CLK
    SLICE_X109Y78        FDCE                                         r  EnableSignals/MovingText/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.456     6.379 r  EnableSignals/MovingText/i_reg[6]/Q
                         net (fo=3, routed)           0.971     7.350    EnableSignals/MovingText/i_reg[6]
    SLICE_X110Y80        LUT2 (Prop_lut2_I0_O)        0.124     7.474 r  EnableSignals/MovingText/i1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.474    EnableSignals/MovingText/i1_carry_i_8__0_n_0
    SLICE_X110Y80        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.006 r  EnableSignals/MovingText/i1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.006    EnableSignals/MovingText/i1_carry_n_0
    SLICE_X110Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  EnableSignals/MovingText/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.120    EnableSignals/MovingText/i1_carry__0_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.348 r  EnableSignals/MovingText/i1_carry__1/CO[2]
                         net (fo=29, routed)          1.548     9.896    EnableSignals/MovingText/i1
    SLICE_X109Y77        LUT2 (Prop_lut2_I0_O)        0.313    10.209 r  EnableSignals/MovingText/i[0]_i_5/O
                         net (fo=1, routed)           0.000    10.209    EnableSignals/MovingText/i[0]_i_5_n_0
    SLICE_X109Y77        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.741 r  EnableSignals/MovingText/i_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.741    EnableSignals/MovingText/i_reg[0]_i_1__0_n_0
    SLICE_X109Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.855 r  EnableSignals/MovingText/i_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.855    EnableSignals/MovingText/i_reg[4]_i_1__0_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.969 r  EnableSignals/MovingText/i_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.969    EnableSignals/MovingText/i_reg[8]_i_1__0_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.083 r  EnableSignals/MovingText/i_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.083    EnableSignals/MovingText/i_reg[12]_i_1__0_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.197 r  EnableSignals/MovingText/i_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.197    EnableSignals/MovingText/i_reg[16]_i_1__0_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.311 r  EnableSignals/MovingText/i_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.311    EnableSignals/MovingText/i_reg[20]_i_1__0_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.550 r  EnableSignals/MovingText/i_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    11.550    EnableSignals/MovingText/i_reg[24]_i_1__0_n_5
    SLICE_X109Y83        FDCE                                         r  EnableSignals/MovingText/i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.676    13.440    EnableSignals/MovingText/CLK
    SLICE_X109Y83        FDCE                                         r  EnableSignals/MovingText/i_reg[26]/C
                         clock pessimism              0.464    13.905    
                         clock uncertainty           -0.035    13.869    
    SLICE_X109Y83        FDCE (Setup_fdce_C_D)        0.062    13.931    EnableSignals/MovingText/i_reg[26]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 EnableSignals/MovingText/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EnableSignals/MovingText/i_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 3.092ns (55.104%)  route 2.519ns (44.896%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.849     5.923    EnableSignals/MovingText/CLK
    SLICE_X109Y78        FDCE                                         r  EnableSignals/MovingText/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.456     6.379 r  EnableSignals/MovingText/i_reg[6]/Q
                         net (fo=3, routed)           0.971     7.350    EnableSignals/MovingText/i_reg[6]
    SLICE_X110Y80        LUT2 (Prop_lut2_I0_O)        0.124     7.474 r  EnableSignals/MovingText/i1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.474    EnableSignals/MovingText/i1_carry_i_8__0_n_0
    SLICE_X110Y80        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.006 r  EnableSignals/MovingText/i1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.006    EnableSignals/MovingText/i1_carry_n_0
    SLICE_X110Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  EnableSignals/MovingText/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.120    EnableSignals/MovingText/i1_carry__0_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.348 r  EnableSignals/MovingText/i1_carry__1/CO[2]
                         net (fo=29, routed)          1.548     9.896    EnableSignals/MovingText/i1
    SLICE_X109Y77        LUT2 (Prop_lut2_I0_O)        0.313    10.209 r  EnableSignals/MovingText/i[0]_i_5/O
                         net (fo=1, routed)           0.000    10.209    EnableSignals/MovingText/i[0]_i_5_n_0
    SLICE_X109Y77        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.741 r  EnableSignals/MovingText/i_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.741    EnableSignals/MovingText/i_reg[0]_i_1__0_n_0
    SLICE_X109Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.855 r  EnableSignals/MovingText/i_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.855    EnableSignals/MovingText/i_reg[4]_i_1__0_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.969 r  EnableSignals/MovingText/i_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.969    EnableSignals/MovingText/i_reg[8]_i_1__0_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.083 r  EnableSignals/MovingText/i_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.083    EnableSignals/MovingText/i_reg[12]_i_1__0_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.197 r  EnableSignals/MovingText/i_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.197    EnableSignals/MovingText/i_reg[16]_i_1__0_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.311 r  EnableSignals/MovingText/i_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.311    EnableSignals/MovingText/i_reg[20]_i_1__0_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.534 r  EnableSignals/MovingText/i_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    11.534    EnableSignals/MovingText/i_reg[24]_i_1__0_n_7
    SLICE_X109Y83        FDCE                                         r  EnableSignals/MovingText/i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.676    13.440    EnableSignals/MovingText/CLK
    SLICE_X109Y83        FDCE                                         r  EnableSignals/MovingText/i_reg[24]/C
                         clock pessimism              0.464    13.905    
                         clock uncertainty           -0.035    13.869    
    SLICE_X109Y83        FDCE (Setup_fdce_C_D)        0.062    13.931    EnableSignals/MovingText/i_reg[24]
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                         -11.534    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 EnableSignals/MovingText/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EnableSignals/MovingText/i_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 3.089ns (55.080%)  route 2.519ns (44.920%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.849     5.923    EnableSignals/MovingText/CLK
    SLICE_X109Y78        FDCE                                         r  EnableSignals/MovingText/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.456     6.379 r  EnableSignals/MovingText/i_reg[6]/Q
                         net (fo=3, routed)           0.971     7.350    EnableSignals/MovingText/i_reg[6]
    SLICE_X110Y80        LUT2 (Prop_lut2_I0_O)        0.124     7.474 r  EnableSignals/MovingText/i1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.474    EnableSignals/MovingText/i1_carry_i_8__0_n_0
    SLICE_X110Y80        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.006 r  EnableSignals/MovingText/i1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.006    EnableSignals/MovingText/i1_carry_n_0
    SLICE_X110Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  EnableSignals/MovingText/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.120    EnableSignals/MovingText/i1_carry__0_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.348 r  EnableSignals/MovingText/i1_carry__1/CO[2]
                         net (fo=29, routed)          1.548     9.896    EnableSignals/MovingText/i1
    SLICE_X109Y77        LUT2 (Prop_lut2_I0_O)        0.313    10.209 r  EnableSignals/MovingText/i[0]_i_5/O
                         net (fo=1, routed)           0.000    10.209    EnableSignals/MovingText/i[0]_i_5_n_0
    SLICE_X109Y77        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.741 r  EnableSignals/MovingText/i_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.741    EnableSignals/MovingText/i_reg[0]_i_1__0_n_0
    SLICE_X109Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.855 r  EnableSignals/MovingText/i_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.855    EnableSignals/MovingText/i_reg[4]_i_1__0_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.969 r  EnableSignals/MovingText/i_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.969    EnableSignals/MovingText/i_reg[8]_i_1__0_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.083 r  EnableSignals/MovingText/i_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.083    EnableSignals/MovingText/i_reg[12]_i_1__0_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.197 r  EnableSignals/MovingText/i_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.197    EnableSignals/MovingText/i_reg[16]_i_1__0_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.531 r  EnableSignals/MovingText/i_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    11.531    EnableSignals/MovingText/i_reg[20]_i_1__0_n_6
    SLICE_X109Y82        FDCE                                         r  EnableSignals/MovingText/i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.675    13.439    EnableSignals/MovingText/CLK
    SLICE_X109Y82        FDCE                                         r  EnableSignals/MovingText/i_reg[21]/C
                         clock pessimism              0.464    13.904    
                         clock uncertainty           -0.035    13.868    
    SLICE_X109Y82        FDCE (Setup_fdce_C_D)        0.062    13.930    EnableSignals/MovingText/i_reg[21]
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 EnableSignals/MovingText/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EnableSignals/MovingText/i_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 3.068ns (54.911%)  route 2.519ns (45.088%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.849     5.923    EnableSignals/MovingText/CLK
    SLICE_X109Y78        FDCE                                         r  EnableSignals/MovingText/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.456     6.379 r  EnableSignals/MovingText/i_reg[6]/Q
                         net (fo=3, routed)           0.971     7.350    EnableSignals/MovingText/i_reg[6]
    SLICE_X110Y80        LUT2 (Prop_lut2_I0_O)        0.124     7.474 r  EnableSignals/MovingText/i1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.474    EnableSignals/MovingText/i1_carry_i_8__0_n_0
    SLICE_X110Y80        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.006 r  EnableSignals/MovingText/i1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.006    EnableSignals/MovingText/i1_carry_n_0
    SLICE_X110Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  EnableSignals/MovingText/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.120    EnableSignals/MovingText/i1_carry__0_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.348 r  EnableSignals/MovingText/i1_carry__1/CO[2]
                         net (fo=29, routed)          1.548     9.896    EnableSignals/MovingText/i1
    SLICE_X109Y77        LUT2 (Prop_lut2_I0_O)        0.313    10.209 r  EnableSignals/MovingText/i[0]_i_5/O
                         net (fo=1, routed)           0.000    10.209    EnableSignals/MovingText/i[0]_i_5_n_0
    SLICE_X109Y77        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.741 r  EnableSignals/MovingText/i_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.741    EnableSignals/MovingText/i_reg[0]_i_1__0_n_0
    SLICE_X109Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.855 r  EnableSignals/MovingText/i_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.855    EnableSignals/MovingText/i_reg[4]_i_1__0_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.969 r  EnableSignals/MovingText/i_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.969    EnableSignals/MovingText/i_reg[8]_i_1__0_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.083 r  EnableSignals/MovingText/i_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.083    EnableSignals/MovingText/i_reg[12]_i_1__0_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.197 r  EnableSignals/MovingText/i_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.197    EnableSignals/MovingText/i_reg[16]_i_1__0_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.510 r  EnableSignals/MovingText/i_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    11.510    EnableSignals/MovingText/i_reg[20]_i_1__0_n_4
    SLICE_X109Y82        FDCE                                         r  EnableSignals/MovingText/i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.675    13.439    EnableSignals/MovingText/CLK
    SLICE_X109Y82        FDCE                                         r  EnableSignals/MovingText/i_reg[23]/C
                         clock pessimism              0.464    13.904    
                         clock uncertainty           -0.035    13.868    
    SLICE_X109Y82        FDCE (Setup_fdce_C_D)        0.062    13.930    EnableSignals/MovingText/i_reg[23]
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                         -11.510    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 EnableSignals/Digits/i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EnableSignals/Digits/i_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 3.072ns (55.499%)  route 2.463ns (44.501%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.854     5.928    EnableSignals/Digits/CLK
    SLICE_X111Y81        FDCE                                         r  EnableSignals/Digits/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.456     6.384 f  EnableSignals/Digits/i_reg[7]/Q
                         net (fo=3, routed)           0.829     7.212    EnableSignals/Digits/i_reg[7]
    SLICE_X110Y83        LUT2 (Prop_lut2_I1_O)        0.124     7.336 r  EnableSignals/Digits/i1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.336    EnableSignals/Digits/i1_carry_i_8_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.868 r  EnableSignals/Digits/i1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.868    EnableSignals/Digits/i1_carry_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 r  EnableSignals/Digits/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.982    EnableSignals/Digits/i1_carry__0_n_0
    SLICE_X110Y85        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.210 r  EnableSignals/Digits/i1_carry__1/CO[2]
                         net (fo=32, routed)          1.635     9.845    EnableSignals/Digits/i1_carry__1_n_1
    SLICE_X111Y80        LUT2 (Prop_lut2_I1_O)        0.313    10.158 r  EnableSignals/Digits/i[0]_i_2__0/O
                         net (fo=1, routed)           0.000    10.158    EnableSignals/Digits/i[0]_i_2__0_n_0
    SLICE_X111Y80        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.559 r  EnableSignals/Digits/i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.559    EnableSignals/Digits/i_reg[0]_i_1_n_0
    SLICE_X111Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.673 r  EnableSignals/Digits/i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.673    EnableSignals/Digits/i_reg[4]_i_1_n_0
    SLICE_X111Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.787 r  EnableSignals/Digits/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.787    EnableSignals/Digits/i_reg[8]_i_1_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.901 r  EnableSignals/Digits/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.901    EnableSignals/Digits/i_reg[12]_i_1_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.015 r  EnableSignals/Digits/i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.015    EnableSignals/Digits/i_reg[16]_i_1_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.129 r  EnableSignals/Digits/i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.129    EnableSignals/Digits/i_reg[20]_i_1_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.463 r  EnableSignals/Digits/i_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.463    EnableSignals/Digits/i_reg[24]_i_1_n_6
    SLICE_X111Y86        FDCE                                         r  EnableSignals/Digits/i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.681    13.445    EnableSignals/Digits/CLK
    SLICE_X111Y86        FDCE                                         r  EnableSignals/Digits/i_reg[25]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X111Y86        FDCE (Setup_fdce_C_D)        0.062    13.935    EnableSignals/Digits/i_reg[25]
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 EnableSignals/MovingText/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EnableSignals/MovingText/i_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 2.994ns (54.306%)  route 2.519ns (45.694%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.849     5.923    EnableSignals/MovingText/CLK
    SLICE_X109Y78        FDCE                                         r  EnableSignals/MovingText/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.456     6.379 r  EnableSignals/MovingText/i_reg[6]/Q
                         net (fo=3, routed)           0.971     7.350    EnableSignals/MovingText/i_reg[6]
    SLICE_X110Y80        LUT2 (Prop_lut2_I0_O)        0.124     7.474 r  EnableSignals/MovingText/i1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.474    EnableSignals/MovingText/i1_carry_i_8__0_n_0
    SLICE_X110Y80        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.006 r  EnableSignals/MovingText/i1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.006    EnableSignals/MovingText/i1_carry_n_0
    SLICE_X110Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  EnableSignals/MovingText/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.120    EnableSignals/MovingText/i1_carry__0_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.348 r  EnableSignals/MovingText/i1_carry__1/CO[2]
                         net (fo=29, routed)          1.548     9.896    EnableSignals/MovingText/i1
    SLICE_X109Y77        LUT2 (Prop_lut2_I0_O)        0.313    10.209 r  EnableSignals/MovingText/i[0]_i_5/O
                         net (fo=1, routed)           0.000    10.209    EnableSignals/MovingText/i[0]_i_5_n_0
    SLICE_X109Y77        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.741 r  EnableSignals/MovingText/i_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.741    EnableSignals/MovingText/i_reg[0]_i_1__0_n_0
    SLICE_X109Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.855 r  EnableSignals/MovingText/i_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.855    EnableSignals/MovingText/i_reg[4]_i_1__0_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.969 r  EnableSignals/MovingText/i_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.969    EnableSignals/MovingText/i_reg[8]_i_1__0_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.083 r  EnableSignals/MovingText/i_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.083    EnableSignals/MovingText/i_reg[12]_i_1__0_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.197 r  EnableSignals/MovingText/i_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.197    EnableSignals/MovingText/i_reg[16]_i_1__0_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.436 r  EnableSignals/MovingText/i_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    11.436    EnableSignals/MovingText/i_reg[20]_i_1__0_n_5
    SLICE_X109Y82        FDCE                                         r  EnableSignals/MovingText/i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.675    13.439    EnableSignals/MovingText/CLK
    SLICE_X109Y82        FDCE                                         r  EnableSignals/MovingText/i_reg[22]/C
                         clock pessimism              0.464    13.904    
                         clock uncertainty           -0.035    13.868    
    SLICE_X109Y82        FDCE (Setup_fdce_C_D)        0.062    13.930    EnableSignals/MovingText/i_reg[22]
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 EnableSignals/MovingText/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EnableSignals/MovingText/i_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 2.978ns (54.173%)  route 2.519ns (45.827%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.849     5.923    EnableSignals/MovingText/CLK
    SLICE_X109Y78        FDCE                                         r  EnableSignals/MovingText/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.456     6.379 r  EnableSignals/MovingText/i_reg[6]/Q
                         net (fo=3, routed)           0.971     7.350    EnableSignals/MovingText/i_reg[6]
    SLICE_X110Y80        LUT2 (Prop_lut2_I0_O)        0.124     7.474 r  EnableSignals/MovingText/i1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.474    EnableSignals/MovingText/i1_carry_i_8__0_n_0
    SLICE_X110Y80        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.006 r  EnableSignals/MovingText/i1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.006    EnableSignals/MovingText/i1_carry_n_0
    SLICE_X110Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  EnableSignals/MovingText/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.120    EnableSignals/MovingText/i1_carry__0_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.348 r  EnableSignals/MovingText/i1_carry__1/CO[2]
                         net (fo=29, routed)          1.548     9.896    EnableSignals/MovingText/i1
    SLICE_X109Y77        LUT2 (Prop_lut2_I0_O)        0.313    10.209 r  EnableSignals/MovingText/i[0]_i_5/O
                         net (fo=1, routed)           0.000    10.209    EnableSignals/MovingText/i[0]_i_5_n_0
    SLICE_X109Y77        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.741 r  EnableSignals/MovingText/i_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.741    EnableSignals/MovingText/i_reg[0]_i_1__0_n_0
    SLICE_X109Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.855 r  EnableSignals/MovingText/i_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.855    EnableSignals/MovingText/i_reg[4]_i_1__0_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.969 r  EnableSignals/MovingText/i_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.969    EnableSignals/MovingText/i_reg[8]_i_1__0_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.083 r  EnableSignals/MovingText/i_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.083    EnableSignals/MovingText/i_reg[12]_i_1__0_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.197 r  EnableSignals/MovingText/i_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.197    EnableSignals/MovingText/i_reg[16]_i_1__0_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.420 r  EnableSignals/MovingText/i_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    11.420    EnableSignals/MovingText/i_reg[20]_i_1__0_n_7
    SLICE_X109Y82        FDCE                                         r  EnableSignals/MovingText/i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.675    13.439    EnableSignals/MovingText/CLK
    SLICE_X109Y82        FDCE                                         r  EnableSignals/MovingText/i_reg[20]/C
                         clock pessimism              0.464    13.904    
                         clock uncertainty           -0.035    13.868    
    SLICE_X109Y82        FDCE (Setup_fdce_C_D)        0.062    13.930    EnableSignals/MovingText/i_reg[20]
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                         -11.420    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 EnableSignals/MovingText/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EnableSignals/MovingText/i_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 2.975ns (54.148%)  route 2.519ns (45.852%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.437ns = ( 13.437 - 8.000 ) 
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.849     5.923    EnableSignals/MovingText/CLK
    SLICE_X109Y78        FDCE                                         r  EnableSignals/MovingText/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.456     6.379 r  EnableSignals/MovingText/i_reg[6]/Q
                         net (fo=3, routed)           0.971     7.350    EnableSignals/MovingText/i_reg[6]
    SLICE_X110Y80        LUT2 (Prop_lut2_I0_O)        0.124     7.474 r  EnableSignals/MovingText/i1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.474    EnableSignals/MovingText/i1_carry_i_8__0_n_0
    SLICE_X110Y80        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.006 r  EnableSignals/MovingText/i1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.006    EnableSignals/MovingText/i1_carry_n_0
    SLICE_X110Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  EnableSignals/MovingText/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.120    EnableSignals/MovingText/i1_carry__0_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.348 r  EnableSignals/MovingText/i1_carry__1/CO[2]
                         net (fo=29, routed)          1.548     9.896    EnableSignals/MovingText/i1
    SLICE_X109Y77        LUT2 (Prop_lut2_I0_O)        0.313    10.209 r  EnableSignals/MovingText/i[0]_i_5/O
                         net (fo=1, routed)           0.000    10.209    EnableSignals/MovingText/i[0]_i_5_n_0
    SLICE_X109Y77        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.741 r  EnableSignals/MovingText/i_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.741    EnableSignals/MovingText/i_reg[0]_i_1__0_n_0
    SLICE_X109Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.855 r  EnableSignals/MovingText/i_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.855    EnableSignals/MovingText/i_reg[4]_i_1__0_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.969 r  EnableSignals/MovingText/i_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.969    EnableSignals/MovingText/i_reg[8]_i_1__0_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.083 r  EnableSignals/MovingText/i_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.083    EnableSignals/MovingText/i_reg[12]_i_1__0_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.417 r  EnableSignals/MovingText/i_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    11.417    EnableSignals/MovingText/i_reg[16]_i_1__0_n_6
    SLICE_X109Y81        FDCE                                         r  EnableSignals/MovingText/i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.673    13.437    EnableSignals/MovingText/CLK
    SLICE_X109Y81        FDCE                                         r  EnableSignals/MovingText/i_reg[17]/C
                         clock pessimism              0.464    13.902    
                         clock uncertainty           -0.035    13.866    
    SLICE_X109Y81        FDCE (Setup_fdce_C_D)        0.062    13.928    EnableSignals/MovingText/i_reg[17]
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 EnableSignals/MovingText/i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EnableSignals/MovingText/i_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 2.954ns (53.972%)  route 2.519ns (46.028%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.437ns = ( 13.437 - 8.000 ) 
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.849     5.923    EnableSignals/MovingText/CLK
    SLICE_X109Y78        FDCE                                         r  EnableSignals/MovingText/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.456     6.379 r  EnableSignals/MovingText/i_reg[6]/Q
                         net (fo=3, routed)           0.971     7.350    EnableSignals/MovingText/i_reg[6]
    SLICE_X110Y80        LUT2 (Prop_lut2_I0_O)        0.124     7.474 r  EnableSignals/MovingText/i1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     7.474    EnableSignals/MovingText/i1_carry_i_8__0_n_0
    SLICE_X110Y80        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.006 r  EnableSignals/MovingText/i1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.006    EnableSignals/MovingText/i1_carry_n_0
    SLICE_X110Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  EnableSignals/MovingText/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.120    EnableSignals/MovingText/i1_carry__0_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.348 r  EnableSignals/MovingText/i1_carry__1/CO[2]
                         net (fo=29, routed)          1.548     9.896    EnableSignals/MovingText/i1
    SLICE_X109Y77        LUT2 (Prop_lut2_I0_O)        0.313    10.209 r  EnableSignals/MovingText/i[0]_i_5/O
                         net (fo=1, routed)           0.000    10.209    EnableSignals/MovingText/i[0]_i_5_n_0
    SLICE_X109Y77        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.741 r  EnableSignals/MovingText/i_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.741    EnableSignals/MovingText/i_reg[0]_i_1__0_n_0
    SLICE_X109Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.855 r  EnableSignals/MovingText/i_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.855    EnableSignals/MovingText/i_reg[4]_i_1__0_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.969 r  EnableSignals/MovingText/i_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.969    EnableSignals/MovingText/i_reg[8]_i_1__0_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.083 r  EnableSignals/MovingText/i_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.083    EnableSignals/MovingText/i_reg[12]_i_1__0_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.396 r  EnableSignals/MovingText/i_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    11.396    EnableSignals/MovingText/i_reg[16]_i_1__0_n_4
    SLICE_X109Y81        FDCE                                         r  EnableSignals/MovingText/i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.673    13.437    EnableSignals/MovingText/CLK
    SLICE_X109Y81        FDCE                                         r  EnableSignals/MovingText/i_reg[19]/C
                         clock pessimism              0.464    13.902    
                         clock uncertainty           -0.035    13.866    
    SLICE_X109Y81        FDCE (Setup_fdce_C_D)        0.062    13.928    EnableSignals/MovingText/i_reg[19]
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                         -11.396    
  -------------------------------------------------------------------
                         slack                                  2.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Display/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Display/pointer_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.221%)  route 0.110ns (36.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.627     1.713    Display/CLK
    SLICE_X110Y79        FDCE                                         r  Display/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDCE (Prop_fdce_C_Q)         0.141     1.854 r  Display/i_reg[1]/Q
                         net (fo=13, routed)          0.110     1.964    Display/i_reg_n_0_[1]
    SLICE_X111Y79        LUT3 (Prop_lut3_I1_O)        0.048     2.012 r  Display/pointer_o[3]_i_2/O
                         net (fo=1, routed)           0.000     2.012    Display/pointer_o[3]_i_2_n_0
    SLICE_X111Y79        FDRE                                         r  Display/pointer_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.897     2.239    Display/CLK
    SLICE_X111Y79        FDRE                                         r  Display/pointer_o_reg[3]/C
                         clock pessimism             -0.513     1.726    
    SLICE_X111Y79        FDRE (Hold_fdre_C_D)         0.107     1.833    Display/pointer_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Display/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Display/pointer_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.627     1.713    Display/CLK
    SLICE_X110Y79        FDCE                                         r  Display/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDCE (Prop_fdce_C_Q)         0.141     1.854 r  Display/i_reg[1]/Q
                         net (fo=13, routed)          0.110     1.964    Display/i_reg_n_0_[1]
    SLICE_X111Y79        LUT2 (Prop_lut2_I0_O)        0.045     2.009 r  Display/pointer_o[2]_i_1/O
                         net (fo=1, routed)           0.000     2.009    Display/pointer_o[2]_i_1_n_0
    SLICE_X111Y79        FDRE                                         r  Display/pointer_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.897     2.239    Display/CLK
    SLICE_X111Y79        FDRE                                         r  Display/pointer_o_reg[2]/C
                         clock pessimism             -0.513     1.726    
    SLICE_X111Y79        FDRE (Hold_fdre_C_D)         0.091     1.817    Display/pointer_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Display/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Display/pointer_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.299%)  route 0.162ns (49.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.626     1.712    Display/CLK
    SLICE_X112Y78        FDCE                                         r  Display/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDCE (Prop_fdce_C_Q)         0.164     1.876 r  Display/i_reg[0]/Q
                         net (fo=13, routed)          0.162     2.038    Display/p_0_in[0]
    SLICE_X110Y78        FDRE                                         r  Display/pointer_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.896     2.238    Display/CLK
    SLICE_X110Y78        FDRE                                         r  Display/pointer_o_reg[0]/C
                         clock pessimism             -0.512     1.726    
    SLICE_X110Y78        FDRE (Hold_fdre_C_D)         0.075     1.801    Display/pointer_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 MovingText/i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MovingText/i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.230ns (64.146%)  route 0.129ns (35.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.628     1.714    MovingText/CLK
    SLICE_X113Y80        FDCE                                         r  MovingText/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDCE (Prop_fdce_C_Q)         0.128     1.842 f  MovingText/i_reg[4]/Q
                         net (fo=6, routed)           0.129     1.971    MovingText/i_reg[4]
    SLICE_X113Y80        LUT5 (Prop_lut5_I4_O)        0.102     2.073 r  MovingText/i[3]_i_1/O
                         net (fo=1, routed)           0.000     2.073    MovingText/p_0_in__0[3]
    SLICE_X113Y80        FDCE                                         r  MovingText/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     2.240    MovingText/CLK
    SLICE_X113Y80        FDCE                                         r  MovingText/i_reg[3]/C
                         clock pessimism             -0.526     1.714    
    SLICE_X113Y80        FDCE (Hold_fdce_C_D)         0.107     1.821    MovingText/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 MovingText/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MovingText/i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.232ns (64.240%)  route 0.129ns (35.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.628     1.714    MovingText/CLK
    SLICE_X113Y80        FDCE                                         r  MovingText/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDCE (Prop_fdce_C_Q)         0.128     1.842 r  MovingText/i_reg[3]/Q
                         net (fo=7, routed)           0.129     1.971    MovingText/i_reg[3]
    SLICE_X113Y80        LUT5 (Prop_lut5_I4_O)        0.104     2.075 r  MovingText/i[4]_i_1/O
                         net (fo=1, routed)           0.000     2.075    MovingText/p_0_in__0[4]
    SLICE_X113Y80        FDCE                                         r  MovingText/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     2.240    MovingText/CLK
    SLICE_X113Y80        FDCE                                         r  MovingText/i_reg[4]/C
                         clock pessimism             -0.526     1.714    
    SLICE_X113Y80        FDCE (Hold_fdce_C_D)         0.107     1.821    MovingText/i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MovingText/i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MovingText/i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.741%)  route 0.129ns (36.259%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.628     1.714    MovingText/CLK
    SLICE_X113Y80        FDCE                                         r  MovingText/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDCE (Prop_fdce_C_Q)         0.128     1.842 f  MovingText/i_reg[4]/Q
                         net (fo=6, routed)           0.129     1.971    MovingText/i_reg[4]
    SLICE_X113Y80        LUT4 (Prop_lut4_I2_O)        0.098     2.069 r  MovingText/i[1]_i_1/O
                         net (fo=1, routed)           0.000     2.069    MovingText/p_0_in__0[1]
    SLICE_X113Y80        FDCE                                         r  MovingText/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     2.240    MovingText/CLK
    SLICE_X113Y80        FDCE                                         r  MovingText/i_reg[1]/C
                         clock pessimism             -0.526     1.714    
    SLICE_X113Y80        FDCE (Hold_fdce_C_D)         0.092     1.806    MovingText/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MovingText/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MovingText/i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.636%)  route 0.129ns (36.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.628     1.714    MovingText/CLK
    SLICE_X113Y80        FDCE                                         r  MovingText/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDCE (Prop_fdce_C_Q)         0.128     1.842 f  MovingText/i_reg[3]/Q
                         net (fo=7, routed)           0.129     1.971    MovingText/i_reg[3]
    SLICE_X113Y80        LUT3 (Prop_lut3_I1_O)        0.098     2.069 r  MovingText/i[0]_i_1/O
                         net (fo=1, routed)           0.000     2.069    MovingText/p_0_in__0[0]
    SLICE_X113Y80        FDCE                                         r  MovingText/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     2.240    MovingText/CLK
    SLICE_X113Y80        FDCE                                         r  MovingText/i_reg[0]/C
                         clock pessimism             -0.526     1.714    
    SLICE_X113Y80        FDCE (Hold_fdce_C_D)         0.092     1.806    MovingText/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MovingText/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MovingText/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.636%)  route 0.129ns (36.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.628     1.714    MovingText/CLK
    SLICE_X113Y80        FDCE                                         r  MovingText/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDCE (Prop_fdce_C_Q)         0.128     1.842 f  MovingText/i_reg[3]/Q
                         net (fo=7, routed)           0.129     1.971    MovingText/i_reg[3]
    SLICE_X113Y80        LUT5 (Prop_lut5_I1_O)        0.098     2.069 r  MovingText/i[2]_i_1/O
                         net (fo=1, routed)           0.000     2.069    MovingText/p_0_in__0[2]
    SLICE_X113Y80        FDCE                                         r  MovingText/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     2.240    MovingText/CLK
    SLICE_X113Y80        FDCE                                         r  MovingText/i_reg[2]/C
                         clock pessimism             -0.526     1.714    
    SLICE_X113Y80        FDCE (Hold_fdce_C_D)         0.092     1.806    MovingText/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 EnableSignals/MovingText/i_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EnableSignals/MovingText/i_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.628     1.714    EnableSignals/MovingText/CLK
    SLICE_X109Y81        FDCE                                         r  EnableSignals/MovingText/i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDCE (Prop_fdce_C_Q)         0.141     1.855 r  EnableSignals/MovingText/i_reg[18]/Q
                         net (fo=2, routed)           0.122     1.977    EnableSignals/MovingText/i_reg[18]
    SLICE_X109Y81        LUT2 (Prop_lut2_I1_O)        0.045     2.022 r  EnableSignals/MovingText/i[16]_i_3__0/O
                         net (fo=1, routed)           0.000     2.022    EnableSignals/MovingText/i[16]_i_3__0_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.088 r  EnableSignals/MovingText/i_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.088    EnableSignals/MovingText/i_reg[16]_i_1__0_n_5
    SLICE_X109Y81        FDCE                                         r  EnableSignals/MovingText/i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.896     2.238    EnableSignals/MovingText/CLK
    SLICE_X109Y81        FDCE                                         r  EnableSignals/MovingText/i_reg[18]/C
                         clock pessimism             -0.524     1.714    
    SLICE_X109Y81        FDCE (Hold_fdce_C_D)         0.105     1.819    EnableSignals/MovingText/i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 Display/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Display/i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.626     1.712    Display/CLK
    SLICE_X112Y78        FDCE                                         r  Display/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDCE (Prop_fdce_C_Q)         0.164     1.876 r  Display/i_reg[0]/Q
                         net (fo=13, routed)          0.200     2.076    Display/p_0_in[0]
    SLICE_X112Y78        LUT2 (Prop_lut2_I1_O)        0.045     2.121 r  Display/i[0]_i_1/O
                         net (fo=1, routed)           0.000     2.121    Display/i[0]_i_1_n_0
    SLICE_X112Y78        FDCE                                         r  Display/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.896     2.238    Display/CLK
    SLICE_X112Y78        FDCE                                         r  Display/i_reg[0]/C
                         clock pessimism             -0.526     1.712    
    SLICE_X112Y78        FDCE (Hold_fdce_C_D)         0.120     1.832    Display/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y74   Display/digit_o_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y79   Display/digit_o_reg[0]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y76   Display/digit_o_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y76   Display/digit_o_reg[1]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y76   Display/digit_o_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y76   Display/digit_o_reg[2]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y74   Display/digit_o_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y74   Display/digit_o_reg[3]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y76   Display/digit_o_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y74   Display/digit_o_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   Display/digit_o_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y74   Display/digit_o_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y74   Display/digit_o_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y74   Display/digit_o_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y74   Display/digit_o_reg[5]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   Display/digit_o_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   Display/digit_o_reg[6]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y74   Display/digit_o_reg[7]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y78   Display/i_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y74   Display/digit_o_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   Display/digit_o_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y76   Display/digit_o_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y76   Display/digit_o_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y76   Display/digit_o_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y76   Display/digit_o_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y74   Display/digit_o_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y74   Display/digit_o_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y76   Display/digit_o_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y76   Display/digit_o_reg[4]_lopt_replica/C



