| Wirelist created using version 5.2.
V 5.2
DESIGN_MAY_CONTAIN_RIPPERS__RECOMPILATION_AND_RELINKING_WITH_RIPPER_VERSION_OF_VIEWBASE_REQUIRED
K 7468887480 tst1
DW incntrl
SA @SHEET=2 
SA @NAME=INCNTRL 
SA @DATETIME=11-20-2006_17:24 
|Q virtex2p:obuf 1
AS virtex2p:obuf LIBVER=2.0.0
AS virtex2p:obuf LEVEL=XILINX
AS virtex2p:obuf IOSTANDARD=LVCMOS25
AS virtex2p:obuf SLEW=SLOW
AS virtex2p:obuf DRIVE=12
AS virtex2p:obuf PINORDER=I O
AP virtex2p:obuf 1 PINTYPE=IN
AP virtex2p:obuf 2 PINTYPE=CHIPTRI
|Q virtex2p:opad 1
AS virtex2p:opad LIBVER=2.0.0
AS virtex2p:opad LEVEL=XILINX
AS virtex2p:opad EXT=OPAD
AS virtex2p:opad PINORDER=OPAD
|Q virtex2p:inv 1
AS virtex2p:inv DEVICE=INV
AS virtex2p:inv LIBVER=2.0.0
AS virtex2p:inv LEVEL=XILINX
AS virtex2p:inv PINORDER=I O
AP virtex2p:inv 1 PINTYPE=IN
AP virtex2p:inv 2 PINTYPE=OUT
|Q virtex:inv 1
AS virtex:inv DEVICE=INV
AS virtex:inv LIBVER=2.0.0
AS virtex:inv LEVEL=XILINX
AS virtex:inv PINORDER=I O
AP virtex:inv 1 PINTYPE=IN
AP virtex:inv 2 PINTYPE=OUT
|Q virtex:gnd 1
AS virtex:gnd LIBVER=2.0.0
AS virtex:gnd LEVEL=XILINX
AS virtex:gnd PINORDER=G
AP virtex:gnd 1 PINTYPE=OUT
|Q virtex2p:buf 1
AS virtex2p:buf LIBVER=2.0.0
AS virtex2p:buf DEVICE=BUF
AS virtex2p:buf LEVEL=XILINX
AS virtex2p:buf PINORDER=I O
AP virtex2p:buf 1 PINTYPE=IN
AP virtex2p:buf 2 PINTYPE=OUT
|Q virtex:vcc 1
AS virtex:vcc LEVEL=XILINX
AS virtex:vcc LIBVER=2.0.0
AS virtex:vcc PINORDER=P
AP virtex:vcc 1 PINTYPE=OUT
|Q virtex2p:fdc_1 1
AS virtex2p:fdc_1 LEVEL=XILINX
AS virtex2p:fdc_1 @INIT=0
AS virtex2p:fdc_1 LIBVER=2.0.0
AS virtex2p:fdc_1 PINORDER=C CLR D Q
AP virtex2p:fdc_1 1 PINTYPE=IN
AP virtex2p:fdc_1 2 PINTYPE=IN
AP virtex2p:fdc_1 3 PINTYPE=IN
AP virtex2p:fdc_1 4 PINTYPE=OUT
|Q virtex2p:or2 1
AS virtex2p:or2 DEVICE=OR
AS virtex2p:or2 LEVEL=XILINX
AS virtex2p:or2 LIBVER=2.0.0
AS virtex2p:or2 PINORDER=I0 I1 O
AP virtex2p:or2 1 PINTYPE=IN
AP virtex2p:or2 2 PINTYPE=IN
AP virtex2p:or2 3 PINTYPE=OUT
|Q virtex2p:or4 1
AS virtex2p:or4 DEVICE=OR
AS virtex2p:or4 LEVEL=XILINX
AS virtex2p:or4 LIBVER=2.0.0
AS virtex2p:or4 PINORDER=I0 I1 I2 I3 O
AP virtex2p:or4 1 PINTYPE=IN
AP virtex2p:or4 2 PINTYPE=IN
AP virtex2p:or4 3 PINTYPE=IN
AP virtex2p:or4 4 PINTYPE=IN
AP virtex2p:or4 5 PINTYPE=OUT
|Q virtex2p:and2b1 1
AS virtex2p:and2b1 LEVEL=XILINX
AS virtex2p:and2b1 DEVICE=AND
AS virtex2p:and2b1 LIBVER=2.0.0
AS virtex2p:and2b1 PINORDER=I0 I1 O
AP virtex2p:and2b1 1 PINTYPE=IN
AP virtex2p:and2b1 1 PARAM=INV
AP virtex2p:and2b1 2 PINTYPE=IN
AP virtex2p:and2b1 3 PINTYPE=OUT
|Q virtex2p:sop4b1 1
AS virtex2p:sop4b1 LEVEL=MXILINX
AS virtex2p:sop4b1 LIBVER=2.0.0
AS virtex2p:sop4b1 PINORDER=I0 I1 I2 I3 O
AP virtex2p:sop4b1 1 PINTYPE=IN
AP virtex2p:sop4b1 2 PINTYPE=IN
AP virtex2p:sop4b1 3 PINTYPE=IN
AP virtex2p:sop4b1 4 PINTYPE=IN
AP virtex2p:sop4b1 5 PINTYPE=OUT
|Q buf6 1
AS buf6 LEVEL=MXILINX
AS buf6 @NAME=BUF6
AS buf6 PINORDER=I[5:0] O[5:0]
AP buf6 1 PINTYPE=IN
AP buf6 2 PINTYPE=OUT
|Q virtex:bufg 1
AS virtex:bufg LIBVER=2.0.0
AS virtex:bufg DEVICE=BUFG
AS virtex:bufg LEVEL=XILINX
AS virtex:bufg PINORDER=I O
AP virtex:bufg 1 PINTYPE=IN
AP virtex:bufg 2 PINTYPE=OUT
|Q virtex2p:ibufgds 1
AS virtex2p:ibufgds LIBVER=2.0.0
AS virtex2p:ibufgds LEVEL=XILINX
AS virtex2p:ibufgds IOSTANDARD=LVDS_25
AS virtex2p:ibufgds PINORDER=I IB O
AP virtex2p:ibufgds 1 PINTYPE=CHIPIN
AP virtex2p:ibufgds 2 PINTYPE=CHIPIN
AP virtex2p:ibufgds 3 PINTYPE=OUT
|Q virtex:ipad 1
AS virtex:ipad LIBVER=2.0.0
AS virtex:ipad LEVEL=XILINX
AS virtex:ipad EXT=IPAD
AS virtex:ipad PINORDER=IPAD
|Q virtex2p:ibufg 1
AS virtex2p:ibufg LIBVER=2.0.0
AS virtex2p:ibufg LEVEL=XILINX
AS virtex2p:ibufg IOSTANDARD=LVCMOS25
AS virtex2p:ibufg PINORDER=I O
AP virtex2p:ibufg 1 PINTYPE=CHIPIN
AP virtex2p:ibufg 2 PINTYPE=OUT
|Q ipad1pu 1
AS ipad1pu LEVEL=MXILINX
AS ipad1pu PINORDER=IPAD1PU
|Q ibuf_inv 1
AS ibuf_inv LEVEL=MXILINX
AS ibuf_inv @NAME=IBUF_INV
AS ibuf_inv PINORDER=I O
AP ibuf_inv 1 PINTYPE=IN
AP ibuf_inv 2 PINTYPE=OUT
|Q virtex:dcm 1
AS virtex:dcm CLKIN_PERIOD=0.0
AS virtex:dcm PINORDER=CLK0 CLK180 CLK270 CLK2X CLK2X180 CLK90 CLKDV CLKFX CLKFX180 LOCKED PSDONE STATUS[7:0] CLKFB CLKIN DSSEN PSCLK PSEN PSINCDEC RST
AS virtex:dcm VERILOG=DCM
AS virtex:dcm ACCEL=VCS
AS virtex:dcm LEVEL=VERILOG
AS virtex:dcm CLKOUT_PHASE_SHIFT=""NONE""
AS virtex:dcm CLKFX_MULTIPLY=4
AS virtex:dcm CLKFX_DIVIDE=1
AS virtex:dcm CLKDV_DIVIDE=2.0
AS virtex:dcm LIBVER=2.0.0
AS virtex:dcm LEVEL=XILINX
AS virtex:dcm CLK_FEEDBACK=""1X""
AS virtex:dcm STARTUP_WAIT=""FALSE""
AS virtex:dcm PHASE_SHIFT=0
AS virtex:dcm DUTY_CYCLE_CORRECTION=""TRUE""
AS virtex:dcm DSS_MODE=""NONE""
AS virtex:dcm DLL_FREQUENCY_MODE=""LOW""
AS virtex:dcm DFS_FREQUENCY_MODE=""LOW""
AS virtex:dcm FACTORY_JF=16'HC080
AS virtex:dcm CLKIN_DIVIDE_BY_2=""FALSE""
AS virtex:dcm DESKEW_ADJUST=""SYSTEM_SYNCHRONOUS""
AS virtex:dcm INOV_VER_REC=1:18_5-25-02
AP virtex:dcm 1 PINTYPE=OUT
AP virtex:dcm 2 PINTYPE=OUT
AP virtex:dcm 3 PINTYPE=OUT
AP virtex:dcm 4 PINTYPE=OUT
AP virtex:dcm 5 PINTYPE=OUT
AP virtex:dcm 6 PINTYPE=OUT
AP virtex:dcm 7 PINTYPE=OUT
AP virtex:dcm 8 PINTYPE=OUT
AP virtex:dcm 9 PINTYPE=OUT
AP virtex:dcm 10 PINTYPE=OUT
AP virtex:dcm 11 PINTYPE=OUT
AP virtex:dcm 12 PINTYPE=OUT
AP virtex:dcm 13 PINTYPE=IN
AP virtex:dcm 14 PINTYPE=IN
AP virtex:dcm 15 PINTYPE=IN
AP virtex:dcm 16 PINTYPE=IN
AP virtex:dcm 17 PINTYPE=IN
AP virtex:dcm 18 PINTYPE=IN
AP virtex:dcm 19 PINTYPE=IN
|Q virtex:or2 1
AS virtex:or2 DEVICE=OR
AS virtex:or2 LEVEL=XILINX
AS virtex:or2 LIBVER=2.0.0
AS virtex:or2 PINORDER=I0 I1 O
AP virtex:or2 1 PINTYPE=IN
AP virtex:or2 2 PINTYPE=IN
AP virtex:or2 3 PINTYPE=OUT
|Q virtex2p:cb2ce 1
AS virtex2p:cb2ce @INIT=0
AS virtex2p:cb2ce LIBVER=2.0.0
AS virtex2p:cb2ce LEVEL=MXILINX
AS virtex2p:cb2ce PINORDER=C CE CEO CLR Q0 Q1 TC
AP virtex2p:cb2ce 1 PINTYPE=IN
AP virtex2p:cb2ce 2 PINTYPE=IN
AP virtex2p:cb2ce 3 PINTYPE=OUT
AP virtex2p:cb2ce 4 PINTYPE=IN
AP virtex2p:cb2ce 5 PINTYPE=OUT
AP virtex2p:cb2ce 6 PINTYPE=OUT
AP virtex2p:cb2ce 7 PINTYPE=OUT
|Q sr4ce_rpm 1
AS sr4ce_rpm LEVEL=OSU-XILINX
AS sr4ce_rpm @INIT=0
AS sr4ce_rpm LIBVER=2.0.0
AS sr4ce_rpm @NAME=SR4CE_RPM
AS sr4ce_rpm PINORDER=C CE CLR Q0 Q1 Q2 Q3 SLI
AP sr4ce_rpm 1 PINTYPE=IN
AP sr4ce_rpm 2 PINTYPE=IN
AP sr4ce_rpm 3 PINTYPE=IN
AP sr4ce_rpm 4 PINTYPE=OUT
AP sr4ce_rpm 5 PINTYPE=OUT
AP sr4ce_rpm 6 PINTYPE=OUT
AP sr4ce_rpm 7 PINTYPE=OUT
AP sr4ce_rpm 8 PINTYPE=IN
|Q buf8 1
AS buf8 LEVEL=MXILINX
AS buf8 @NAME=BUF8
AS buf8 PINORDER=I[7:0] O[7:0]
AP buf8 1 PINTYPE=IN
AP buf8 2 PINTYPE=OUT
|Q cc10ce_g 1
AS cc10ce_g LEVEL=OSU-XILINX
AS cc10ce_g @INIT=0
AS cc10ce_g LIBVER=2.0.0
AS cc10ce_g @NAME=CC10CE_G
AS cc10ce_g PINORDER=C CE CEO CLR Q[9:0] TC
AP cc10ce_g 1 PINTYPE=IN
AP cc10ce_g 2 PINTYPE=IN
AP cc10ce_g 3 PINTYPE=OUT
AP cc10ce_g 4 PINTYPE=IN
AP cc10ce_g 5 PINTYPE=OUT
AP cc10ce_g 6 PINTYPE=OUT
|Q or4_bus 1
AS or4_bus LEVEL=MXILINX
AS or4_bus @NAME=OR4_BUS
AS or4_bus PINORDER=I[3:0] O
AP or4_bus 1 PINTYPE=IN
AP or4_bus 2 PINTYPE=OUT
|Q virtex2p:nand5 1
AS virtex2p:nand5 LEVEL=XILINX
AS virtex2p:nand5 LIBVER=2.0.0
AS virtex2p:nand5 PINORDER=I0 I1 I2 I3 I4 O
AP virtex2p:nand5 1 PINTYPE=IN
AP virtex2p:nand5 2 PINTYPE=IN
AP virtex2p:nand5 3 PINTYPE=IN
AP virtex2p:nand5 4 PINTYPE=IN
AP virtex2p:nand5 5 PINTYPE=IN
AP virtex2p:nand5 6 PINTYPE=OUT
|Q virtex2p:or5 1
AS virtex2p:or5 LEVEL=XILINX
AS virtex2p:or5 LIBVER=2.0.0
AS virtex2p:or5 PINORDER=I0 I1 I2 I3 I4 O
AP virtex2p:or5 1 PINTYPE=IN
AP virtex2p:or5 2 PINTYPE=IN
AP virtex2p:or5 3 PINTYPE=IN
AP virtex2p:or5 4 PINTYPE=IN
AP virtex2p:or5 5 PINTYPE=IN
AP virtex2p:or5 6 PINTYPE=OUT
|Q jtag 1
AS jtag @NAME=JTAG
AS jtag PINORDER=C-CODE-STAT[15:0] CLK CLK40 DMBFULL[7:0] DMBWARN[7:0] DMB_ERR[7:0] EMPTY_M[31:0] EMPTY_M[63:32] ENDBUSY_ERR[7:0] ENDWAIT_ERR[7:0] EVT1CNT[23:0] EVT_CNT[23:0] F0DIAG[15:0] F1DIAG[15:0] F2DIAG[15:0] F3DIAG[15:0] F4DIAG[15:0] F5DIAG[15:0] F6DIAG[15:0] F7DIAG[15:0] FAF[5:0] FERR[7:0] FFULL[11:0] FMEMAVAIL[4:0] FMEMAVAIL[9:5] FW0MEM[4:0] FW1MEM[4:0] FW2MEM[4:0] FW3MEM[4:0] FW4MEM[4:0] FW5MEM[4:0] FW6MEM[4:0] FW7MEM[4:0] L1_ERR[7:0] LFOK[7:0] LID_ERR[7:0] LIE_ERR[7:0] NJR NRDY[9:0] RHL RST RXERR[7:0] STARTIME_ERR[7:0] STATA[15:0] STATB[15:0] STATC[15:0] STATUS[31:0] STUCK_ERR[7:0] SYNC_RST XMIT_ERRORS[7:0] ~JTAG_EN
|Q virtex2p:nand2 1
AS virtex2p:nand2 DEVICE=NAND
AS virtex2p:nand2 LEVEL=XILINX
AS virtex2p:nand2 LIBVER=2.0.0
AS virtex2p:nand2 PINORDER=I0 I1 O
AP virtex2p:nand2 1 PINTYPE=IN
AP virtex2p:nand2 2 PINTYPE=IN
AP virtex2p:nand2 3 PINTYPE=OUT
AP virtex2p:nand2 3 PARAM=INV
AN F3_DIAG[15:0] VLBUSISONSHEET=2
AN F2_DIAG[15:0] VLBUSISONSHEET=2
AN F1_DIAG[15:0] VLBUSISONSHEET=2
AN F0_DIAG[15:0] VLBUSISONSHEET=2
AN RXERR[7:0] VLBUSISONSHEET=2
AN STATB[15:8] VLBUSISONSHEET=2
AN STATB[7:0] VLBUSISONSHEET=2
AN STATB[15:0] VLBUSISONSHEET=2
AN LFOK[5:0] VLBUSISONSHEET=2
AN LFOK_F[5:0] VLBUSISONSHEET=2
AN EMPTY_M[31:0] VLBUSISONSHEET=2
AN EMPTY_M[63:32] VLBUSISONSHEET=2
AN FW7MEM[4:0] VLBUSISONSHEET=2
AN FW6MEM[4:0] VLBUSISONSHEET=2
AN FW5MEM[4:0] VLBUSISONSHEET=2
AN FW4MEM[4:0] VLBUSISONSHEET=2
AN FW3MEM[4:0] VLBUSISONSHEET=2
AN FW2MEM[4:0] VLBUSISONSHEET=2
AN FW1MEM[4:0] VLBUSISONSHEET=2
AN FW0MEM[4:0] VLBUSISONSHEET=2
AN F[7:0]WARN VLBUSISONSHEET=2
AN EVT1CNT[23:0] VLBUSISONSHEET=2
AN XMIT_ERR[7:0] VLBUSISONSHEET=2
AN STUCK_ERR[7:0] VLBUSISONSHEET=2
AN STARTIME_ERR[7:0] VLBUSISONSHEET=2
AN NRDY[9:0] VLBUSISONSHEET=2
AN LIE_ERR[7:0] VLBUSISONSHEET=2
AN LID_ERR[7:0] VLBUSISONSHEET=2
AN L1_ERR[7:0] VLBUSISONSHEET=2
AN FAF[5:0] VLBUSISONSHEET=2
AN FF_F[11:0] VLBUSISONSHEET=2
AN FERR_F[7:0] VLBUSISONSHEET=2
AN ENDWAIT_ERR[7:0] VLBUSISONSHEET=2
AN ENDBUSY_ERR[7:0] VLBUSISONSHEET=2
AN DMB_ERR[7:0] VLBUSISONSHEET=2
AN LFOK_F[7:0] VLBUSISONSHEET=2
AN RXERR[7:0] VLBUSISONSHEET=2
AN MEM1AVAIL[4:0] VLBUSISONSHEET=2
AN MEM0AVAIL[4:0] VLBUSISONSHEET=2
AN WEN_F[7:0] VLBUSISONSHEET=2
AN RELEASE[7:0] VLBUSISONSHEET=2
AN FREE_F[7:0] VLBUSISONSHEET=2
AN FERR_F[5:0] VLBUSISONSHEET=2
AN FERR[5:0] VLBUSISONSHEET=2
AN NEXT_F[7:0] VLBUSISONSHEET=2
AN STAT[31:0] VLBUSISONSHEET=2
AN C-CODE-STAT[15:0] VLBUSISONSHEET=2
AN EVT_CNT[23:0] VLBUSISONSHEET=2
AN F[3:0]WARN VLBUSISONSHEET=2
AN F[7:4]WARN VLBUSISONSHEET=2
AN F[3:0]-SYNC VLBUSISONSHEET=2
AN F[7:4]-SYNC VLBUSISONSHEET=2
AN F[7:0]FULL VLBUSISONSHEET=2
AN F[5:0]FULL VLBUSISONSHEET=2
AN F[5:0]-SYNC VLBUSISONSHEET=2
AN STATC[15:0] VLBUSISONSHEET=2
AN STATC[15:8] VLBUSISONSHEET=2
AN STATC[7:0] VLBUSISONSHEET=2
AN STATA[15:0] VLBUSISONSHEET=2
AN F4_DIAG[15:0] VLBUSISONSHEET=2
AN F5_DIAG[15:0] VLBUSISONSHEET=2
AN F6_DIAG[15:0] VLBUSISONSHEET=2
AN F7_DIAG[15:0] VLBUSISONSHEET=2
AN RHL[9:0] VLBUSISONSHEET=2
AN RHL6 MAXDELAY=2.0NS
AN RHL5 MAXDELAY=2.0NS
AN NJR TIG
W virtex2p:obuf $2I5106
I $2I5106 virtex2p:obuf ~IDMB_FULL1 ~IDMB_FUL1 IOSTANDARD=LVCMOS33`
W virtex2p:opad $2I5107
I $2I5107 virtex2p:opad ~IDMB_FUL1 
W virtex2p:opad $2I5108
I $2I5108 virtex2p:opad ~IDMB_FUL0 
W virtex2p:obuf $2I5109
I $2I5109 virtex2p:obuf ~IDMB_FULL0 ~IDMB_FUL0 IOSTANDARD=LVCMOS33`
W virtex2p:inv $2I5089
I $2I5089 virtex2p:inv IDMB_FUL1 ~IDMB_FULL1 
W virtex2p:inv $2I5085
I $2I5085 virtex2p:inv IDMB_FUL0 ~IDMB_FULL0 
W virtex:inv $2I5067
I $2I5067 virtex:inv LOCK1 ~LOCK1 
W virtex:gnd $2I5060
I $2I5060 virtex:gnd $2N5059 
W virtex2p:buf $2I4923
I $2I4923 virtex2p:buf MEM0ERROR LD0B6 
W virtex:vcc $2I4711
I $2I4711 virtex:vcc $2N4712 
W virtex2p:fdc_1 $2I4705
I $2I4705 virtex2p:fdc_1 LOCK1 DLLERR_RST $2N4712 ~DLL_LOCK1 
W virtex:vcc $2I4710
I $2I4710 virtex:vcc $2N4709 
W virtex2p:fdc_1 $2I4707
I $2I4707 virtex2p:fdc_1 LOCK2 DLLERR_RST $2N4709 ~DLL_LOCK2 
W virtex2p:opad $2I4671
I $2I4671 virtex2p:opad ~RDYOUT 
W virtex2p:or2 $2I4810
I $2I4810 virtex2p:or2 RXERROR1 RXERROR0 RXERR 
W virtex2p:or4 $2I4811
I $2I4811 virtex2p:or4 RXERR3 RXERR2 RXERR1 RXERR0 RXERROR0 
W virtex2p:and2b1 $2I4895
I $2I4895 virtex2p:and2b1 FPGA_ID LFOK7 LFOK_F7 
W virtex2p:sop4b1 $2I4878
I $2I4878 virtex2p:sop4b1 FPGA_ID FERR6 FERR7 FPGA_ID FERR_F6 
W virtex2p:and2b1 $2I4877
I $2I4877 virtex2p:and2b1 FPGA_ID FERR7 FERR_F7 
W buf6 $2I4899
I $2I4899 buf6 FERR[5:0] FERR_F[5:0] 
W virtex:bufg $2I4593
I $2I4593 virtex:bufg CK40 CLK40 
W virtex2p:buf $2I4908
I $2I4908 virtex2p:buf SOMETHING_BAD LD0B0 
W virtex2p:or2 $2I4798
I $2I4798 virtex2p:or2 MEM1ERROR MEM0ERROR MEM_ERROR 
W virtex:bufg $2I4591
I $2I4591 virtex:bufg CK80 CLK 
W virtex2p:ibufgds $2I4935
I $2I4935 virtex2p:ibufgds CK80P_T CK80N_T BREF 
W virtex:ipad $2I4841
I $2I4841 virtex:ipad CK80N_T 
W virtex:ipad $2I4930
I $2I4930 virtex:ipad CK80P_T 
W virtex2p:buf $2I4907
I $2I4907 virtex2p:buf NEARFULL LD0B1 
W virtex2p:buf $2I4913
I $2I4913 virtex2p:buf RXERROR0 LD0B4 
W virtex2p:buf $2I4914
I $2I4914 virtex2p:buf RXERROR1 LD0B5 
W virtex:ipad $2I4610
I $2I4610 virtex:ipad CLKIN40 
W virtex2p:or4 $2I4801
I $2I4801 virtex2p:or4 RXERR_F7 RXERR_F6 RXERR5 RXERR4 RXERROR1 
W virtex:bufg $2I5027
I $2I5027 virtex:bufg CK160 FCK 
W virtex2p:ibufg $2I4614
I $2I4614 virtex2p:ibufg CLKIN40 CKIN40 IOSTANDARD=LVCMOS33`
W ipad1pu $2I4959
I $2I4959 ipad1pu ~SOFTRST 
W ibuf_inv $2I4940
I $2I4940 ibuf_inv ~SOFTRST SOFT_RST 
W ipad1pu $2I4958
I $2I4958 ipad1pu ~L1RST 
W ibuf_inv $2I4939
I $2I4939 ibuf_inv ~L1RST L1_RST 
M virtex:dcm $2I4609
I $2I4609 virtex:dcm CK80 ? ? CK160 ? ? ? ? ? LOCK2 ? ? CLK BREF ? ? ? ? $2N5059 
W virtex:or2 $2I4717
I $2I4717 virtex:or2 ~DLL_LOCK2 ~DLL_LOCK1 DLL_ERROR 
W virtex2p:cb2ce $2I4972
I $2I4972 virtex2p:cb2ce CLK ~RHS ? RST ? ? RHS 
W virtex2p:obuf $2I5031
I $2I5031 virtex2p:obuf ~IN_CTRL_RDY ~RDYOUT IOSTANDARD=LVCMOS33`
W virtex:vcc $2I4473
I $2I4473 virtex:vcc $2N4478 
W sr4ce_rpm $2I4673
I $2I4673 sr4ce_rpm CLK LOCK2 $2N4477 ? ? ? ~PWR-ON-RST $2N4478 RLOC_ORIGIN=X87Y220`RPM_GRID=GRID`
W buf8 $2I4991
I $2I4991 buf8 NEXT_F[7:0] STATB[7:0] 
W buf8 $2I4992
I $2I4992 buf8 WEN_F[7:0] STATB[15:8] 
W buf8 $2I4998
I $2I4998 buf8 RELEASE[7:0] STATC[7:0] 
W buf8 $2I4997
I $2I4997 buf8 FREE_F[7:0] STATC[15:8] 
W virtex2p:sop4b1 $2I4868
I $2I4868 virtex2p:sop4b1 FPGA_ID FFF6 FFF7 FPGA_ID FF_F6 
W virtex2p:and2b1 $2I4867
I $2I4867 virtex2p:and2b1 FPGA_ID FFF7 FF_F7 
W virtex2p:sop4b1 $2I4864
I $2I4864 virtex2p:sop4b1 FPGA_ID RXERR_F6 RXERR_F7 FPGA_ID RXERR6 
W virtex2p:and2b1 $2I4863
I $2I4863 virtex2p:and2b1 FPGA_ID RXERR_F7 RXERR7 
W virtex:inv $2I4504
I $2I4504 virtex:inv ~PWR-ON-RST PWR-ON-RST 
W virtex2p:sop4b1 $2I4896
I $2I4896 virtex2p:sop4b1 FPGA_ID LFOK6 LFOK7 FPGA_ID LFOK_F6 
M virtex:dcm $2I4594
I $2I4594 virtex:dcm CK40 ? ? ? ? ? SLCK ? ? LOCK1 ? ? CLK40 CKIN40 ? ? ? ? ~DCMEN CLKDV_DIVIDE=16.0`STARTUP_WAIT=TRUE`
W virtex:vcc $2I4573
I $2I4573 virtex:vcc $2N4584 
W virtex:gnd $2I4581
I $2I4581 virtex:gnd $2N4582 
W sr4ce_rpm $2I4674
I $2I4674 sr4ce_rpm CKIN40 ~SOFT_RST $2N4582 ? ? ? DCMEN $2N4584 RPM_GRID=GRID`RLOC_ORIGIN=X90Y220`
W virtex:inv $2I5040
I $2I5040 virtex:inv DCMEN ~DCMEN 
W virtex:bufg $2I4847
I $2I4847 virtex:bufg SLCK SLOWCLK 
W cc10ce_g $2I5022
I $2I5022 cc10ce_g CLK ~RHL ? RST RHL[9:0] ? RPM_GRID=GRID`RLOC_ORIGIN=X69Y108`
W or4_bus $2I5082
I $2I5082 or4_bus F[3:0]-SYNC IDMB_FUL0 
W or4_bus $2I5083
I $2I5083 or4_bus F[7:4]-SYNC IDMB_FUL1 
W or4_bus $2I5097
I $2I5097 or4_bus F[3:0]WARN IDMB_WARN0 
W or4_bus $2I5095
I $2I5095 or4_bus F[7:4]WARN IDMB_WARN1 
W virtex2p:obuf $2I5029
I $2I5029 virtex2p:obuf NO_LIVE_FIBER0 ~ACTOUT0 IOSTANDARD=LVCMOS33`
W virtex2p:opad $2I4750
I $2I4750 virtex2p:opad ~ACTOUT0 
W virtex2p:opad $2I4757
I $2I4757 virtex2p:opad ~ACTOUT1 
W virtex2p:obuf $2I5030
I $2I5030 virtex2p:obuf NO_LIVE_FIBER1 ~ACTOUT1 IOSTANDARD=LVCMOS33`
W virtex2p:nand5 $2I4936
I $2I4936 virtex2p:nand5 LOCK2 LOCK1 RDCTRL1RDY RDCTRL0RDY ~PWR-ON-RST ~IN_CTRL_RDY 
W virtex:gnd $2I4474
I $2I4474 virtex:gnd $2N4477 
W buf6 $2I4897
I $2I4897 buf6 LFOK[5:0] LFOK_F[5:0] 
W virtex:or2 $2I4688
I $2I4688 virtex:or2 SOFT_RST PWR-ON-RST NJR 
W virtex2p:inv $2I4977
I $2I4977 virtex2p:inv RHS ~RHS 
W virtex2p:or5 $2I5129
I $2I5129 virtex2p:or5 L1A0FF FF_F3 FF_F2 FF_F1 FF_F0 MEM0ERROR 
W virtex2p:sop4b1 $2I5142
I $2I5142 virtex2p:sop4b1 FPGA_ID F6-SYNC F7-SYNC FPGA_ID F6FULL 
W virtex2p:and2b1 $2I5140
I $2I5140 virtex2p:and2b1 FPGA_ID F7-SYNC F7FULL 
W buf6 $2I5143
I $2I5143 buf6 F[5:0]-SYNC F[5:0]FULL 
W virtex2p:buf $2I4906
I $2I4906 virtex2p:buf MEM_ERROR LD0B3 
W virtex2p:buf $2I4904
I $2I4904 virtex2p:buf RXERR LD0B2 
W jtag $2I4683
I $2I4683 jtag C-CODE-STAT[15:0] CLK CLK40 F[7:0]FULL F[7:0]WARN DMB_ERR[7:0] EMPTY_M[31:0] EMPTY_M[63:32] ENDBUSY_ERR[7:0] ENDWAIT_ERR[7:0] EVT1CNT[23:0] EVT_CNT[23:0] F0_DIAG[15:0] F1_DIAG[15:0] F2_DIAG[15:0] F3_DIAG[15:0] F4_DIAG[15:0] F5_DIAG[15:0] F6_DIAG[15:0] F7_DIAG[15:0] FAF[5:0] FERR_F[7:0] FF_F[11:0] MEM0AVAIL[4:0] MEM1AVAIL[4:0] FW0MEM[4:0] FW1MEM[4:0] FW2MEM[4:0] FW3MEM[4:0] FW4MEM[4:0] FW5MEM[4:0] FW6MEM[4:0] FW7MEM[4:0] L1_ERR[7:0] LFOK_F[7:0] LID_ERR[7:0] LIE_ERR[7:0] NJR NRDY[9:0] ~RHL RST RXERR[7:0] STARTIME_ERR[7:0] ? ? ? STAT[31:0] STUCK_ERR[7:0] L1_RST XMIT_ERR[7:0] MODE7 
W virtex2p:buf $2I4928
I $2I4928 virtex2p:buf MEM1ERROR LD0B7 
W virtex2p:or5 $2I5130
I $2I5130 virtex2p:or5 L1A1FF FFF7 FFF6 FF_F5 FF_F4 MEM1ERROR 
W virtex2p:inv $2I5153
I $2I5153 virtex2p:inv RHL5 ? 
W virtex2p:nand2 $2I5152
I $2I5152 virtex2p:nand2 RHL5 RHL6 ~RHL 
W virtex:inv $2I5032
I $2I5032 virtex:inv SOFT_RST ~SOFT_RST 
EW
| Sch_Warning - Pin/Net disassociation at location (1375,670).
| Sch_Warning - Pin/Net disassociation at location (1375,650).
| Sch_Warning - Pin/Net disassociation at location (1375,685).
| Sch_Warning - Pin/Net disassociation at location (890,205).
| Sch_Warning - Pin/Net disassociation at location (940,155).
