#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000206408458d0 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v00000206408227c0_0 .net "pcode", 0 0, v000002064080be10_0;  1 drivers
v0000020640822860_0 .var "x", 3 1;
S_0000020640845a60 .scope module, "uut" "logic_test" 2 6, 3 1 0, S_00000206408458d0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "x";
    .port_info 1 /OUTPUT 1 "pcode";
v0000020640822f60_0 .net *"_ivl_2", 0 0, L_0000020640822900;  1 drivers
v0000020640855e30_0 .net *"_ivl_5", 0 0, L_00000206408229a0;  1 drivers
v000002064080bd70_0 .net *"_ivl_8", 0 0, L_0000020640822a40;  1 drivers
v000002064080be10_0 .var "pcode", 0 0;
v0000020640822720_0 .net "x", 3 1, v0000020640822860_0;  1 drivers
E_000002064080abe0 .event anyedge, L_0000020640822a40, L_00000206408229a0, L_0000020640822900;
L_0000020640822900 .part v0000020640822860_0, 2, 1;
L_00000206408229a0 .part v0000020640822860_0, 1, 1;
L_0000020640822a40 .part v0000020640822860_0, 0, 1;
    .scope S_0000020640845a60;
T_0 ;
    %wait E_000002064080abe0;
    %load/vec4 v0000020640822720_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000020640822720_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000020640822720_0;
    %parti/s 1, 2, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002064080be10_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002064080be10_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000206408458d0;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020640822860_0, 0, 3;
    %delay 30, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020640822860_0, 0, 3;
    %delay 30, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020640822860_0, 0, 3;
    %delay 30, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000020640822860_0, 0, 3;
    %delay 30, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000020640822860_0, 0, 3;
    %delay 30, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000020640822860_0, 0, 3;
    %delay 30, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000020640822860_0, 0, 3;
    %delay 30, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000020640822860_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_00000206408458d0;
T_2 ;
    %vpi_call 2 23 "$monitor", "t = %3d, x= %3b, pcode = %3b", $time, v0000020640822860_0, v00000206408227c0_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Testbench.v";
    "verilog.v";
