LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE IEEE.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;
ENTITY clock IS
	PORT( CLOCK_50 : IN std_logic;
	output : OUT std_logic_vector(6 downto 0));
END clock;

ARCHITECTURE Structure OF clock IS

signal clock_count : std_logic_vector (25 downto 0) := "10111110101111000010000000";
signal number : std_logic_vector (3 downto 0) := "0000";

BEGIN
	
	
END Structure;