<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">

<html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>mvau_inp_buffer.sv</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.1 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');" class="NDPage NDContentPage">

<a name="Module"></a><a name="Topic12"></a><div class="CTopic TGroup LSystemVerilog first">
 <div class="CTitle">Module</div>
</div>

<a name="MVAU_Stream_Input_Buffer"></a><a name="Topic21"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle"><span class="Qualifier">MVAU Stream Input Buffer (mvau_inp_buffer.</span>&#8203;sv)</div>
 <div class="CBody"><p>Author(s): Syed Asad Alam <a href="#" onclick="javascript:location.href='ma\u0069'+'lto\u003a'+'syed\u002eas'+'ad\u002ealam'+'\u0040'+'tcd'+'\u002eie';return false;">syed&#46;as<span style="display: none">[xxx]</span>ad&#46;alam<span>&#64;</span>tcd<span style="display: none">[xxx]</span>&#46;ie</a></p><p>This file lists an RTL implementation of an input buffer Input buffer is needed to store the input activation in order for it to be processed with multiple rows of the lowered weight matrix.&nbsp; Buffer length: MatrixW/SIMD = (Kernel^2*IFMCh)/SIMD Word length of each cell: PE*TSrcI = TI This module is part of the Matrix-Vector-Multiplication Unit</p><p>This material is based upon work supported, in part, by Science Foundation Ireland, www.sfi.ie under Grant No. 13/RC/2094 and, in part, by the European Union's Horizon 2020 research and innovation programme under the Marie Sklodowska-Curie grant agreement Grant No.754489.</p><div class="CHeading">Inputs</div><table class="CDefinitionList"><tr><td class="CDLEntry">clk</td><td class="CDLDefinition"><p>Main clock</p></td></tr><tr><td class="CDLEntry">[TI-1:0] in</td><td class="CDLDefinition"><p>Input activation stream, word length TI=TSrcI*SIMD</p></td></tr></table><div class="CHeading">Outputs</div><table class="CDefinitionList"><tr><td class="CDLEntry">wr_en</td><td class="CDLDefinition"><p>Write enable for the input buffer</p></td></tr><tr><td class="CDLEntry">rd_en</td><td class="CDLDefinition"><p>Read enable for the input buffer</p></td></tr><tr><td class="CDLEntry">[BUF_ADDR-1:0] addr</td><td class="CDLDefinition"><p>Address to the input buffer</p></td></tr><tr><td class="CDLEntry">[TI-1:0] out</td><td class="CDLDefinition"><p>Output from the input buffer, word length TI=TSrcI*SIMD</p></td></tr></table><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">BUF_LEN</td><td class="CDLDefinition"><p>Depth of the input buffer</p></td></tr><tr><td class="CDLEntry">BUF_ADDR</td><td class="CDLDefinition"><p>Input buffer address word length *</p></td></tr></table></div>
</div>

<a name="Signals"></a><a name="Topic22"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Signals</div>
</div>

<a name="inp_buffer"></a><a name="Topic23"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">inp_buffer</div>
 <div class="CBody"><p>The input buffer</p></div>
</div>

<a name="Sequential_Always_Blocks"></a><a name="Topic74"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Sequential Always Blocks</div>
</div>

<a name="Write_Input_Buffer"></a><a name="Topic75"></a><div class="CTopic TAlwaysFF LSystemVerilog last">
 <div class="CTitle">Write_Input_Buffer</div>
 <div class="CBody"><p>Sequential 'always' block to write to the input buffer</p></div>
</div>

</body></html>