
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    MONICA-PC
Date:        Thu Dec 17 23:26:34 2020
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro W_74HC283_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
TCL script complete: "W_74HC283_syn.tcl"
New HDL Analyst: enabled
log file: "C:\EDA\W_74HC283\synthesis\W_74HC283.srr"
Running: synthesis in foreground

Running W_74HC283_syn|synthesis

Running: compile (Compile) on W_74HC283_syn|synthesis
# Thu Dec 17 23:26:37 2020

Running: compile_flow (Compile Process) on W_74HC283_syn|synthesis
# Thu Dec 17 23:26:37 2020

Running: compiler (Compile Input) on W_74HC283_syn|synthesis
# Thu Dec 17 23:26:37 2020
Copied C:\EDA\W_74HC283\synthesis\synwork\W_74HC283_comp.srs to C:\EDA\W_74HC283\synthesis\W_74HC283.srs

compiler completed
# Thu Dec 17 23:26:39 2020

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on W_74HC283_syn|synthesis
# Thu Dec 17 23:26:39 2020

multi_srs_gen completed
# Thu Dec 17 23:26:39 2020

Return Code: 0
Run Time:00h:00m:00s
Copied C:\EDA\W_74HC283\synthesis\synwork\W_74HC283_mult.srs to C:\EDA\W_74HC283\synthesis\W_74HC283.srs
Complete: Compile Process on W_74HC283_syn|synthesis

Running: premap (Pre-mapping) on W_74HC283_syn|synthesis
# Thu Dec 17 23:26:39 2020

premap completed
# Thu Dec 17 23:26:40 2020

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on W_74HC283_syn|synthesis

Running: map (Map) on W_74HC283_syn|synthesis
# Thu Dec 17 23:26:40 2020

Running: fpga_mapper (Map & Optimize) on W_74HC283_syn|synthesis
# Thu Dec 17 23:26:40 2020
Copied C:\EDA\W_74HC283\synthesis\synwork\W_74HC283_m.srm to C:\EDA\W_74HC283\synthesis\W_74HC283.srm

fpga_mapper completed
# Thu Dec 17 23:26:41 2020

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on W_74HC283_syn|synthesis
Complete: Logic Synthesis on W_74HC283_syn|synthesis
Note: Opening local project RTL file 'C:\EDA\W_74HC283\synthesis\W_74HC283.srs'
exit status=0
License checkin: synplifypro_actel
