-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rx_app_stream_if is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    appRxDataReq_V_TVALID : IN STD_LOGIC;
    rxSar2rxApp_upd_rsp_s_44_dout : IN STD_LOGIC_VECTOR (34 downto 0);
    rxSar2rxApp_upd_rsp_s_44_empty_n : IN STD_LOGIC;
    rxSar2rxApp_upd_rsp_s_44_read : OUT STD_LOGIC;
    rxApp2rxSar_upd_req_s_47_din : OUT STD_LOGIC_VECTOR (34 downto 0);
    rxApp2rxSar_upd_req_s_47_full_n : IN STD_LOGIC;
    rxApp2rxSar_upd_req_s_47_write : OUT STD_LOGIC;
    rxBufferReadCmd_V_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    rxBufferReadCmd_V_V_full_n : IN STD_LOGIC;
    rxBufferReadCmd_V_V_write : OUT STD_LOGIC;
    appRxDataRspMetadata_V_V_TREADY : IN STD_LOGIC;
    appRxDataReq_V_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    appRxDataReq_V_TREADY : OUT STD_LOGIC;
    appRxDataRspMetadata_V_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    appRxDataRspMetadata_V_V_TVALID : OUT STD_LOGIC );
end;


architecture behav of rx_app_stream_if is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_292_nbreadreq_fu_74_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op8_read_state1 : BOOLEAN;
    signal tmp_nbreadreq_fu_88_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op17_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal rasi_fsmState_V_load_reg_211 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_292_reg_215 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln883_reg_219 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op22_write_state2 : BOOLEAN;
    signal tmp_reg_228 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op24_write_state2 : BOOLEAN;
    signal ap_predicate_op29_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op23_write_state2 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal regslice_both_appRxDataRspMetadata_V_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal rasi_fsmState_V_load_reg_211_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_228_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op39_write_state3 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal rasi_fsmState_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal rasi_readLength_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal appRxDataReq_V_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal appRxDataRspMetadata_V_V_TDATA_blk_n : STD_LOGIC;
    signal rxApp2rxSar_upd_req_s_47_blk_n : STD_LOGIC;
    signal rxSar2rxApp_upd_rsp_s_44_blk_n : STD_LOGIC;
    signal rxBufferReadCmd_V_V_blk_n : STD_LOGIC;
    signal icmp_ln883_fu_138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_sessionID_V_6_fu_144_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_sessionID_V_6_reg_223 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_V_fu_160_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_V_reg_232 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_appd_V_load_new_s_reg_238 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tmp_length_V_load_ne_1_fu_128_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_180_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_3_fu_201_p4 : STD_LOGIC_VECTOR (34 downto 0);
    signal zext_ln209_fu_192_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_appd_V_fu_196_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal appRxDataRspMetadata_V_V_TVALID_int : STD_LOGIC;
    signal appRxDataRspMetadata_V_V_TREADY_int : STD_LOGIC;
    signal regslice_both_appRxDataRspMetadata_V_V_U_vld_out : STD_LOGIC;
    signal ap_condition_177 : BOOLEAN;
    signal ap_condition_133 : BOOLEAN;
    signal ap_condition_214 : BOOLEAN;

    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_both_appRxDataRspMetadata_V_V_U : component regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => tmp_V_reg_232,
        vld_in => appRxDataRspMetadata_V_V_TVALID_int,
        ack_in => appRxDataRspMetadata_V_V_TREADY_int,
        data_out => appRxDataRspMetadata_V_V_TDATA,
        vld_out => regslice_both_appRxDataRspMetadata_V_V_U_vld_out,
        ack_out => appRxDataRspMetadata_V_V_TREADY,
        apdone_blk => regslice_both_appRxDataRspMetadata_V_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    rasi_fsmState_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_133)) then
                if (((tmp_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (rasi_fsmState_V = ap_const_lv1_1))) then 
                    rasi_fsmState_V <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_177)) then 
                    rasi_fsmState_V <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_292_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (rasi_fsmState_V = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln883_reg_219 <= icmp_ln883_fu_138_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rasi_fsmState_V_load_reg_211 <= rasi_fsmState_V;
                rasi_fsmState_V_load_reg_211_pp0_iter1_reg <= rasi_fsmState_V_load_reg_211;
                tmp_reg_228_pp0_iter1_reg <= tmp_reg_228;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_292_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (icmp_ln883_fu_138_p2 = ap_const_lv1_0) and (rasi_fsmState_V = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rasi_readLength_V <= appRxDataReq_V_TDATA(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((rasi_fsmState_V = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_292_reg_215 <= tmp_292_nbreadreq_fu_74_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (rasi_fsmState_V = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_V_reg_232 <= tmp_V_fu_160_p1;
                tmp_appd_V_load_new_s_reg_238 <= rxSar2rxApp_upd_rsp_s_44_dout(33 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((rasi_fsmState_V = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_228 <= tmp_nbreadreq_fu_88_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_292_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (icmp_ln883_fu_138_p2 = ap_const_lv1_0) and (rasi_fsmState_V = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_sessionID_V_6_reg_223 <= tmp_sessionID_V_6_fu_144_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, appRxDataReq_V_TVALID, ap_predicate_op8_read_state1, rxSar2rxApp_upd_rsp_s_44_empty_n, ap_predicate_op17_read_state1, rxApp2rxSar_upd_req_s_47_full_n, ap_predicate_op22_write_state2, rxBufferReadCmd_V_V_full_n, ap_predicate_op24_write_state2, ap_predicate_op29_write_state2, regslice_both_appRxDataRspMetadata_V_V_U_apdone_blk)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((rxBufferReadCmd_V_V_full_n = ap_const_logic_0) and (ap_predicate_op24_write_state2 = ap_const_boolean_1)) or ((rxApp2rxSar_upd_req_s_47_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)) or ((rxApp2rxSar_upd_req_s_47_full_n = ap_const_logic_0) and (ap_predicate_op22_write_state2 = ap_const_boolean_1)))) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((rxSar2rxApp_upd_rsp_s_44_empty_n = ap_const_logic_0) and (ap_predicate_op17_read_state1 = ap_const_boolean_1)) or ((appRxDataReq_V_TVALID = ap_const_logic_0) and (ap_predicate_op8_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (regslice_both_appRxDataRspMetadata_V_V_U_apdone_blk = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, appRxDataReq_V_TVALID, ap_predicate_op8_read_state1, rxSar2rxApp_upd_rsp_s_44_empty_n, ap_predicate_op17_read_state1, rxApp2rxSar_upd_req_s_47_full_n, ap_predicate_op22_write_state2, rxBufferReadCmd_V_V_full_n, ap_predicate_op24_write_state2, ap_predicate_op29_write_state2, ap_block_state2_io, regslice_both_appRxDataRspMetadata_V_V_U_apdone_blk, ap_block_state3_io)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((rxSar2rxApp_upd_rsp_s_44_empty_n = ap_const_logic_0) and (ap_predicate_op17_read_state1 = ap_const_boolean_1)) or ((appRxDataReq_V_TVALID = ap_const_logic_0) and (ap_predicate_op8_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_appRxDataRspMetadata_V_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((rxBufferReadCmd_V_V_full_n = ap_const_logic_0) and (ap_predicate_op24_write_state2 = ap_const_boolean_1)) or ((rxApp2rxSar_upd_req_s_47_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)) or ((rxApp2rxSar_upd_req_s_47_full_n = ap_const_logic_0) and (ap_predicate_op22_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, appRxDataReq_V_TVALID, ap_predicate_op8_read_state1, rxSar2rxApp_upd_rsp_s_44_empty_n, ap_predicate_op17_read_state1, rxApp2rxSar_upd_req_s_47_full_n, ap_predicate_op22_write_state2, rxBufferReadCmd_V_V_full_n, ap_predicate_op24_write_state2, ap_predicate_op29_write_state2, ap_block_state2_io, regslice_both_appRxDataRspMetadata_V_V_U_apdone_blk, ap_block_state3_io)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((rxSar2rxApp_upd_rsp_s_44_empty_n = ap_const_logic_0) and (ap_predicate_op17_read_state1 = ap_const_boolean_1)) or ((appRxDataReq_V_TVALID = ap_const_logic_0) and (ap_predicate_op8_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_appRxDataRspMetadata_V_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((rxBufferReadCmd_V_V_full_n = ap_const_logic_0) and (ap_predicate_op24_write_state2 = ap_const_boolean_1)) or ((rxApp2rxSar_upd_req_s_47_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)) or ((rxApp2rxSar_upd_req_s_47_full_n = ap_const_logic_0) and (ap_predicate_op22_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, appRxDataReq_V_TVALID, ap_predicate_op8_read_state1, rxSar2rxApp_upd_rsp_s_44_empty_n, ap_predicate_op17_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((rxSar2rxApp_upd_rsp_s_44_empty_n = ap_const_logic_0) and (ap_predicate_op17_read_state1 = ap_const_boolean_1)) or ((appRxDataReq_V_TVALID = ap_const_logic_0) and (ap_predicate_op8_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_io_assign_proc : process(ap_predicate_op23_write_state2, appRxDataRspMetadata_V_V_TREADY_int)
    begin
                ap_block_state2_io <= ((appRxDataRspMetadata_V_V_TREADY_int = ap_const_logic_0) and (ap_predicate_op23_write_state2 = ap_const_boolean_1));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(rxApp2rxSar_upd_req_s_47_full_n, ap_predicate_op22_write_state2, rxBufferReadCmd_V_V_full_n, ap_predicate_op24_write_state2, ap_predicate_op29_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((rxBufferReadCmd_V_V_full_n = ap_const_logic_0) and (ap_predicate_op24_write_state2 = ap_const_boolean_1)) or ((rxApp2rxSar_upd_req_s_47_full_n = ap_const_logic_0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1)) or ((rxApp2rxSar_upd_req_s_47_full_n = ap_const_logic_0) and (ap_predicate_op22_write_state2 = ap_const_boolean_1)));
    end process;


    ap_block_state3_io_assign_proc : process(ap_predicate_op39_write_state3, appRxDataRspMetadata_V_V_TREADY_int)
    begin
                ap_block_state3_io <= ((appRxDataRspMetadata_V_V_TREADY_int = ap_const_logic_0) and (ap_predicate_op39_write_state3 = ap_const_boolean_1));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(regslice_both_appRxDataRspMetadata_V_V_U_apdone_blk)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (regslice_both_appRxDataRspMetadata_V_V_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_condition_133_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_133 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_177_assign_proc : process(tmp_292_nbreadreq_fu_74_p3, rasi_fsmState_V, icmp_ln883_fu_138_p2)
    begin
                ap_condition_177 <= ((tmp_292_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (icmp_ln883_fu_138_p2 = ap_const_lv1_0) and (rasi_fsmState_V = ap_const_lv1_0));
    end process;


    ap_condition_214_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_214 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op17_read_state1_assign_proc : process(tmp_nbreadreq_fu_88_p3, rasi_fsmState_V)
    begin
                ap_predicate_op17_read_state1 <= ((tmp_nbreadreq_fu_88_p3 = ap_const_lv1_1) and (rasi_fsmState_V = ap_const_lv1_1));
    end process;


    ap_predicate_op22_write_state2_assign_proc : process(rasi_fsmState_V_load_reg_211, tmp_292_reg_215, icmp_ln883_reg_219)
    begin
                ap_predicate_op22_write_state2 <= ((tmp_292_reg_215 = ap_const_lv1_1) and (icmp_ln883_reg_219 = ap_const_lv1_0) and (rasi_fsmState_V_load_reg_211 = ap_const_lv1_0));
    end process;


    ap_predicate_op23_write_state2_assign_proc : process(rasi_fsmState_V_load_reg_211, tmp_reg_228)
    begin
                ap_predicate_op23_write_state2 <= ((tmp_reg_228 = ap_const_lv1_1) and (rasi_fsmState_V_load_reg_211 = ap_const_lv1_1));
    end process;


    ap_predicate_op24_write_state2_assign_proc : process(rasi_fsmState_V_load_reg_211, tmp_reg_228)
    begin
                ap_predicate_op24_write_state2 <= ((tmp_reg_228 = ap_const_lv1_1) and (rasi_fsmState_V_load_reg_211 = ap_const_lv1_1));
    end process;


    ap_predicate_op29_write_state2_assign_proc : process(rasi_fsmState_V_load_reg_211, tmp_reg_228)
    begin
                ap_predicate_op29_write_state2 <= ((tmp_reg_228 = ap_const_lv1_1) and (rasi_fsmState_V_load_reg_211 = ap_const_lv1_1));
    end process;


    ap_predicate_op39_write_state3_assign_proc : process(rasi_fsmState_V_load_reg_211_pp0_iter1_reg, tmp_reg_228_pp0_iter1_reg)
    begin
                ap_predicate_op39_write_state3 <= ((tmp_reg_228_pp0_iter1_reg = ap_const_lv1_1) and (rasi_fsmState_V_load_reg_211_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op8_read_state1_assign_proc : process(tmp_292_nbreadreq_fu_74_p3, rasi_fsmState_V)
    begin
                ap_predicate_op8_read_state1 <= ((tmp_292_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (rasi_fsmState_V = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    appRxDataReq_V_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, appRxDataReq_V_TVALID, ap_predicate_op8_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op8_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            appRxDataReq_V_TDATA_blk_n <= appRxDataReq_V_TVALID;
        else 
            appRxDataReq_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    appRxDataReq_V_TREADY_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op8_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op8_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            appRxDataReq_V_TREADY <= ap_const_logic_1;
        else 
            appRxDataReq_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    appRxDataRspMetadata_V_V_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op23_write_state2, ap_predicate_op39_write_state3, ap_block_pp0_stage0, appRxDataRspMetadata_V_V_TREADY_int)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op23_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op39_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            appRxDataRspMetadata_V_V_TDATA_blk_n <= appRxDataRspMetadata_V_V_TREADY_int;
        else 
            appRxDataRspMetadata_V_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    appRxDataRspMetadata_V_V_TVALID <= regslice_both_appRxDataRspMetadata_V_V_U_vld_out;

    appRxDataRspMetadata_V_V_TVALID_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op23_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op23_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            appRxDataRspMetadata_V_V_TVALID_int <= ap_const_logic_1;
        else 
            appRxDataRspMetadata_V_V_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln883_fu_138_p2 <= "1" when (tmp_length_V_load_ne_1_fu_128_p4 = ap_const_lv16_0) else "0";

    rxApp2rxSar_upd_req_s_47_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rxApp2rxSar_upd_req_s_47_full_n, ap_predicate_op22_write_state2, ap_predicate_op29_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op22_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            rxApp2rxSar_upd_req_s_47_blk_n <= rxApp2rxSar_upd_req_s_47_full_n;
        else 
            rxApp2rxSar_upd_req_s_47_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxApp2rxSar_upd_req_s_47_din_assign_proc : process(ap_predicate_op22_write_state2, ap_predicate_op29_write_state2, tmp_1_fu_180_p3, tmp_3_fu_201_p4, ap_condition_214)
    begin
        if ((ap_const_boolean_1 = ap_condition_214)) then
            if ((ap_predicate_op29_write_state2 = ap_const_boolean_1)) then 
                rxApp2rxSar_upd_req_s_47_din <= tmp_3_fu_201_p4;
            elsif ((ap_predicate_op22_write_state2 = ap_const_boolean_1)) then 
                rxApp2rxSar_upd_req_s_47_din <= tmp_1_fu_180_p3;
            else 
                rxApp2rxSar_upd_req_s_47_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            rxApp2rxSar_upd_req_s_47_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxApp2rxSar_upd_req_s_47_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op22_write_state2, ap_predicate_op29_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op29_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op22_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rxApp2rxSar_upd_req_s_47_write <= ap_const_logic_1;
        else 
            rxApp2rxSar_upd_req_s_47_write <= ap_const_logic_0;
        end if; 
    end process;


    rxBufferReadCmd_V_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rxBufferReadCmd_V_V_full_n, ap_predicate_op24_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op24_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rxBufferReadCmd_V_V_blk_n <= rxBufferReadCmd_V_V_full_n;
        else 
            rxBufferReadCmd_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxBufferReadCmd_V_V_din <= ap_const_lv1_1;

    rxBufferReadCmd_V_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op24_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op24_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxBufferReadCmd_V_V_write <= ap_const_logic_1;
        else 
            rxBufferReadCmd_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    rxSar2rxApp_upd_rsp_s_44_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rxSar2rxApp_upd_rsp_s_44_empty_n, ap_predicate_op17_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op17_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rxSar2rxApp_upd_rsp_s_44_blk_n <= rxSar2rxApp_upd_rsp_s_44_empty_n;
        else 
            rxSar2rxApp_upd_rsp_s_44_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxSar2rxApp_upd_rsp_s_44_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op17_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op17_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxSar2rxApp_upd_rsp_s_44_read <= ap_const_logic_1;
        else 
            rxSar2rxApp_upd_rsp_s_44_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_180_p3 <= (ap_const_lv19_0 & tmp_sessionID_V_6_reg_223);
    tmp_292_nbreadreq_fu_74_p3 <= (0=>(appRxDataReq_V_TVALID), others=>'-');
    tmp_3_fu_201_p4 <= ((ap_const_lv1_1 & tmp_appd_V_fu_196_p2) & tmp_V_reg_232);
    tmp_V_fu_160_p1 <= rxSar2rxApp_upd_rsp_s_44_dout(16 - 1 downto 0);
    tmp_appd_V_fu_196_p2 <= std_logic_vector(unsigned(zext_ln209_fu_192_p1) + unsigned(tmp_appd_V_load_new_s_reg_238));
    tmp_length_V_load_ne_1_fu_128_p4 <= appRxDataReq_V_TDATA(31 downto 16);
    tmp_nbreadreq_fu_88_p3 <= (0=>(rxSar2rxApp_upd_rsp_s_44_empty_n), others=>'-');
    tmp_sessionID_V_6_fu_144_p1 <= appRxDataReq_V_TDATA(16 - 1 downto 0);
    zext_ln209_fu_192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rasi_readLength_V),18));
end behav;
