
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2_AR72614 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicola/Documents/vivado/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7158 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1958.441 ; gain = 202.719 ; free physical = 10291 ; free virtual = 27974
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/sources_1/new/top.vhd:27]
INFO: [Synth 8-3491] module 'AXI4Stream_UART_0' declared at '/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.runs/synth_1/.Xil/Vivado-7081-debianDesktop/realtime/AXI4Stream_UART_0_stub.vhdl:5' bound to instance 'uart' of component 'AXI4Stream_UART_0' [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/sources_1/new/top.vhd:66]
INFO: [Synth 8-638] synthesizing module 'AXI4Stream_UART_0' [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.runs/synth_1/.Xil/Vivado-7081-debianDesktop/realtime/AXI4Stream_UART_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'top' (1#1) [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/sources_1/new/top.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2023.160 ; gain = 267.438 ; free physical = 10313 ; free virtual = 27996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2023.160 ; gain = 267.438 ; free physical = 10268 ; free virtual = 27980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2023.160 ; gain = 267.438 ; free physical = 10268 ; free virtual = 27980
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2023.160 ; gain = 0.000 ; free physical = 10259 ; free virtual = 27972
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/sources_1/ip/AXI4Stream_UART_0/AXI4Stream_UART_0/AXI4Stream_UART_0_in_context.xdc] for cell 'uart'
Finished Parsing XDC File [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/sources_1/ip/AXI4Stream_UART_0/AXI4Stream_UART_0/AXI4Stream_UART_0_in_context.xdc] for cell 'uart'
Parsing XDC File [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/constrs_1/imports/DESD/basys3_master_xdc.xdc]
Finished Parsing XDC File [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/constrs_1/imports/DESD/basys3_master_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/constrs_1/imports/DESD/basys3_master_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/constrs_1/new/debug.xdc]
WARNING: [Vivado 12-507] No nets matched 'uart/m00_axis_rx_tdata[1]'. [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/constrs_1/new/debug.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'uart/m00_axis_rx_tdata[6]'. [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/constrs_1/new/debug.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'uart/m00_axis_rx_tdata[4]'. [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/constrs_1/new/debug.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'uart/m00_axis_rx_tdata[5]'. [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/constrs_1/new/debug.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'uart/m00_axis_rx_tdata[7]'. [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/constrs_1/new/debug.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'uart/m00_axis_rx_tvalid'. [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/constrs_1/new/debug.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'uart/m00_axis_rx_tready'. [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/constrs_1/new/debug.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'uart/m00_axis_rx_tdata[3]'. [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/constrs_1/new/debug.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'uart/m00_axis_rx_tdata[0]'. [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/constrs_1/new/debug.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'uart/m00_axis_rx_tdata[2]'. [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/constrs_1/new/debug.xdc:10]
Finished Parsing XDC File [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/constrs_1/new/debug.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/constrs_1/new/debug.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.srcs/constrs_1/new/debug.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2106.004 ; gain = 0.000 ; free physical = 10128 ; free virtual = 27861
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2106.004 ; gain = 0.000 ; free physical = 10128 ; free virtual = 27861
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2106.004 ; gain = 350.281 ; free physical = 10134 ; free virtual = 27906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2106.004 ; gain = 350.281 ; free physical = 10134 ; free virtual = 27906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for uart. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2106.004 ; gain = 350.281 ; free physical = 10120 ; free virtual = 27905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2106.004 ; gain = 350.281 ; free physical = 10132 ; free virtual = 27907
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2106.004 ; gain = 350.281 ; free physical = 10118 ; free virtual = 27896
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2106.004 ; gain = 350.281 ; free physical = 10076 ; free virtual = 27804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2106.004 ; gain = 350.281 ; free physical = 10076 ; free virtual = 27804
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2106.004 ; gain = 350.281 ; free physical = 10074 ; free virtual = 27803
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2119.879 ; gain = 364.156 ; free physical = 10088 ; free virtual = 27800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2119.879 ; gain = 364.156 ; free physical = 10088 ; free virtual = 27800
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2119.879 ; gain = 364.156 ; free physical = 10088 ; free virtual = 27800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2119.879 ; gain = 364.156 ; free physical = 10088 ; free virtual = 27800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2119.879 ; gain = 364.156 ; free physical = 10088 ; free virtual = 27801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2119.879 ; gain = 364.156 ; free physical = 10088 ; free virtual = 27800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |AXI4Stream_UART_0 |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |AXI4Stream_UART_0_bbox_0 |     1|
|2     |LUT1                     |     1|
|3     |IBUF                     |     3|
|4     |OBUF                     |     1|
+------+-------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2119.879 ; gain = 364.156 ; free physical = 10088 ; free virtual = 27801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2119.879 ; gain = 281.312 ; free physical = 10137 ; free virtual = 27850
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2119.887 ; gain = 364.156 ; free physical = 10137 ; free virtual = 27850
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2119.887 ; gain = 0.000 ; free physical = 10202 ; free virtual = 27922
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2125.816 ; gain = 0.000 ; free physical = 10139 ; free virtual = 27869
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2125.816 ; gain = 594.227 ; free physical = 10265 ; free virtual = 27995
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2125.816 ; gain = 0.000 ; free physical = 10265 ; free virtual = 27995
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nicola/Documents/vivado/DESD/uart_loopback_synthetized/uart_loopback_synthetized.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 26 11:09:37 2020...
