<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3832" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3832{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3832{left:117px;bottom:68px;letter-spacing:0.1px;}
#t3_3832{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3832{left:69px;bottom:831px;letter-spacing:-0.08px;}
#t5_3832{left:155px;bottom:831px;letter-spacing:-0.1px;word-spacing:-0.16px;}
#t6_3832{left:154px;bottom:812px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t7_3832{left:69px;bottom:766px;letter-spacing:0.13px;}
#t8_3832{left:155px;bottom:766px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t9_3832{left:69px;bottom:742px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#ta_3832{left:69px;bottom:725px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tb_3832{left:69px;bottom:700px;letter-spacing:-0.15px;}
#tc_3832{left:95px;bottom:700px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_3832{left:95px;bottom:684px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#te_3832{left:69px;bottom:659px;letter-spacing:-0.13px;}
#tf_3832{left:95px;bottom:659px;letter-spacing:-0.21px;word-spacing:-0.41px;}
#tg_3832{left:69px;bottom:635px;letter-spacing:-0.13px;}
#th_3832{left:95px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_3832{left:69px;bottom:589px;letter-spacing:0.12px;}
#tj_3832{left:155px;bottom:589px;letter-spacing:0.12px;word-spacing:0.03px;}
#tk_3832{left:69px;bottom:564px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_3832{left:69px;bottom:548px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#tm_3832{left:69px;bottom:531px;letter-spacing:-0.14px;}
#tn_3832{left:69px;bottom:506px;letter-spacing:-0.14px;}
#to_3832{left:95px;bottom:506px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_3832{left:69px;bottom:482px;letter-spacing:-0.15px;}
#tq_3832{left:95px;bottom:482px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_3832{left:95px;bottom:465px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_3832{left:69px;bottom:441px;letter-spacing:-0.13px;}
#tt_3832{left:95px;bottom:441px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tu_3832{left:69px;bottom:416px;letter-spacing:-0.13px;}
#tv_3832{left:95px;bottom:416px;letter-spacing:-0.13px;word-spacing:-1.23px;}
#tw_3832{left:95px;bottom:399px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_3832{left:95px;bottom:383px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ty_3832{left:69px;bottom:358px;letter-spacing:-0.13px;}
#tz_3832{left:95px;bottom:358px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t10_3832{left:69px;bottom:334px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#t11_3832{left:69px;bottom:317px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t12_3832{left:69px;bottom:300px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t13_3832{left:69px;bottom:276px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t14_3832{left:69px;bottom:259px;letter-spacing:-0.16px;word-spacing:-1.15px;}
#t15_3832{left:69px;bottom:242px;letter-spacing:-0.17px;word-spacing:-0.93px;}
#t16_3832{left:69px;bottom:225px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_3832{left:69px;bottom:208px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t18_3832{left:69px;bottom:184px;letter-spacing:-0.13px;word-spacing:-0.86px;}
#t19_3832{left:69px;bottom:167px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_3832{left:69px;bottom:150px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1b_3832{left:69px;bottom:134px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_3832{left:246px;bottom:1080px;letter-spacing:0.12px;word-spacing:-0.06px;}
#t1d_3832{left:341px;bottom:1080px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1e_3832{left:304px;bottom:1062px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1f_3832{left:233px;bottom:1040px;letter-spacing:-0.14px;}
#t1g_3832{left:389px;bottom:1040px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1h_3832{left:545px;bottom:1040px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1i_3832{left:701px;bottom:1040px;letter-spacing:-0.13px;}
#t1j_3832{left:75px;bottom:1016px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1k_3832{left:233px;bottom:1016px;letter-spacing:-0.13px;}
#t1l_3832{left:389px;bottom:1016px;letter-spacing:-0.11px;}
#t1m_3832{left:389px;bottom:999px;letter-spacing:-0.12px;}
#t1n_3832{left:545px;bottom:1016px;letter-spacing:-0.11px;}
#t1o_3832{left:545px;bottom:999px;letter-spacing:-0.12px;}
#t1p_3832{left:701px;bottom:1016px;letter-spacing:-0.11px;word-spacing:-0.81px;}
#t1q_3832{left:701px;bottom:999px;letter-spacing:-0.1px;}
#t1r_3832{left:75px;bottom:975px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1s_3832{left:233px;bottom:975px;letter-spacing:-0.11px;}
#t1t_3832{left:233px;bottom:958px;letter-spacing:-0.12px;}
#t1u_3832{left:389px;bottom:975px;letter-spacing:-0.1px;}
#t1v_3832{left:389px;bottom:958px;letter-spacing:-0.12px;}
#t1w_3832{left:545px;bottom:975px;letter-spacing:-0.11px;}
#t1x_3832{left:545px;bottom:958px;letter-spacing:-0.12px;}
#t1y_3832{left:701px;bottom:975px;letter-spacing:-0.11px;}
#t1z_3832{left:701px;bottom:958px;letter-spacing:-0.11px;}
#t20_3832{left:75px;bottom:933px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t21_3832{left:233px;bottom:933px;letter-spacing:-0.11px;}
#t22_3832{left:233px;bottom:917px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_3832{left:389px;bottom:933px;letter-spacing:-0.11px;}
#t24_3832{left:389px;bottom:917px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t25_3832{left:545px;bottom:933px;letter-spacing:-0.11px;}
#t26_3832{left:545px;bottom:917px;letter-spacing:-0.12px;}
#t27_3832{left:701px;bottom:933px;letter-spacing:-0.11px;}
#t28_3832{left:701px;bottom:917px;letter-spacing:-0.11px;}
#t29_3832{left:75px;bottom:892px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2a_3832{left:233px;bottom:892px;letter-spacing:-0.11px;word-spacing:-0.81px;}
#t2b_3832{left:233px;bottom:875px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2c_3832{left:389px;bottom:892px;letter-spacing:-0.11px;}
#t2d_3832{left:389px;bottom:875px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2e_3832{left:545px;bottom:892px;letter-spacing:-0.11px;}
#t2f_3832{left:545px;bottom:875px;letter-spacing:-0.12px;}
#t2g_3832{left:701px;bottom:892px;letter-spacing:-0.11px;word-spacing:-0.81px;}
#t2h_3832{left:701px;bottom:875px;letter-spacing:-0.11px;word-spacing:0.01px;}

.s1_3832{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3832{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3832{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3832{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3832{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3832{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3832" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3832Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3832" style="-webkit-user-select: none;"><object width="935" height="1210" data="3832/3832.svg" type="image/svg+xml" id="pdf3832" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3832" class="t s1_3832">20-124 </span><span id="t2_3832" class="t s1_3832">Vol. 3B </span>
<span id="t3_3832" class="t s2_3832">PERFORMANCE MONITORING </span>
<span id="t4_3832" class="t s3_3832">20.6.4.5 </span><span id="t5_3832" class="t s3_3832">Counting Clocks on systems with Intel® Hyper-Threading Technology in Processors Based on </span>
<span id="t6_3832" class="t s3_3832">Intel NetBurst® Microarchitecture </span>
<span id="t7_3832" class="t s4_3832">20.6.4.5.1 </span><span id="t8_3832" class="t s4_3832">Non-Halted Clockticks </span>
<span id="t9_3832" class="t s5_3832">Use the following procedure to program ESCRs and CCCRs to obtain non-halted clockticks on processors based on </span>
<span id="ta_3832" class="t s5_3832">Intel NetBurst microarchitecture: </span>
<span id="tb_3832" class="t s5_3832">1. </span><span id="tc_3832" class="t s5_3832">Select an ESCR for the global_power_events and specify the RUNNING sub-event mask and the desired </span>
<span id="td_3832" class="t s5_3832">T0_OS/T0_USR/T1_OS/T1_USR bits for the targeted processor. </span>
<span id="te_3832" class="t s5_3832">2. </span><span id="tf_3832" class="t s5_3832">Select an appropriate counter. </span>
<span id="tg_3832" class="t s5_3832">3. </span><span id="th_3832" class="t s5_3832">Enable counting in the CCCR for that counter by setting the enable bit. </span>
<span id="ti_3832" class="t s4_3832">20.6.4.5.2 </span><span id="tj_3832" class="t s4_3832">Non-Sleep Clockticks </span>
<span id="tk_3832" class="t s5_3832">Performance monitoring counters can be configured to count clockticks whenever the performance monitoring </span>
<span id="tl_3832" class="t s5_3832">hardware is not powered-down. To count Non-sleep Clockticks with a performance-monitoring counter, do the </span>
<span id="tm_3832" class="t s5_3832">following: </span>
<span id="tn_3832" class="t s5_3832">1. </span><span id="to_3832" class="t s5_3832">Select one of the 18 counters. </span>
<span id="tp_3832" class="t s5_3832">2. </span><span id="tq_3832" class="t s5_3832">Select any of the ESCRs whose events the selected counter can count. Set its event select to anything other </span>
<span id="tr_3832" class="t s5_3832">than “no_event”; the counter may be disabled if this is not done. </span>
<span id="ts_3832" class="t s5_3832">3. </span><span id="tt_3832" class="t s5_3832">Turn threshold comparison on in the CCCR by setting the compare bit to “1”. </span>
<span id="tu_3832" class="t s5_3832">4. </span><span id="tv_3832" class="t s5_3832">Set the threshold to “15” and the complement to “1” in the CCCR. Since no event can exceed this threshold, the </span>
<span id="tw_3832" class="t s5_3832">threshold condition is met every cycle and the counter counts every cycle. Note that this overrides any qualifi- </span>
<span id="tx_3832" class="t s5_3832">cation (e.g., by CPL) specified in the ESCR. </span>
<span id="ty_3832" class="t s5_3832">5. </span><span id="tz_3832" class="t s5_3832">Enable counting in the CCCR for the counter by setting the enable bit. </span>
<span id="t10_3832" class="t s5_3832">In most cases, the counts produced by the non-halted and non-sleep metrics are equivalent if the physical package </span>
<span id="t11_3832" class="t s5_3832">supports one logical processor and is not placed in a power-saving state. Operating systems may execute an HLT </span>
<span id="t12_3832" class="t s5_3832">instruction and place a physical processor in a power-saving state. </span>
<span id="t13_3832" class="t s5_3832">On processors that support Intel Hyper-Threading Technology (Intel HT Technology), each physical package can </span>
<span id="t14_3832" class="t s5_3832">support two or more logical processors. Current implementation of Intel HT Technology provides two logical proces- </span>
<span id="t15_3832" class="t s5_3832">sors for each physical processor. While both logical processors can execute two threads simultaneously, one logical </span>
<span id="t16_3832" class="t s5_3832">processor may halt to allow the other logical processor to execute without sharing execution resources between </span>
<span id="t17_3832" class="t s5_3832">two logical processors. </span>
<span id="t18_3832" class="t s5_3832">Non-halted Clockticks can be set up to count the number of processor clock cycles for each logical processor when- </span>
<span id="t19_3832" class="t s5_3832">ever the logical processor is not halted (the count may include some portion of the clock cycles for that logical </span>
<span id="t1a_3832" class="t s5_3832">processor to complete a transition to a halted state). Physical processors that support Intel HT Technology enter </span>
<span id="t1b_3832" class="t s5_3832">into a power-saving state if all logical processors halt. </span>
<span id="t1c_3832" class="t s4_3832">Table 20-90. </span><span id="t1d_3832" class="t s4_3832">Effect of Logical Processor and CPL Qualification </span>
<span id="t1e_3832" class="t s4_3832">for Non-logical-Processor-specific (TI) Events </span>
<span id="t1f_3832" class="t s6_3832">T1_OS/T1_USR = 00 </span><span id="t1g_3832" class="t s6_3832">T1_OS/T1_USR = 01 </span><span id="t1h_3832" class="t s6_3832">T1_OS/T1_USR = 11 </span><span id="t1i_3832" class="t s6_3832">T1_OS/T1_USR = 10 </span>
<span id="t1j_3832" class="t s6_3832">T0_OS/T0_USR = 00 </span><span id="t1k_3832" class="t s6_3832">Zero count </span><span id="t1l_3832" class="t s6_3832">Counts while (a) T0 in </span>
<span id="t1m_3832" class="t s6_3832">USR or (b) T1 in USR </span>
<span id="t1n_3832" class="t s6_3832">Counts irrespective of </span>
<span id="t1o_3832" class="t s6_3832">CPL, T0, T1 </span>
<span id="t1p_3832" class="t s6_3832">Counts while (a) T0 in OS </span>
<span id="t1q_3832" class="t s6_3832">or (b) T1 in OS </span>
<span id="t1r_3832" class="t s6_3832">T0_OS/T0_USR = 01 </span><span id="t1s_3832" class="t s6_3832">Counts while (a) T0 in </span>
<span id="t1t_3832" class="t s6_3832">USR or (b) T1 in USR </span>
<span id="t1u_3832" class="t s6_3832">Counts while (a) T0 in </span>
<span id="t1v_3832" class="t s6_3832">USR or (b) T1 in USR </span>
<span id="t1w_3832" class="t s6_3832">Counts irrespective of </span>
<span id="t1x_3832" class="t s6_3832">CPL, T0, T1 </span>
<span id="t1y_3832" class="t s6_3832">Counts irrespective of </span>
<span id="t1z_3832" class="t s6_3832">CPL, T0, T1 </span>
<span id="t20_3832" class="t s6_3832">T0_OS/T0_USR = 11 </span><span id="t21_3832" class="t s6_3832">Counts irrespective of </span>
<span id="t22_3832" class="t s6_3832">CPL, T0, T1 </span>
<span id="t23_3832" class="t s6_3832">Counts irrespective of </span>
<span id="t24_3832" class="t s6_3832">CPL, T0, T1 </span>
<span id="t25_3832" class="t s6_3832">Counts irrespective of </span>
<span id="t26_3832" class="t s6_3832">CPL, T0, T1 </span>
<span id="t27_3832" class="t s6_3832">Counts irrespective of </span>
<span id="t28_3832" class="t s6_3832">CPL, T0, T1 </span>
<span id="t29_3832" class="t s6_3832">T0_OS/T0_USR = 0 </span><span id="t2a_3832" class="t s6_3832">Counts while (a) T0 in OS </span>
<span id="t2b_3832" class="t s6_3832">or (b) T1 in OS </span>
<span id="t2c_3832" class="t s6_3832">Counts irrespective of </span>
<span id="t2d_3832" class="t s6_3832">CPL, T0, T1 </span>
<span id="t2e_3832" class="t s6_3832">Counts irrespective of </span>
<span id="t2f_3832" class="t s6_3832">CPL, T0, T1 </span>
<span id="t2g_3832" class="t s6_3832">Counts while (a) T0 in OS </span>
<span id="t2h_3832" class="t s6_3832">or (b) T1 in OS </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
