
oven_system_id.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008df4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  08008f88  08008f88  00018f88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800944c  0800944c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800944c  0800944c  0001944c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009454  08009454  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009454  08009454  00019454  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009458  08009458  00019458  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800945c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001cc  200001dc  08009638  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a8  08009638  000203a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000138f9  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002569  00000000  00000000  00033b05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001100  00000000  00000000  00036070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001030  00000000  00000000  00037170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028520  00000000  00000000  000381a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012618  00000000  00000000  000606c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f785c  00000000  00000000  00072cd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016a534  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005980  00000000  00000000  0016a588  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008f6c 	.word	0x08008f6c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08008f6c 	.word	0x08008f6c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96e 	b.w	8000f3c <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468c      	mov	ip, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f040 8083 	bne.w	8000d8e <__udivmoddi4+0x116>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d947      	bls.n	8000d1e <__udivmoddi4+0xa6>
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	b142      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	f1c2 0020 	rsb	r0, r2, #32
 8000c98:	fa24 f000 	lsr.w	r0, r4, r0
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	4097      	lsls	r7, r2
 8000ca0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbbc f6f8 	udiv	r6, ip, r8
 8000cb0:	fa1f fe87 	uxth.w	lr, r7
 8000cb4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cca:	f080 8119 	bcs.w	8000f00 <__udivmoddi4+0x288>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8116 	bls.w	8000f00 <__udivmoddi4+0x288>
 8000cd4:	3e02      	subs	r6, #2
 8000cd6:	443b      	add	r3, r7
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cec:	45a6      	cmp	lr, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8105 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cfa:	45a6      	cmp	lr, r4
 8000cfc:	f240 8102 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000d00:	3802      	subs	r0, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d08:	eba4 040e 	sub.w	r4, r4, lr
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	b11d      	cbz	r5, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c5 4300 	strd	r4, r3, [r5]
 8000d18:	4631      	mov	r1, r6
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	b902      	cbnz	r2, 8000d22 <__udivmoddi4+0xaa>
 8000d20:	deff      	udf	#255	; 0xff
 8000d22:	fab2 f282 	clz	r2, r2
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d150      	bne.n	8000dcc <__udivmoddi4+0x154>
 8000d2a:	1bcb      	subs	r3, r1, r7
 8000d2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	2601      	movs	r6, #1
 8000d36:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d3a:	0c21      	lsrs	r1, r4, #16
 8000d3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d44:	fb08 f30c 	mul.w	r3, r8, ip
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000d4c:	1879      	adds	r1, r7, r1
 8000d4e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0xe2>
 8000d54:	428b      	cmp	r3, r1
 8000d56:	f200 80e9 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d5a:	4684      	mov	ip, r0
 8000d5c:	1ac9      	subs	r1, r1, r3
 8000d5e:	b2a3      	uxth	r3, r4
 8000d60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d64:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d68:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d6c:	fb08 f800 	mul.w	r8, r8, r0
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x10c>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x10a>
 8000d7c:	45a0      	cmp	r8, r4
 8000d7e:	f200 80d9 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d82:	4618      	mov	r0, r3
 8000d84:	eba4 0408 	sub.w	r4, r4, r8
 8000d88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d8c:	e7bf      	b.n	8000d0e <__udivmoddi4+0x96>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x12e>
 8000d92:	2d00      	cmp	r5, #0
 8000d94:	f000 80b1 	beq.w	8000efa <__udivmoddi4+0x282>
 8000d98:	2600      	movs	r6, #0
 8000d9a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9e:	4630      	mov	r0, r6
 8000da0:	4631      	mov	r1, r6
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f683 	clz	r6, r3
 8000daa:	2e00      	cmp	r6, #0
 8000dac:	d14a      	bne.n	8000e44 <__udivmoddi4+0x1cc>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0x140>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80b8 	bhi.w	8000f28 <__udivmoddi4+0x2b0>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0103 	sbc.w	r1, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	468c      	mov	ip, r1
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	d0a8      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000dc6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dca:	e7a5      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000dcc:	f1c2 0320 	rsb	r3, r2, #32
 8000dd0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dd4:	4097      	lsls	r7, r2
 8000dd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dda:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dde:	40d9      	lsrs	r1, r3
 8000de0:	4330      	orrs	r0, r6
 8000de2:	0c03      	lsrs	r3, r0, #16
 8000de4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000de8:	fa1f f887 	uxth.w	r8, r7
 8000dec:	fb0e 1116 	mls	r1, lr, r6, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb06 f108 	mul.w	r1, r6, r8
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dfe:	d909      	bls.n	8000e14 <__udivmoddi4+0x19c>
 8000e00:	18fb      	adds	r3, r7, r3
 8000e02:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e06:	f080 808d 	bcs.w	8000f24 <__udivmoddi4+0x2ac>
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	f240 808a 	bls.w	8000f24 <__udivmoddi4+0x2ac>
 8000e10:	3e02      	subs	r6, #2
 8000e12:	443b      	add	r3, r7
 8000e14:	1a5b      	subs	r3, r3, r1
 8000e16:	b281      	uxth	r1, r0
 8000e18:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e1c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e24:	fb00 f308 	mul.w	r3, r0, r8
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x1c4>
 8000e2c:	1879      	adds	r1, r7, r1
 8000e2e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e32:	d273      	bcs.n	8000f1c <__udivmoddi4+0x2a4>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d971      	bls.n	8000f1c <__udivmoddi4+0x2a4>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4439      	add	r1, r7
 8000e3c:	1acb      	subs	r3, r1, r3
 8000e3e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e42:	e778      	b.n	8000d36 <__udivmoddi4+0xbe>
 8000e44:	f1c6 0c20 	rsb	ip, r6, #32
 8000e48:	fa03 f406 	lsl.w	r4, r3, r6
 8000e4c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e50:	431c      	orrs	r4, r3
 8000e52:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e56:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e5e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e62:	431f      	orrs	r7, r3
 8000e64:	0c3b      	lsrs	r3, r7, #16
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fa1f f884 	uxth.w	r8, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e76:	fb09 fa08 	mul.w	sl, r9, r8
 8000e7a:	458a      	cmp	sl, r1
 8000e7c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e80:	fa00 f306 	lsl.w	r3, r0, r6
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x220>
 8000e86:	1861      	adds	r1, r4, r1
 8000e88:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e8c:	d248      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000e8e:	458a      	cmp	sl, r1
 8000e90:	d946      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4421      	add	r1, r4
 8000e98:	eba1 010a 	sub.w	r1, r1, sl
 8000e9c:	b2bf      	uxth	r7, r7
 8000e9e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ea2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ea6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eaa:	fb00 f808 	mul.w	r8, r0, r8
 8000eae:	45b8      	cmp	r8, r7
 8000eb0:	d907      	bls.n	8000ec2 <__udivmoddi4+0x24a>
 8000eb2:	19e7      	adds	r7, r4, r7
 8000eb4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb8:	d22e      	bcs.n	8000f18 <__udivmoddi4+0x2a0>
 8000eba:	45b8      	cmp	r8, r7
 8000ebc:	d92c      	bls.n	8000f18 <__udivmoddi4+0x2a0>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4427      	add	r7, r4
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	eba7 0708 	sub.w	r7, r7, r8
 8000eca:	fba0 8902 	umull	r8, r9, r0, r2
 8000ece:	454f      	cmp	r7, r9
 8000ed0:	46c6      	mov	lr, r8
 8000ed2:	4649      	mov	r1, r9
 8000ed4:	d31a      	bcc.n	8000f0c <__udivmoddi4+0x294>
 8000ed6:	d017      	beq.n	8000f08 <__udivmoddi4+0x290>
 8000ed8:	b15d      	cbz	r5, 8000ef2 <__udivmoddi4+0x27a>
 8000eda:	ebb3 020e 	subs.w	r2, r3, lr
 8000ede:	eb67 0701 	sbc.w	r7, r7, r1
 8000ee2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ee6:	40f2      	lsrs	r2, r6
 8000ee8:	ea4c 0202 	orr.w	r2, ip, r2
 8000eec:	40f7      	lsrs	r7, r6
 8000eee:	e9c5 2700 	strd	r2, r7, [r5]
 8000ef2:	2600      	movs	r6, #0
 8000ef4:	4631      	mov	r1, r6
 8000ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000efa:	462e      	mov	r6, r5
 8000efc:	4628      	mov	r0, r5
 8000efe:	e70b      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f00:	4606      	mov	r6, r0
 8000f02:	e6e9      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f04:	4618      	mov	r0, r3
 8000f06:	e6fd      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f08:	4543      	cmp	r3, r8
 8000f0a:	d2e5      	bcs.n	8000ed8 <__udivmoddi4+0x260>
 8000f0c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f10:	eb69 0104 	sbc.w	r1, r9, r4
 8000f14:	3801      	subs	r0, #1
 8000f16:	e7df      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e7d2      	b.n	8000ec2 <__udivmoddi4+0x24a>
 8000f1c:	4660      	mov	r0, ip
 8000f1e:	e78d      	b.n	8000e3c <__udivmoddi4+0x1c4>
 8000f20:	4681      	mov	r9, r0
 8000f22:	e7b9      	b.n	8000e98 <__udivmoddi4+0x220>
 8000f24:	4666      	mov	r6, ip
 8000f26:	e775      	b.n	8000e14 <__udivmoddi4+0x19c>
 8000f28:	4630      	mov	r0, r6
 8000f2a:	e74a      	b.n	8000dc2 <__udivmoddi4+0x14a>
 8000f2c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f30:	4439      	add	r1, r7
 8000f32:	e713      	b.n	8000d5c <__udivmoddi4+0xe4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	443c      	add	r4, r7
 8000f38:	e724      	b.n	8000d84 <__udivmoddi4+0x10c>
 8000f3a:	bf00      	nop

08000f3c <__aeabi_idiv0>:
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <max31855k_read>:
 * @param cs_port Chip-select port letter.
 * @param cs_pin  Chip-select pin number.
 * @return Pointer to MAX31855K_t object with updated temperature and error values.
 */
MAX31855K_t *max31855k_read(SPI_HandleTypeDef *spi_handle, GPIO_TypeDef *cs_port, uint16_t cs_pin)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b086      	sub	sp, #24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	60f8      	str	r0, [r7, #12]
 8000f48:	60b9      	str	r1, [r7, #8]
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	80fb      	strh	r3, [r7, #6]
    static MAX31855K_t max_obj = {0};

    // Acquire data from MAX31855K
    uint8_t raw_data[4] = {0};
 8000f4e:	2300      	movs	r3, #0
 8000f50:	613b      	str	r3, [r7, #16]
    HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_RESET);              // Assert CS line.
 8000f52:	88fb      	ldrh	r3, [r7, #6]
 8000f54:	2200      	movs	r2, #0
 8000f56:	4619      	mov	r1, r3
 8000f58:	68b8      	ldr	r0, [r7, #8]
 8000f5a:	f001 f985 	bl	8002268 <HAL_GPIO_WritePin>
    HAL_SPI_Receive(spi_handle, raw_data, sizeof(raw_data), HAL_MAX_DELAY); // Sample 4 bytes off MISO line.
 8000f5e:	f107 0110 	add.w	r1, r7, #16
 8000f62:	f04f 33ff 	mov.w	r3, #4294967295
 8000f66:	2204      	movs	r2, #4
 8000f68:	68f8      	ldr	r0, [r7, #12]
 8000f6a:	f002 fd44 	bl	80039f6 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);                // Deassert CS line.
 8000f6e:	88fb      	ldrh	r3, [r7, #6]
 8000f70:	2201      	movs	r2, #1
 8000f72:	4619      	mov	r1, r3
 8000f74:	68b8      	ldr	r0, [r7, #8]
 8000f76:	f001 f977 	bl	8002268 <HAL_GPIO_WritePin>
    uint32_t raw_data32 = raw_data[0] << 24 | (raw_data[1] << 16) | (raw_data[2] << 8) | raw_data[3];
 8000f7a:	7c3b      	ldrb	r3, [r7, #16]
 8000f7c:	061a      	lsls	r2, r3, #24
 8000f7e:	7c7b      	ldrb	r3, [r7, #17]
 8000f80:	041b      	lsls	r3, r3, #16
 8000f82:	431a      	orrs	r2, r3
 8000f84:	7cbb      	ldrb	r3, [r7, #18]
 8000f86:	021b      	lsls	r3, r3, #8
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	7cfa      	ldrb	r2, [r7, #19]
 8000f8c:	4313      	orrs	r3, r2
 8000f8e:	617b      	str	r3, [r7, #20]

    // Check for faults.
    error_check(&max_obj, raw_data32);
 8000f90:	6979      	ldr	r1, [r7, #20]
 8000f92:	4806      	ldr	r0, [pc, #24]	; (8000fac <max31855k_read+0x6c>)
 8000f94:	f000 f80c 	bl	8000fb0 <error_check>
    
    // Parse data for HJ and CJ temperature.
    parse_data(&max_obj, raw_data32);
 8000f98:	6979      	ldr	r1, [r7, #20]
 8000f9a:	4804      	ldr	r0, [pc, #16]	; (8000fac <max31855k_read+0x6c>)
 8000f9c:	f000 f83e 	bl	800101c <parse_data>

    return &max_obj;
 8000fa0:	4b02      	ldr	r3, [pc, #8]	; (8000fac <max31855k_read+0x6c>)
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3718      	adds	r7, #24
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	200001f8 	.word	0x200001f8

08000fb0 <error_check>:
 * 
 * @param[in] data32 32-bit data received from MAX31855K.
 * @param[out] max MAX31855K_t object to hold error value. 
 */
static void error_check(MAX31855K_t *max, uint32_t data32)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b085      	sub	sp, #20
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	6039      	str	r1, [r7, #0]
    if (data32 == 0)
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d103      	bne.n	8000fc8 <error_check+0x18>
    {
        max->err = THERMO_ZEROS;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2204      	movs	r2, #4
 8000fc4:	721a      	strb	r2, [r3, #8]
    }
    else
    {
        max->err = THERMO_OK;
    }
}
 8000fc6:	e022      	b.n	800100e <error_check+0x5e>
    else if (data32 & ((uint32_t)1 << 16))
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d018      	beq.n	8001004 <error_check+0x54>
        uint8_t fault = data32 & 0x7;
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	f003 0307 	and.w	r3, r3, #7
 8000fda:	73fb      	strb	r3, [r7, #15]
        switch (fault)
 8000fdc:	7bfb      	ldrb	r3, [r7, #15]
 8000fde:	2b04      	cmp	r3, #4
 8000fe0:	d006      	beq.n	8000ff0 <error_check+0x40>
 8000fe2:	2b04      	cmp	r3, #4
 8000fe4:	dc12      	bgt.n	800100c <error_check+0x5c>
 8000fe6:	2b01      	cmp	r3, #1
 8000fe8:	d008      	beq.n	8000ffc <error_check+0x4c>
 8000fea:	2b02      	cmp	r3, #2
 8000fec:	d003      	beq.n	8000ff6 <error_check+0x46>
            break;
 8000fee:	e00d      	b.n	800100c <error_check+0x5c>
            max->err = THERMO_SHORT_VCC;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	721a      	strb	r2, [r3, #8]
            max->err = THERMO_SHORT_GND;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2202      	movs	r2, #2
 8000ffa:	721a      	strb	r2, [r3, #8]
            max->err = THERMO_OPEN;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2203      	movs	r2, #3
 8001000:	721a      	strb	r2, [r3, #8]
            break;
 8001002:	e003      	b.n	800100c <error_check+0x5c>
        max->err = THERMO_OK;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2200      	movs	r2, #0
 8001008:	721a      	strb	r2, [r3, #8]
}
 800100a:	e000      	b.n	800100e <error_check+0x5e>
            break;
 800100c:	bf00      	nop
}
 800100e:	bf00      	nop
 8001010:	3714      	adds	r7, #20
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
	...

0800101c <parse_data>:
 * 
 * @param max MAX31855K_t object to store temperature readings.
 * @param data32 Raw data from MAX31885K device.
 */
static void parse_data(MAX31855K_t *max, uint32_t data32)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b084      	sub	sp, #16
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	6039      	str	r1, [r7, #0]
    // Extract cold-junction compensated hot junction temperature.
    int16_t val = 0;
 8001026:	2300      	movs	r3, #0
 8001028:	81fb      	strh	r3, [r7, #14]
    max->hj_temp = 0;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	f04f 0200 	mov.w	r2, #0
 8001030:	601a      	str	r2, [r3, #0]
    if (data32 & ((uint32_t)1 << 31)) // Perform sign-extension.
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	2b00      	cmp	r3, #0
 8001036:	da09      	bge.n	800104c <parse_data+0x30>
    {
        val = 0xC000 | ((data32 >> 18) & 0x3FFF);
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	0c9b      	lsrs	r3, r3, #18
 800103c:	b29b      	uxth	r3, r3
 800103e:	ea6f 4383 	mvn.w	r3, r3, lsl #18
 8001042:	ea6f 4393 	mvn.w	r3, r3, lsr #18
 8001046:	b29b      	uxth	r3, r3
 8001048:	81fb      	strh	r3, [r7, #14]
 800104a:	e002      	b.n	8001052 <parse_data+0x36>
    }
    else
    {
        val = data32 >> 18;
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	0c9b      	lsrs	r3, r3, #18
 8001050:	81fb      	strh	r3, [r7, #14]
    }
    max->hj_temp = val * HJ_RES;
 8001052:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff fa64 	bl	8000524 <__aeabi_i2d>
 800105c:	f04f 0200 	mov.w	r2, #0
 8001060:	4b1e      	ldr	r3, [pc, #120]	; (80010dc <parse_data+0xc0>)
 8001062:	f7ff fac9 	bl	80005f8 <__aeabi_dmul>
 8001066:	4602      	mov	r2, r0
 8001068:	460b      	mov	r3, r1
 800106a:	4610      	mov	r0, r2
 800106c:	4619      	mov	r1, r3
 800106e:	f7ff fd9b 	bl	8000ba8 <__aeabi_d2f>
 8001072:	4602      	mov	r2, r0
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	601a      	str	r2, [r3, #0]

    // Extract cold junction temperature.
    val = 0;
 8001078:	2300      	movs	r3, #0
 800107a:	81fb      	strh	r3, [r7, #14]
    max->cj_temp = 0;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f04f 0200 	mov.w	r2, #0
 8001082:	605a      	str	r2, [r3, #4]
    if (data32 & ((uint32_t)1 << 15))
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800108a:	2b00      	cmp	r3, #0
 800108c:	d009      	beq.n	80010a2 <parse_data+0x86>
    {
        val = 0xF000 | ((data32 >> 4) & 0xFFF);
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	091b      	lsrs	r3, r3, #4
 8001092:	b29b      	uxth	r3, r3
 8001094:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8001098:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800109c:	b29b      	uxth	r3, r3
 800109e:	81fb      	strh	r3, [r7, #14]
 80010a0:	e005      	b.n	80010ae <parse_data+0x92>
    }
    else
    {
        val = (data32 >> 4) & 0xFFF;
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	091b      	lsrs	r3, r3, #4
 80010a6:	b21b      	sxth	r3, r3
 80010a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010ac:	81fb      	strh	r3, [r7, #14]
    }
    max->cj_temp = val * CJ_RES;
 80010ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff fa36 	bl	8000524 <__aeabi_i2d>
 80010b8:	f04f 0200 	mov.w	r2, #0
 80010bc:	4b08      	ldr	r3, [pc, #32]	; (80010e0 <parse_data+0xc4>)
 80010be:	f7ff fa9b 	bl	80005f8 <__aeabi_dmul>
 80010c2:	4602      	mov	r2, r0
 80010c4:	460b      	mov	r3, r1
 80010c6:	4610      	mov	r0, r2
 80010c8:	4619      	mov	r1, r3
 80010ca:	f7ff fd6d 	bl	8000ba8 <__aeabi_d2f>
 80010ce:	4602      	mov	r2, r0
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	605a      	str	r2, [r3, #4]
}
 80010d4:	bf00      	nop
 80010d6:	3710      	adds	r7, #16
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	3fd00000 	.word	0x3fd00000
 80010e0:	3fb00000 	.word	0x3fb00000

080010e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010e4:	b5b0      	push	{r4, r5, r7, lr}
 80010e6:	b09e      	sub	sp, #120	; 0x78
 80010e8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ea:	f000 fd61 	bl	8001bb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ee:	f000 f8b1 	bl	8001254 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010f2:	f000 fa31 	bl	8001558 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80010f6:	f000 f9ff 	bl	80014f8 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 80010fa:	f000 f9d5 	bl	80014a8 <MX_TIM16_Init>
  MX_SPI2_Init();
 80010fe:	f000 f91f 	bl	8001340 <MX_SPI2_Init>
  MX_TIM3_Init();
 8001102:	f000 f95b 	bl	80013bc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  __HAL_TIM_ENABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_1); // Set OC1PE bit to enable output compare channel 1 preload.
 8001106:	4b46      	ldr	r3, [pc, #280]	; (8001220 <main+0x13c>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	699a      	ldr	r2, [r3, #24]
 800110c:	4b44      	ldr	r3, [pc, #272]	; (8001220 <main+0x13c>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f042 0208 	orr.w	r2, r2, #8
 8001114:	619a      	str	r2, [r3, #24]

  HAL_TIM_Base_Start_IT(&htim16); // Start 0.1 s timer interrupt.
 8001116:	4843      	ldr	r0, [pc, #268]	; (8001224 <main+0x140>)
 8001118:	f003 f9c0 	bl	800449c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t duty_cycle = 50; // TODO: Update control signal and set point
 800111c:	2332      	movs	r3, #50	; 0x32
 800111e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint8_t set_point = 170; //
 8001122:	23aa      	movs	r3, #170	; 0xaa
 8001124:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); // Duty cycle initialized to 0%.
 8001128:	2100      	movs	r1, #0
 800112a:	483d      	ldr	r0, [pc, #244]	; (8001220 <main+0x13c>)
 800112c:	f003 fa88 	bl	8004640 <HAL_TIM_PWM_Start>
  while (1)
  {
	// Wait for timer interrupt.
	while(bin_sem == 0)
 8001130:	e002      	b.n	8001138 <main+0x54>
	{
		HAL_Delay(1);
 8001132:	2001      	movs	r0, #1
 8001134:	f000 fdb8 	bl	8001ca8 <HAL_Delay>
	while(bin_sem == 0)
 8001138:	4b3b      	ldr	r3, [pc, #236]	; (8001228 <main+0x144>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	b2db      	uxtb	r3, r3
 800113e:	2b00      	cmp	r3, #0
 8001140:	d0f7      	beq.n	8001132 <main+0x4e>
	}
	bin_sem = 0;
 8001142:	4b39      	ldr	r3, [pc, #228]	; (8001228 <main+0x144>)
 8001144:	2200      	movs	r2, #0
 8001146:	701a      	strb	r2, [r3, #0]
	
	if(count == 50)
 8001148:	4b38      	ldr	r3, [pc, #224]	; (800122c <main+0x148>)
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	b2db      	uxtb	r3, r3
 800114e:	2b32      	cmp	r3, #50	; 0x32
 8001150:	d106      	bne.n	8001160 <main+0x7c>
	{
		count = 0;
 8001152:	4b36      	ldr	r3, [pc, #216]	; (800122c <main+0x148>)
 8001154:	2200      	movs	r2, #0
 8001156:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 255);
 8001158:	4b31      	ldr	r3, [pc, #196]	; (8001220 <main+0x13c>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	22ff      	movs	r2, #255	; 0xff
 800115e:	635a      	str	r2, [r3, #52]	; 0x34
	}
	// Transmit set point, MCU control signal and temperature reading.
	char UART_buf[100] = {0};
 8001160:	2300      	movs	r3, #0
 8001162:	607b      	str	r3, [r7, #4]
 8001164:	f107 0308 	add.w	r3, r7, #8
 8001168:	2260      	movs	r2, #96	; 0x60
 800116a:	2100      	movs	r1, #0
 800116c:	4618      	mov	r0, r3
 800116e:	f005 f85f 	bl	8006230 <memset>
	MAX31855K_t *max_ptr = max31855k_read(&hspi2, MAX_CS_GPIO_Port, MAX_CS_Pin);
 8001172:	2210      	movs	r2, #16
 8001174:	492e      	ldr	r1, [pc, #184]	; (8001230 <main+0x14c>)
 8001176:	482f      	ldr	r0, [pc, #188]	; (8001234 <main+0x150>)
 8001178:	f7ff fee2 	bl	8000f40 <max31855k_read>
 800117c:	66b8      	str	r0, [r7, #104]	; 0x68

	switch (max_ptr->err)
 800117e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001180:	7a1b      	ldrb	r3, [r3, #8]
 8001182:	2b04      	cmp	r3, #4
 8001184:	d838      	bhi.n	80011f8 <main+0x114>
 8001186:	a201      	add	r2, pc, #4	; (adr r2, 800118c <main+0xa8>)
 8001188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800118c:	080011a1 	.word	0x080011a1
 8001190:	080011c9 	.word	0x080011c9
 8001194:	080011d5 	.word	0x080011d5
 8001198:	080011e1 	.word	0x080011e1
 800119c:	080011ed 	.word	0x080011ed
	{
	case THERMO_OK:
		sprintf(UART_buf, "%d %d %.2f\r\n", set_point, duty_cycle, max_ptr->hj_temp);
 80011a0:	f897 406e 	ldrb.w	r4, [r7, #110]	; 0x6e
 80011a4:	f897 506f 	ldrb.w	r5, [r7, #111]	; 0x6f
 80011a8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff f9cb 	bl	8000548 <__aeabi_f2d>
 80011b2:	4602      	mov	r2, r0
 80011b4:	460b      	mov	r3, r1
 80011b6:	1d38      	adds	r0, r7, #4
 80011b8:	e9cd 2300 	strd	r2, r3, [sp]
 80011bc:	462b      	mov	r3, r5
 80011be:	4622      	mov	r2, r4
 80011c0:	491d      	ldr	r1, [pc, #116]	; (8001238 <main+0x154>)
 80011c2:	f005 fca7 	bl	8006b14 <siprintf>
		break;
 80011c6:	e01d      	b.n	8001204 <main+0x120>
	case THERMO_SHORT_VCC: // Thermocouple shorted to VCC.
		sprintf(UART_buf, "Thermocouple shorted to VCC\r\n");
 80011c8:	1d3b      	adds	r3, r7, #4
 80011ca:	491c      	ldr	r1, [pc, #112]	; (800123c <main+0x158>)
 80011cc:	4618      	mov	r0, r3
 80011ce:	f005 fca1 	bl	8006b14 <siprintf>
		break;
 80011d2:	e017      	b.n	8001204 <main+0x120>
	case THERMO_SHORT_GND: // Thermocouple shorted to GND.
		sprintf(UART_buf, "Thermocouple shorted to GND\r\n");
 80011d4:	1d3b      	adds	r3, r7, #4
 80011d6:	491a      	ldr	r1, [pc, #104]	; (8001240 <main+0x15c>)
 80011d8:	4618      	mov	r0, r3
 80011da:	f005 fc9b 	bl	8006b14 <siprintf>
		break;
 80011de:	e011      	b.n	8001204 <main+0x120>
	case THERMO_OPEN:      // Thermocouple connection is open.
		sprintf(UART_buf, "Thermocouple connection is open\r\n");
 80011e0:	1d3b      	adds	r3, r7, #4
 80011e2:	4918      	ldr	r1, [pc, #96]	; (8001244 <main+0x160>)
 80011e4:	4618      	mov	r0, r3
 80011e6:	f005 fc95 	bl	8006b14 <siprintf>
		break;
 80011ea:	e00b      	b.n	8001204 <main+0x120>
	case THERMO_ZEROS:      // SPI read only 0s.
		sprintf(UART_buf, "SPI read only 0s\r\n");
 80011ec:	1d3b      	adds	r3, r7, #4
 80011ee:	4916      	ldr	r1, [pc, #88]	; (8001248 <main+0x164>)
 80011f0:	4618      	mov	r0, r3
 80011f2:	f005 fc8f 	bl	8006b14 <siprintf>
		break;
 80011f6:	e005      	b.n	8001204 <main+0x120>
	default:
		sprintf(UART_buf, "Unknown error");
 80011f8:	1d3b      	adds	r3, r7, #4
 80011fa:	4914      	ldr	r1, [pc, #80]	; (800124c <main+0x168>)
 80011fc:	4618      	mov	r0, r3
 80011fe:	f005 fc89 	bl	8006b14 <siprintf>
		break;
 8001202:	bf00      	nop
	}
	HAL_UART_Transmit(&huart2, (uint8_t*)UART_buf, strlen(UART_buf), HAL_MAX_DELAY);
 8001204:	1d3b      	adds	r3, r7, #4
 8001206:	4618      	mov	r0, r3
 8001208:	f7fe ffe2 	bl	80001d0 <strlen>
 800120c:	4603      	mov	r3, r0
 800120e:	b29a      	uxth	r2, r3
 8001210:	1d39      	adds	r1, r7, #4
 8001212:	f04f 33ff 	mov.w	r3, #4294967295
 8001216:	480e      	ldr	r0, [pc, #56]	; (8001250 <main+0x16c>)
 8001218:	f004 fb5a 	bl	80058d0 <HAL_UART_Transmit>
  {
 800121c:	e788      	b.n	8001130 <main+0x4c>
 800121e:	bf00      	nop
 8001220:	20000278 	.word	0x20000278
 8001224:	20000348 	.word	0x20000348
 8001228:	20000204 	.word	0x20000204
 800122c:	20000205 	.word	0x20000205
 8001230:	48000800 	.word	0x48000800
 8001234:	20000214 	.word	0x20000214
 8001238:	08008f88 	.word	0x08008f88
 800123c:	08008f98 	.word	0x08008f98
 8001240:	08008fb8 	.word	0x08008fb8
 8001244:	08008fd8 	.word	0x08008fd8
 8001248:	08008ffc 	.word	0x08008ffc
 800124c:	08009010 	.word	0x08009010
 8001250:	200002c4 	.word	0x200002c4

08001254 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b0b8      	sub	sp, #224	; 0xe0
 8001258:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800125a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800125e:	2244      	movs	r2, #68	; 0x44
 8001260:	2100      	movs	r1, #0
 8001262:	4618      	mov	r0, r3
 8001264:	f004 ffe4 	bl	8006230 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001268:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]
 8001276:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001278:	463b      	mov	r3, r7
 800127a:	2288      	movs	r2, #136	; 0x88
 800127c:	2100      	movs	r1, #0
 800127e:	4618      	mov	r0, r3
 8001280:	f004 ffd6 	bl	8006230 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001284:	2302      	movs	r3, #2
 8001286:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800128a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800128e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001292:	2310      	movs	r3, #16
 8001294:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001298:	2302      	movs	r3, #2
 800129a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800129e:	2302      	movs	r3, #2
 80012a0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80012a4:	2301      	movs	r3, #1
 80012a6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 80012aa:	230a      	movs	r3, #10
 80012ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80012b0:	2307      	movs	r3, #7
 80012b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012b6:	2302      	movs	r3, #2
 80012b8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012bc:	2302      	movs	r3, #2
 80012be:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012c2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80012c6:	4618      	mov	r0, r3
 80012c8:	f001 f84a 	bl	8002360 <HAL_RCC_OscConfig>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80012d2:	f000 f9d9 	bl	8001688 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012d6:	230f      	movs	r3, #15
 80012d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012dc:	2303      	movs	r3, #3
 80012de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012e2:	2300      	movs	r3, #0
 80012e4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012e8:	2300      	movs	r3, #0
 80012ea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012ee:	2300      	movs	r3, #0
 80012f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80012f4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80012f8:	2104      	movs	r1, #4
 80012fa:	4618      	mov	r0, r3
 80012fc:	f001 fc16 	bl	8002b2c <HAL_RCC_ClockConfig>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001306:	f000 f9bf 	bl	8001688 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800130a:	2302      	movs	r3, #2
 800130c:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800130e:	2300      	movs	r3, #0
 8001310:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001312:	463b      	mov	r3, r7
 8001314:	4618      	mov	r0, r3
 8001316:	f001 fe0f 	bl	8002f38 <HAL_RCCEx_PeriphCLKConfig>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001320:	f000 f9b2 	bl	8001688 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001324:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001328:	f000 ffc4 	bl	80022b4 <HAL_PWREx_ControlVoltageScaling>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8001332:	f000 f9a9 	bl	8001688 <Error_Handler>
  }
}
 8001336:	bf00      	nop
 8001338:	37e0      	adds	r7, #224	; 0xe0
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
	...

08001340 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001344:	4b1b      	ldr	r3, [pc, #108]	; (80013b4 <MX_SPI2_Init+0x74>)
 8001346:	4a1c      	ldr	r2, [pc, #112]	; (80013b8 <MX_SPI2_Init+0x78>)
 8001348:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800134a:	4b1a      	ldr	r3, [pc, #104]	; (80013b4 <MX_SPI2_Init+0x74>)
 800134c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001350:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001352:	4b18      	ldr	r3, [pc, #96]	; (80013b4 <MX_SPI2_Init+0x74>)
 8001354:	2200      	movs	r2, #0
 8001356:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001358:	4b16      	ldr	r3, [pc, #88]	; (80013b4 <MX_SPI2_Init+0x74>)
 800135a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800135e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001360:	4b14      	ldr	r3, [pc, #80]	; (80013b4 <MX_SPI2_Init+0x74>)
 8001362:	2200      	movs	r2, #0
 8001364:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001366:	4b13      	ldr	r3, [pc, #76]	; (80013b4 <MX_SPI2_Init+0x74>)
 8001368:	2200      	movs	r2, #0
 800136a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800136c:	4b11      	ldr	r3, [pc, #68]	; (80013b4 <MX_SPI2_Init+0x74>)
 800136e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001372:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001374:	4b0f      	ldr	r3, [pc, #60]	; (80013b4 <MX_SPI2_Init+0x74>)
 8001376:	2228      	movs	r2, #40	; 0x28
 8001378:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800137a:	4b0e      	ldr	r3, [pc, #56]	; (80013b4 <MX_SPI2_Init+0x74>)
 800137c:	2200      	movs	r2, #0
 800137e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001380:	4b0c      	ldr	r3, [pc, #48]	; (80013b4 <MX_SPI2_Init+0x74>)
 8001382:	2200      	movs	r2, #0
 8001384:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001386:	4b0b      	ldr	r3, [pc, #44]	; (80013b4 <MX_SPI2_Init+0x74>)
 8001388:	2200      	movs	r2, #0
 800138a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800138c:	4b09      	ldr	r3, [pc, #36]	; (80013b4 <MX_SPI2_Init+0x74>)
 800138e:	2207      	movs	r2, #7
 8001390:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001392:	4b08      	ldr	r3, [pc, #32]	; (80013b4 <MX_SPI2_Init+0x74>)
 8001394:	2200      	movs	r2, #0
 8001396:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001398:	4b06      	ldr	r3, [pc, #24]	; (80013b4 <MX_SPI2_Init+0x74>)
 800139a:	2208      	movs	r2, #8
 800139c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800139e:	4805      	ldr	r0, [pc, #20]	; (80013b4 <MX_SPI2_Init+0x74>)
 80013a0:	f002 fa86 	bl	80038b0 <HAL_SPI_Init>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80013aa:	f000 f96d 	bl	8001688 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	20000214 	.word	0x20000214
 80013b8:	40003800 	.word	0x40003800

080013bc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b08e      	sub	sp, #56	; 0x38
 80013c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013c6:	2200      	movs	r2, #0
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	605a      	str	r2, [r3, #4]
 80013cc:	609a      	str	r2, [r3, #8]
 80013ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013d0:	f107 031c 	add.w	r3, r7, #28
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	605a      	str	r2, [r3, #4]
 80013da:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013dc:	463b      	mov	r3, r7
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	605a      	str	r2, [r3, #4]
 80013e4:	609a      	str	r2, [r3, #8]
 80013e6:	60da      	str	r2, [r3, #12]
 80013e8:	611a      	str	r2, [r3, #16]
 80013ea:	615a      	str	r2, [r3, #20]
 80013ec:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013ee:	4b2c      	ldr	r3, [pc, #176]	; (80014a0 <MX_TIM3_Init+0xe4>)
 80013f0:	4a2c      	ldr	r2, [pc, #176]	; (80014a4 <MX_TIM3_Init+0xe8>)
 80013f2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 157 - 1;
 80013f4:	4b2a      	ldr	r3, [pc, #168]	; (80014a0 <MX_TIM3_Init+0xe4>)
 80013f6:	229c      	movs	r2, #156	; 0x9c
 80013f8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013fa:	4b29      	ldr	r3, [pc, #164]	; (80014a0 <MX_TIM3_Init+0xe4>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255 - 1;
 8001400:	4b27      	ldr	r3, [pc, #156]	; (80014a0 <MX_TIM3_Init+0xe4>)
 8001402:	22fe      	movs	r2, #254	; 0xfe
 8001404:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001406:	4b26      	ldr	r3, [pc, #152]	; (80014a0 <MX_TIM3_Init+0xe4>)
 8001408:	2200      	movs	r2, #0
 800140a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800140c:	4b24      	ldr	r3, [pc, #144]	; (80014a0 <MX_TIM3_Init+0xe4>)
 800140e:	2200      	movs	r2, #0
 8001410:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001412:	4823      	ldr	r0, [pc, #140]	; (80014a0 <MX_TIM3_Init+0xe4>)
 8001414:	f002 ffea 	bl	80043ec <HAL_TIM_Base_Init>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800141e:	f000 f933 	bl	8001688 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001422:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001426:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001428:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800142c:	4619      	mov	r1, r3
 800142e:	481c      	ldr	r0, [pc, #112]	; (80014a0 <MX_TIM3_Init+0xe4>)
 8001430:	f003 fc3c 	bl	8004cac <HAL_TIM_ConfigClockSource>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800143a:	f000 f925 	bl	8001688 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800143e:	4818      	ldr	r0, [pc, #96]	; (80014a0 <MX_TIM3_Init+0xe4>)
 8001440:	f003 f89c 	bl	800457c <HAL_TIM_PWM_Init>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800144a:	f000 f91d 	bl	8001688 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800144e:	2300      	movs	r3, #0
 8001450:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001452:	2300      	movs	r3, #0
 8001454:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001456:	f107 031c 	add.w	r3, r7, #28
 800145a:	4619      	mov	r1, r3
 800145c:	4810      	ldr	r0, [pc, #64]	; (80014a0 <MX_TIM3_Init+0xe4>)
 800145e:	f004 f943 	bl	80056e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001468:	f000 f90e 	bl	8001688 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800146c:	2360      	movs	r3, #96	; 0x60
 800146e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001470:	2300      	movs	r3, #0
 8001472:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001474:	2300      	movs	r3, #0
 8001476:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001478:	2300      	movs	r3, #0
 800147a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800147c:	463b      	mov	r3, r7
 800147e:	2200      	movs	r2, #0
 8001480:	4619      	mov	r1, r3
 8001482:	4807      	ldr	r0, [pc, #28]	; (80014a0 <MX_TIM3_Init+0xe4>)
 8001484:	f003 fb02 	bl	8004a8c <HAL_TIM_PWM_ConfigChannel>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800148e:	f000 f8fb 	bl	8001688 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001492:	4803      	ldr	r0, [pc, #12]	; (80014a0 <MX_TIM3_Init+0xe4>)
 8001494:	f000 f9be 	bl	8001814 <HAL_TIM_MspPostInit>

}
 8001498:	bf00      	nop
 800149a:	3738      	adds	r7, #56	; 0x38
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	20000278 	.word	0x20000278
 80014a4:	40000400 	.word	0x40000400

080014a8 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80014ac:	4b10      	ldr	r3, [pc, #64]	; (80014f0 <MX_TIM16_Init+0x48>)
 80014ae:	4a11      	ldr	r2, [pc, #68]	; (80014f4 <MX_TIM16_Init+0x4c>)
 80014b0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 800 - 1;
 80014b2:	4b0f      	ldr	r3, [pc, #60]	; (80014f0 <MX_TIM16_Init+0x48>)
 80014b4:	f240 321f 	movw	r2, #799	; 0x31f
 80014b8:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ba:	4b0d      	ldr	r3, [pc, #52]	; (80014f0 <MX_TIM16_Init+0x48>)
 80014bc:	2200      	movs	r2, #0
 80014be:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 10000 - 1;
 80014c0:	4b0b      	ldr	r3, [pc, #44]	; (80014f0 <MX_TIM16_Init+0x48>)
 80014c2:	f242 720f 	movw	r2, #9999	; 0x270f
 80014c6:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014c8:	4b09      	ldr	r3, [pc, #36]	; (80014f0 <MX_TIM16_Init+0x48>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80014ce:	4b08      	ldr	r3, [pc, #32]	; (80014f0 <MX_TIM16_Init+0x48>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014d4:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <MX_TIM16_Init+0x48>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80014da:	4805      	ldr	r0, [pc, #20]	; (80014f0 <MX_TIM16_Init+0x48>)
 80014dc:	f002 ff86 	bl	80043ec <HAL_TIM_Base_Init>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 80014e6:	f000 f8cf 	bl	8001688 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	20000348 	.word	0x20000348
 80014f4:	40014400 	.word	0x40014400

080014f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014fc:	4b14      	ldr	r3, [pc, #80]	; (8001550 <MX_USART2_UART_Init+0x58>)
 80014fe:	4a15      	ldr	r2, [pc, #84]	; (8001554 <MX_USART2_UART_Init+0x5c>)
 8001500:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001502:	4b13      	ldr	r3, [pc, #76]	; (8001550 <MX_USART2_UART_Init+0x58>)
 8001504:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001508:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800150a:	4b11      	ldr	r3, [pc, #68]	; (8001550 <MX_USART2_UART_Init+0x58>)
 800150c:	2200      	movs	r2, #0
 800150e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001510:	4b0f      	ldr	r3, [pc, #60]	; (8001550 <MX_USART2_UART_Init+0x58>)
 8001512:	2200      	movs	r2, #0
 8001514:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001516:	4b0e      	ldr	r3, [pc, #56]	; (8001550 <MX_USART2_UART_Init+0x58>)
 8001518:	2200      	movs	r2, #0
 800151a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800151c:	4b0c      	ldr	r3, [pc, #48]	; (8001550 <MX_USART2_UART_Init+0x58>)
 800151e:	220c      	movs	r2, #12
 8001520:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001522:	4b0b      	ldr	r3, [pc, #44]	; (8001550 <MX_USART2_UART_Init+0x58>)
 8001524:	2200      	movs	r2, #0
 8001526:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001528:	4b09      	ldr	r3, [pc, #36]	; (8001550 <MX_USART2_UART_Init+0x58>)
 800152a:	2200      	movs	r2, #0
 800152c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800152e:	4b08      	ldr	r3, [pc, #32]	; (8001550 <MX_USART2_UART_Init+0x58>)
 8001530:	2200      	movs	r2, #0
 8001532:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001534:	4b06      	ldr	r3, [pc, #24]	; (8001550 <MX_USART2_UART_Init+0x58>)
 8001536:	2200      	movs	r2, #0
 8001538:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800153a:	4805      	ldr	r0, [pc, #20]	; (8001550 <MX_USART2_UART_Init+0x58>)
 800153c:	f004 f97a 	bl	8005834 <HAL_UART_Init>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001546:	f000 f89f 	bl	8001688 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	200002c4 	.word	0x200002c4
 8001554:	40004400 	.word	0x40004400

08001558 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b08a      	sub	sp, #40	; 0x28
 800155c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800155e:	f107 0314 	add.w	r3, r7, #20
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	605a      	str	r2, [r3, #4]
 8001568:	609a      	str	r2, [r3, #8]
 800156a:	60da      	str	r2, [r3, #12]
 800156c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800156e:	4b34      	ldr	r3, [pc, #208]	; (8001640 <MX_GPIO_Init+0xe8>)
 8001570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001572:	4a33      	ldr	r2, [pc, #204]	; (8001640 <MX_GPIO_Init+0xe8>)
 8001574:	f043 0304 	orr.w	r3, r3, #4
 8001578:	64d3      	str	r3, [r2, #76]	; 0x4c
 800157a:	4b31      	ldr	r3, [pc, #196]	; (8001640 <MX_GPIO_Init+0xe8>)
 800157c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800157e:	f003 0304 	and.w	r3, r3, #4
 8001582:	613b      	str	r3, [r7, #16]
 8001584:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001586:	4b2e      	ldr	r3, [pc, #184]	; (8001640 <MX_GPIO_Init+0xe8>)
 8001588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800158a:	4a2d      	ldr	r2, [pc, #180]	; (8001640 <MX_GPIO_Init+0xe8>)
 800158c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001590:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001592:	4b2b      	ldr	r3, [pc, #172]	; (8001640 <MX_GPIO_Init+0xe8>)
 8001594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001596:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800159e:	4b28      	ldr	r3, [pc, #160]	; (8001640 <MX_GPIO_Init+0xe8>)
 80015a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015a2:	4a27      	ldr	r2, [pc, #156]	; (8001640 <MX_GPIO_Init+0xe8>)
 80015a4:	f043 0301 	orr.w	r3, r3, #1
 80015a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015aa:	4b25      	ldr	r3, [pc, #148]	; (8001640 <MX_GPIO_Init+0xe8>)
 80015ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ae:	f003 0301 	and.w	r3, r3, #1
 80015b2:	60bb      	str	r3, [r7, #8]
 80015b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b6:	4b22      	ldr	r3, [pc, #136]	; (8001640 <MX_GPIO_Init+0xe8>)
 80015b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ba:	4a21      	ldr	r2, [pc, #132]	; (8001640 <MX_GPIO_Init+0xe8>)
 80015bc:	f043 0302 	orr.w	r3, r3, #2
 80015c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015c2:	4b1f      	ldr	r3, [pc, #124]	; (8001640 <MX_GPIO_Init+0xe8>)
 80015c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015c6:	f003 0302 	and.w	r3, r3, #2
 80015ca:	607b      	str	r3, [r7, #4]
 80015cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80015ce:	2200      	movs	r2, #0
 80015d0:	2120      	movs	r1, #32
 80015d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015d6:	f000 fe47 	bl	8002268 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MAX_CS_GPIO_Port, MAX_CS_Pin, GPIO_PIN_RESET);
 80015da:	2200      	movs	r2, #0
 80015dc:	2110      	movs	r1, #16
 80015de:	4819      	ldr	r0, [pc, #100]	; (8001644 <MX_GPIO_Init+0xec>)
 80015e0:	f000 fe42 	bl	8002268 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015ea:	4b17      	ldr	r3, [pc, #92]	; (8001648 <MX_GPIO_Init+0xf0>)
 80015ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015f2:	f107 0314 	add.w	r3, r7, #20
 80015f6:	4619      	mov	r1, r3
 80015f8:	4812      	ldr	r0, [pc, #72]	; (8001644 <MX_GPIO_Init+0xec>)
 80015fa:	f000 fc8b 	bl	8001f14 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80015fe:	2320      	movs	r3, #32
 8001600:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001602:	2301      	movs	r3, #1
 8001604:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001606:	2300      	movs	r3, #0
 8001608:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160a:	2300      	movs	r3, #0
 800160c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800160e:	f107 0314 	add.w	r3, r7, #20
 8001612:	4619      	mov	r1, r3
 8001614:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001618:	f000 fc7c 	bl	8001f14 <HAL_GPIO_Init>

  /*Configure GPIO pin : MAX_CS_Pin */
  GPIO_InitStruct.Pin = MAX_CS_Pin;
 800161c:	2310      	movs	r3, #16
 800161e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001620:	2301      	movs	r3, #1
 8001622:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001624:	2300      	movs	r3, #0
 8001626:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001628:	2300      	movs	r3, #0
 800162a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MAX_CS_GPIO_Port, &GPIO_InitStruct);
 800162c:	f107 0314 	add.w	r3, r7, #20
 8001630:	4619      	mov	r1, r3
 8001632:	4804      	ldr	r0, [pc, #16]	; (8001644 <MX_GPIO_Init+0xec>)
 8001634:	f000 fc6e 	bl	8001f14 <HAL_GPIO_Init>

}
 8001638:	bf00      	nop
 800163a:	3728      	adds	r7, #40	; 0x28
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	40021000 	.word	0x40021000
 8001644:	48000800 	.word	0x48000800
 8001648:	10210000 	.word	0x10210000

0800164c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

// Callback Function for TIM16 interrupt.
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim)
{
 800164c:	b480      	push	{r7}
 800164e:	b083      	sub	sp, #12
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
	if(htim == &htim16)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	4a09      	ldr	r2, [pc, #36]	; (800167c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d109      	bne.n	8001670 <HAL_TIM_PeriodElapsedCallback+0x24>
	{
		bin_sem = 1;
 800165c:	4b08      	ldr	r3, [pc, #32]	; (8001680 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800165e:	2201      	movs	r2, #1
 8001660:	701a      	strb	r2, [r3, #0]
		count++;
 8001662:	4b08      	ldr	r3, [pc, #32]	; (8001684 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	b2db      	uxtb	r3, r3
 8001668:	3301      	adds	r3, #1
 800166a:	b2da      	uxtb	r2, r3
 800166c:	4b05      	ldr	r3, [pc, #20]	; (8001684 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800166e:	701a      	strb	r2, [r3, #0]
	}
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr
 800167c:	20000348 	.word	0x20000348
 8001680:	20000204 	.word	0x20000204
 8001684:	20000205 	.word	0x20000205

08001688 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800168c:	b672      	cpsid	i
}
 800168e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001690:	e7fe      	b.n	8001690 <Error_Handler+0x8>
	...

08001694 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800169a:	4b0f      	ldr	r3, [pc, #60]	; (80016d8 <HAL_MspInit+0x44>)
 800169c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800169e:	4a0e      	ldr	r2, [pc, #56]	; (80016d8 <HAL_MspInit+0x44>)
 80016a0:	f043 0301 	orr.w	r3, r3, #1
 80016a4:	6613      	str	r3, [r2, #96]	; 0x60
 80016a6:	4b0c      	ldr	r3, [pc, #48]	; (80016d8 <HAL_MspInit+0x44>)
 80016a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016aa:	f003 0301 	and.w	r3, r3, #1
 80016ae:	607b      	str	r3, [r7, #4]
 80016b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016b2:	4b09      	ldr	r3, [pc, #36]	; (80016d8 <HAL_MspInit+0x44>)
 80016b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016b6:	4a08      	ldr	r2, [pc, #32]	; (80016d8 <HAL_MspInit+0x44>)
 80016b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016bc:	6593      	str	r3, [r2, #88]	; 0x58
 80016be:	4b06      	ldr	r3, [pc, #24]	; (80016d8 <HAL_MspInit+0x44>)
 80016c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c6:	603b      	str	r3, [r7, #0]
 80016c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ca:	bf00      	nop
 80016cc:	370c      	adds	r7, #12
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	40021000 	.word	0x40021000

080016dc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b08a      	sub	sp, #40	; 0x28
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e4:	f107 0314 	add.w	r3, r7, #20
 80016e8:	2200      	movs	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	605a      	str	r2, [r3, #4]
 80016ee:	609a      	str	r2, [r3, #8]
 80016f0:	60da      	str	r2, [r3, #12]
 80016f2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a25      	ldr	r2, [pc, #148]	; (8001790 <HAL_SPI_MspInit+0xb4>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d144      	bne.n	8001788 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80016fe:	4b25      	ldr	r3, [pc, #148]	; (8001794 <HAL_SPI_MspInit+0xb8>)
 8001700:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001702:	4a24      	ldr	r2, [pc, #144]	; (8001794 <HAL_SPI_MspInit+0xb8>)
 8001704:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001708:	6593      	str	r3, [r2, #88]	; 0x58
 800170a:	4b22      	ldr	r3, [pc, #136]	; (8001794 <HAL_SPI_MspInit+0xb8>)
 800170c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800170e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001712:	613b      	str	r3, [r7, #16]
 8001714:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001716:	4b1f      	ldr	r3, [pc, #124]	; (8001794 <HAL_SPI_MspInit+0xb8>)
 8001718:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800171a:	4a1e      	ldr	r2, [pc, #120]	; (8001794 <HAL_SPI_MspInit+0xb8>)
 800171c:	f043 0304 	orr.w	r3, r3, #4
 8001720:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001722:	4b1c      	ldr	r3, [pc, #112]	; (8001794 <HAL_SPI_MspInit+0xb8>)
 8001724:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001726:	f003 0304 	and.w	r3, r3, #4
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800172e:	4b19      	ldr	r3, [pc, #100]	; (8001794 <HAL_SPI_MspInit+0xb8>)
 8001730:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001732:	4a18      	ldr	r2, [pc, #96]	; (8001794 <HAL_SPI_MspInit+0xb8>)
 8001734:	f043 0302 	orr.w	r3, r3, #2
 8001738:	64d3      	str	r3, [r2, #76]	; 0x4c
 800173a:	4b16      	ldr	r3, [pc, #88]	; (8001794 <HAL_SPI_MspInit+0xb8>)
 800173c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800173e:	f003 0302 	and.w	r3, r3, #2
 8001742:	60bb      	str	r3, [r7, #8]
 8001744:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001746:	230c      	movs	r3, #12
 8001748:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800174a:	2302      	movs	r3, #2
 800174c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174e:	2300      	movs	r3, #0
 8001750:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001752:	2303      	movs	r3, #3
 8001754:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001756:	2305      	movs	r3, #5
 8001758:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800175a:	f107 0314 	add.w	r3, r7, #20
 800175e:	4619      	mov	r1, r3
 8001760:	480d      	ldr	r0, [pc, #52]	; (8001798 <HAL_SPI_MspInit+0xbc>)
 8001762:	f000 fbd7 	bl	8001f14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001766:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800176a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176c:	2302      	movs	r3, #2
 800176e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001770:	2300      	movs	r3, #0
 8001772:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001774:	2303      	movs	r3, #3
 8001776:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001778:	2305      	movs	r3, #5
 800177a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800177c:	f107 0314 	add.w	r3, r7, #20
 8001780:	4619      	mov	r1, r3
 8001782:	4806      	ldr	r0, [pc, #24]	; (800179c <HAL_SPI_MspInit+0xc0>)
 8001784:	f000 fbc6 	bl	8001f14 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001788:	bf00      	nop
 800178a:	3728      	adds	r7, #40	; 0x28
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	40003800 	.word	0x40003800
 8001794:	40021000 	.word	0x40021000
 8001798:	48000800 	.word	0x48000800
 800179c:	48000400 	.word	0x48000400

080017a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a16      	ldr	r2, [pc, #88]	; (8001808 <HAL_TIM_Base_MspInit+0x68>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d10c      	bne.n	80017cc <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80017b2:	4b16      	ldr	r3, [pc, #88]	; (800180c <HAL_TIM_Base_MspInit+0x6c>)
 80017b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017b6:	4a15      	ldr	r2, [pc, #84]	; (800180c <HAL_TIM_Base_MspInit+0x6c>)
 80017b8:	f043 0302 	orr.w	r3, r3, #2
 80017bc:	6593      	str	r3, [r2, #88]	; 0x58
 80017be:	4b13      	ldr	r3, [pc, #76]	; (800180c <HAL_TIM_Base_MspInit+0x6c>)
 80017c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80017ca:	e018      	b.n	80017fe <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM16)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a0f      	ldr	r2, [pc, #60]	; (8001810 <HAL_TIM_Base_MspInit+0x70>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d113      	bne.n	80017fe <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80017d6:	4b0d      	ldr	r3, [pc, #52]	; (800180c <HAL_TIM_Base_MspInit+0x6c>)
 80017d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017da:	4a0c      	ldr	r2, [pc, #48]	; (800180c <HAL_TIM_Base_MspInit+0x6c>)
 80017dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017e0:	6613      	str	r3, [r2, #96]	; 0x60
 80017e2:	4b0a      	ldr	r3, [pc, #40]	; (800180c <HAL_TIM_Base_MspInit+0x6c>)
 80017e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ea:	60bb      	str	r3, [r7, #8]
 80017ec:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80017ee:	2200      	movs	r2, #0
 80017f0:	2100      	movs	r1, #0
 80017f2:	2019      	movs	r0, #25
 80017f4:	f000 fb57 	bl	8001ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80017f8:	2019      	movs	r0, #25
 80017fa:	f000 fb70 	bl	8001ede <HAL_NVIC_EnableIRQ>
}
 80017fe:	bf00      	nop
 8001800:	3710      	adds	r7, #16
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	40000400 	.word	0x40000400
 800180c:	40021000 	.word	0x40021000
 8001810:	40014400 	.word	0x40014400

08001814 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b088      	sub	sp, #32
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800181c:	f107 030c 	add.w	r3, r7, #12
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]
 8001824:	605a      	str	r2, [r3, #4]
 8001826:	609a      	str	r2, [r3, #8]
 8001828:	60da      	str	r2, [r3, #12]
 800182a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a11      	ldr	r2, [pc, #68]	; (8001878 <HAL_TIM_MspPostInit+0x64>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d11c      	bne.n	8001870 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001836:	4b11      	ldr	r3, [pc, #68]	; (800187c <HAL_TIM_MspPostInit+0x68>)
 8001838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800183a:	4a10      	ldr	r2, [pc, #64]	; (800187c <HAL_TIM_MspPostInit+0x68>)
 800183c:	f043 0301 	orr.w	r3, r3, #1
 8001840:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001842:	4b0e      	ldr	r3, [pc, #56]	; (800187c <HAL_TIM_MspPostInit+0x68>)
 8001844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001846:	f003 0301 	and.w	r3, r3, #1
 800184a:	60bb      	str	r3, [r7, #8]
 800184c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800184e:	2340      	movs	r3, #64	; 0x40
 8001850:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001852:	2302      	movs	r3, #2
 8001854:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001856:	2300      	movs	r3, #0
 8001858:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800185a:	2300      	movs	r3, #0
 800185c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800185e:	2302      	movs	r3, #2
 8001860:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001862:	f107 030c 	add.w	r3, r7, #12
 8001866:	4619      	mov	r1, r3
 8001868:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800186c:	f000 fb52 	bl	8001f14 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001870:	bf00      	nop
 8001872:	3720      	adds	r7, #32
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40000400 	.word	0x40000400
 800187c:	40021000 	.word	0x40021000

08001880 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b08a      	sub	sp, #40	; 0x28
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001888:	f107 0314 	add.w	r3, r7, #20
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	60da      	str	r2, [r3, #12]
 8001896:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a17      	ldr	r2, [pc, #92]	; (80018fc <HAL_UART_MspInit+0x7c>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d128      	bne.n	80018f4 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018a2:	4b17      	ldr	r3, [pc, #92]	; (8001900 <HAL_UART_MspInit+0x80>)
 80018a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018a6:	4a16      	ldr	r2, [pc, #88]	; (8001900 <HAL_UART_MspInit+0x80>)
 80018a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018ac:	6593      	str	r3, [r2, #88]	; 0x58
 80018ae:	4b14      	ldr	r3, [pc, #80]	; (8001900 <HAL_UART_MspInit+0x80>)
 80018b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018b6:	613b      	str	r3, [r7, #16]
 80018b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ba:	4b11      	ldr	r3, [pc, #68]	; (8001900 <HAL_UART_MspInit+0x80>)
 80018bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018be:	4a10      	ldr	r2, [pc, #64]	; (8001900 <HAL_UART_MspInit+0x80>)
 80018c0:	f043 0301 	orr.w	r3, r3, #1
 80018c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018c6:	4b0e      	ldr	r3, [pc, #56]	; (8001900 <HAL_UART_MspInit+0x80>)
 80018c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	60fb      	str	r3, [r7, #12]
 80018d0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80018d2:	230c      	movs	r3, #12
 80018d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d6:	2302      	movs	r3, #2
 80018d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018da:	2300      	movs	r3, #0
 80018dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018de:	2303      	movs	r3, #3
 80018e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018e2:	2307      	movs	r3, #7
 80018e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e6:	f107 0314 	add.w	r3, r7, #20
 80018ea:	4619      	mov	r1, r3
 80018ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018f0:	f000 fb10 	bl	8001f14 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80018f4:	bf00      	nop
 80018f6:	3728      	adds	r7, #40	; 0x28
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	40004400 	.word	0x40004400
 8001900:	40021000 	.word	0x40021000

08001904 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001908:	e7fe      	b.n	8001908 <NMI_Handler+0x4>

0800190a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800190a:	b480      	push	{r7}
 800190c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800190e:	e7fe      	b.n	800190e <HardFault_Handler+0x4>

08001910 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001914:	e7fe      	b.n	8001914 <MemManage_Handler+0x4>

08001916 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001916:	b480      	push	{r7}
 8001918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800191a:	e7fe      	b.n	800191a <BusFault_Handler+0x4>

0800191c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001920:	e7fe      	b.n	8001920 <UsageFault_Handler+0x4>

08001922 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001922:	b480      	push	{r7}
 8001924:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001926:	bf00      	nop
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001934:	bf00      	nop
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr

0800193e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800193e:	b480      	push	{r7}
 8001940:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001942:	bf00      	nop
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001950:	f000 f98a 	bl	8001c68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001954:	bf00      	nop
 8001956:	bd80      	pop	{r7, pc}

08001958 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800195c:	4802      	ldr	r0, [pc, #8]	; (8001968 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800195e:	f002 ff75 	bl	800484c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001962:	bf00      	nop
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	20000348 	.word	0x20000348

0800196c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
	return 1;
 8001970:	2301      	movs	r3, #1
}
 8001972:	4618      	mov	r0, r3
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr

0800197c <_kill>:

int _kill(int pid, int sig)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 8001984:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001986:	f004 fc29 	bl	80061dc <__errno>
 800198a:	4603      	mov	r3, r0
 800198c:	2216      	movs	r2, #22
 800198e:	601a      	str	r2, [r3, #0]
	return -1;
 8001990:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001994:	4618      	mov	r0, r3
 8001996:	3708      	adds	r7, #8
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}

0800199c <_exit>:

void _exit (int status)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80019a4:	f04f 31ff 	mov.w	r1, #4294967295
 80019a8:	6878      	ldr	r0, [r7, #4]
 80019aa:	f7ff ffe7 	bl	800197c <_kill>
	while (1) {}		/* Make sure we hang here */
 80019ae:	e7fe      	b.n	80019ae <_exit+0x12>

080019b0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b086      	sub	sp, #24
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	60b9      	str	r1, [r7, #8]
 80019ba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019bc:	2300      	movs	r3, #0
 80019be:	617b      	str	r3, [r7, #20]
 80019c0:	e00a      	b.n	80019d8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80019c2:	f3af 8000 	nop.w
 80019c6:	4601      	mov	r1, r0
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	1c5a      	adds	r2, r3, #1
 80019cc:	60ba      	str	r2, [r7, #8]
 80019ce:	b2ca      	uxtb	r2, r1
 80019d0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	3301      	adds	r3, #1
 80019d6:	617b      	str	r3, [r7, #20]
 80019d8:	697a      	ldr	r2, [r7, #20]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	429a      	cmp	r2, r3
 80019de:	dbf0      	blt.n	80019c2 <_read+0x12>
	}

return len;
 80019e0:	687b      	ldr	r3, [r7, #4]
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3718      	adds	r7, #24
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}

080019ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019ea:	b580      	push	{r7, lr}
 80019ec:	b086      	sub	sp, #24
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	60f8      	str	r0, [r7, #12]
 80019f2:	60b9      	str	r1, [r7, #8]
 80019f4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f6:	2300      	movs	r3, #0
 80019f8:	617b      	str	r3, [r7, #20]
 80019fa:	e009      	b.n	8001a10 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	1c5a      	adds	r2, r3, #1
 8001a00:	60ba      	str	r2, [r7, #8]
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	4618      	mov	r0, r3
 8001a06:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	617b      	str	r3, [r7, #20]
 8001a10:	697a      	ldr	r2, [r7, #20]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	429a      	cmp	r2, r3
 8001a16:	dbf1      	blt.n	80019fc <_write+0x12>
	}
	return len;
 8001a18:	687b      	ldr	r3, [r7, #4]
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3718      	adds	r7, #24
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}

08001a22 <_close>:

int _close(int file)
{
 8001a22:	b480      	push	{r7}
 8001a24:	b083      	sub	sp, #12
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
	return -1;
 8001a2a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	370c      	adds	r7, #12
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr

08001a3a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a3a:	b480      	push	{r7}
 8001a3c:	b083      	sub	sp, #12
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	6078      	str	r0, [r7, #4]
 8001a42:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a4a:	605a      	str	r2, [r3, #4]
	return 0;
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr

08001a5a <_isatty>:

int _isatty(int file)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	b083      	sub	sp, #12
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
	return 1;
 8001a62:	2301      	movs	r3, #1
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr

08001a70 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b085      	sub	sp, #20
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	60f8      	str	r0, [r7, #12]
 8001a78:	60b9      	str	r1, [r7, #8]
 8001a7a:	607a      	str	r2, [r7, #4]
	return 0;
 8001a7c:	2300      	movs	r3, #0
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3714      	adds	r7, #20
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
	...

08001a8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b086      	sub	sp, #24
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a94:	4a14      	ldr	r2, [pc, #80]	; (8001ae8 <_sbrk+0x5c>)
 8001a96:	4b15      	ldr	r3, [pc, #84]	; (8001aec <_sbrk+0x60>)
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001aa0:	4b13      	ldr	r3, [pc, #76]	; (8001af0 <_sbrk+0x64>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d102      	bne.n	8001aae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001aa8:	4b11      	ldr	r3, [pc, #68]	; (8001af0 <_sbrk+0x64>)
 8001aaa:	4a12      	ldr	r2, [pc, #72]	; (8001af4 <_sbrk+0x68>)
 8001aac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aae:	4b10      	ldr	r3, [pc, #64]	; (8001af0 <_sbrk+0x64>)
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	693a      	ldr	r2, [r7, #16]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d207      	bcs.n	8001acc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001abc:	f004 fb8e 	bl	80061dc <__errno>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	220c      	movs	r2, #12
 8001ac4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8001aca:	e009      	b.n	8001ae0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001acc:	4b08      	ldr	r3, [pc, #32]	; (8001af0 <_sbrk+0x64>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ad2:	4b07      	ldr	r3, [pc, #28]	; (8001af0 <_sbrk+0x64>)
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	4413      	add	r3, r2
 8001ada:	4a05      	ldr	r2, [pc, #20]	; (8001af0 <_sbrk+0x64>)
 8001adc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ade:	68fb      	ldr	r3, [r7, #12]
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3718      	adds	r7, #24
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	20018000 	.word	0x20018000
 8001aec:	00000400 	.word	0x00000400
 8001af0:	20000208 	.word	0x20000208
 8001af4:	200003a8 	.word	0x200003a8

08001af8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001afc:	4b15      	ldr	r3, [pc, #84]	; (8001b54 <SystemInit+0x5c>)
 8001afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b02:	4a14      	ldr	r2, [pc, #80]	; (8001b54 <SystemInit+0x5c>)
 8001b04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001b0c:	4b12      	ldr	r3, [pc, #72]	; (8001b58 <SystemInit+0x60>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a11      	ldr	r2, [pc, #68]	; (8001b58 <SystemInit+0x60>)
 8001b12:	f043 0301 	orr.w	r3, r3, #1
 8001b16:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001b18:	4b0f      	ldr	r3, [pc, #60]	; (8001b58 <SystemInit+0x60>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001b1e:	4b0e      	ldr	r3, [pc, #56]	; (8001b58 <SystemInit+0x60>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a0d      	ldr	r2, [pc, #52]	; (8001b58 <SystemInit+0x60>)
 8001b24:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001b28:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001b2c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001b2e:	4b0a      	ldr	r3, [pc, #40]	; (8001b58 <SystemInit+0x60>)
 8001b30:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b34:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001b36:	4b08      	ldr	r3, [pc, #32]	; (8001b58 <SystemInit+0x60>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a07      	ldr	r2, [pc, #28]	; (8001b58 <SystemInit+0x60>)
 8001b3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b40:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001b42:	4b05      	ldr	r3, [pc, #20]	; (8001b58 <SystemInit+0x60>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	619a      	str	r2, [r3, #24]
}
 8001b48:	bf00      	nop
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	e000ed00 	.word	0xe000ed00
 8001b58:	40021000 	.word	0x40021000

08001b5c <Reset_Handler>:
 8001b5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b94 <LoopForever+0x2>
 8001b60:	f7ff ffca 	bl	8001af8 <SystemInit>
 8001b64:	2100      	movs	r1, #0
 8001b66:	e003      	b.n	8001b70 <LoopCopyDataInit>

08001b68 <CopyDataInit>:
 8001b68:	4b0b      	ldr	r3, [pc, #44]	; (8001b98 <LoopForever+0x6>)
 8001b6a:	585b      	ldr	r3, [r3, r1]
 8001b6c:	5043      	str	r3, [r0, r1]
 8001b6e:	3104      	adds	r1, #4

08001b70 <LoopCopyDataInit>:
 8001b70:	480a      	ldr	r0, [pc, #40]	; (8001b9c <LoopForever+0xa>)
 8001b72:	4b0b      	ldr	r3, [pc, #44]	; (8001ba0 <LoopForever+0xe>)
 8001b74:	1842      	adds	r2, r0, r1
 8001b76:	429a      	cmp	r2, r3
 8001b78:	d3f6      	bcc.n	8001b68 <CopyDataInit>
 8001b7a:	4a0a      	ldr	r2, [pc, #40]	; (8001ba4 <LoopForever+0x12>)
 8001b7c:	e002      	b.n	8001b84 <LoopFillZerobss>

08001b7e <FillZerobss>:
 8001b7e:	2300      	movs	r3, #0
 8001b80:	f842 3b04 	str.w	r3, [r2], #4

08001b84 <LoopFillZerobss>:
 8001b84:	4b08      	ldr	r3, [pc, #32]	; (8001ba8 <LoopForever+0x16>)
 8001b86:	429a      	cmp	r2, r3
 8001b88:	d3f9      	bcc.n	8001b7e <FillZerobss>
 8001b8a:	f004 fb2d 	bl	80061e8 <__libc_init_array>
 8001b8e:	f7ff faa9 	bl	80010e4 <main>

08001b92 <LoopForever>:
 8001b92:	e7fe      	b.n	8001b92 <LoopForever>
 8001b94:	20018000 	.word	0x20018000
 8001b98:	0800945c 	.word	0x0800945c
 8001b9c:	20000000 	.word	0x20000000
 8001ba0:	200001dc 	.word	0x200001dc
 8001ba4:	200001dc 	.word	0x200001dc
 8001ba8:	200003a8 	.word	0x200003a8

08001bac <ADC1_2_IRQHandler>:
 8001bac:	e7fe      	b.n	8001bac <ADC1_2_IRQHandler>
	...

08001bb0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bba:	4b0c      	ldr	r3, [pc, #48]	; (8001bec <HAL_Init+0x3c>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a0b      	ldr	r2, [pc, #44]	; (8001bec <HAL_Init+0x3c>)
 8001bc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bc4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bc6:	2003      	movs	r0, #3
 8001bc8:	f000 f962 	bl	8001e90 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bcc:	2000      	movs	r0, #0
 8001bce:	f000 f80f 	bl	8001bf0 <HAL_InitTick>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d002      	beq.n	8001bde <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	71fb      	strb	r3, [r7, #7]
 8001bdc:	e001      	b.n	8001be2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001bde:	f7ff fd59 	bl	8001694 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001be2:	79fb      	ldrb	r3, [r7, #7]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3708      	adds	r7, #8
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	40022000 	.word	0x40022000

08001bf0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001bfc:	4b17      	ldr	r3, [pc, #92]	; (8001c5c <HAL_InitTick+0x6c>)
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d023      	beq.n	8001c4c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001c04:	4b16      	ldr	r3, [pc, #88]	; (8001c60 <HAL_InitTick+0x70>)
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	4b14      	ldr	r3, [pc, #80]	; (8001c5c <HAL_InitTick+0x6c>)
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c12:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f000 f96d 	bl	8001efa <HAL_SYSTICK_Config>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d10f      	bne.n	8001c46 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2b0f      	cmp	r3, #15
 8001c2a:	d809      	bhi.n	8001c40 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	6879      	ldr	r1, [r7, #4]
 8001c30:	f04f 30ff 	mov.w	r0, #4294967295
 8001c34:	f000 f937 	bl	8001ea6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c38:	4a0a      	ldr	r2, [pc, #40]	; (8001c64 <HAL_InitTick+0x74>)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6013      	str	r3, [r2, #0]
 8001c3e:	e007      	b.n	8001c50 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	73fb      	strb	r3, [r7, #15]
 8001c44:	e004      	b.n	8001c50 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	73fb      	strb	r3, [r7, #15]
 8001c4a:	e001      	b.n	8001c50 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3710      	adds	r7, #16
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000008 	.word	0x20000008
 8001c60:	20000000 	.word	0x20000000
 8001c64:	20000004 	.word	0x20000004

08001c68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c6c:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <HAL_IncTick+0x20>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	461a      	mov	r2, r3
 8001c72:	4b06      	ldr	r3, [pc, #24]	; (8001c8c <HAL_IncTick+0x24>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4413      	add	r3, r2
 8001c78:	4a04      	ldr	r2, [pc, #16]	; (8001c8c <HAL_IncTick+0x24>)
 8001c7a:	6013      	str	r3, [r2, #0]
}
 8001c7c:	bf00      	nop
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	20000008 	.word	0x20000008
 8001c8c:	20000394 	.word	0x20000394

08001c90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  return uwTick;
 8001c94:	4b03      	ldr	r3, [pc, #12]	; (8001ca4 <HAL_GetTick+0x14>)
 8001c96:	681b      	ldr	r3, [r3, #0]
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	20000394 	.word	0x20000394

08001ca8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cb0:	f7ff ffee 	bl	8001c90 <HAL_GetTick>
 8001cb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cc0:	d005      	beq.n	8001cce <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001cc2:	4b0a      	ldr	r3, [pc, #40]	; (8001cec <HAL_Delay+0x44>)
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	4413      	add	r3, r2
 8001ccc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cce:	bf00      	nop
 8001cd0:	f7ff ffde 	bl	8001c90 <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	68fa      	ldr	r2, [r7, #12]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d8f7      	bhi.n	8001cd0 <HAL_Delay+0x28>
  {
  }
}
 8001ce0:	bf00      	nop
 8001ce2:	bf00      	nop
 8001ce4:	3710      	adds	r7, #16
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20000008 	.word	0x20000008

08001cf0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f003 0307 	and.w	r3, r3, #7
 8001cfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d00:	4b0c      	ldr	r3, [pc, #48]	; (8001d34 <__NVIC_SetPriorityGrouping+0x44>)
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d06:	68ba      	ldr	r2, [r7, #8]
 8001d08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d22:	4a04      	ldr	r2, [pc, #16]	; (8001d34 <__NVIC_SetPriorityGrouping+0x44>)
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	60d3      	str	r3, [r2, #12]
}
 8001d28:	bf00      	nop
 8001d2a:	3714      	adds	r7, #20
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr
 8001d34:	e000ed00 	.word	0xe000ed00

08001d38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d3c:	4b04      	ldr	r3, [pc, #16]	; (8001d50 <__NVIC_GetPriorityGrouping+0x18>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	0a1b      	lsrs	r3, r3, #8
 8001d42:	f003 0307 	and.w	r3, r3, #7
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr
 8001d50:	e000ed00 	.word	0xe000ed00

08001d54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	db0b      	blt.n	8001d7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d66:	79fb      	ldrb	r3, [r7, #7]
 8001d68:	f003 021f 	and.w	r2, r3, #31
 8001d6c:	4907      	ldr	r1, [pc, #28]	; (8001d8c <__NVIC_EnableIRQ+0x38>)
 8001d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d72:	095b      	lsrs	r3, r3, #5
 8001d74:	2001      	movs	r0, #1
 8001d76:	fa00 f202 	lsl.w	r2, r0, r2
 8001d7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d7e:	bf00      	nop
 8001d80:	370c      	adds	r7, #12
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	e000e100 	.word	0xe000e100

08001d90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	4603      	mov	r3, r0
 8001d98:	6039      	str	r1, [r7, #0]
 8001d9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	db0a      	blt.n	8001dba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	b2da      	uxtb	r2, r3
 8001da8:	490c      	ldr	r1, [pc, #48]	; (8001ddc <__NVIC_SetPriority+0x4c>)
 8001daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dae:	0112      	lsls	r2, r2, #4
 8001db0:	b2d2      	uxtb	r2, r2
 8001db2:	440b      	add	r3, r1
 8001db4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001db8:	e00a      	b.n	8001dd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	b2da      	uxtb	r2, r3
 8001dbe:	4908      	ldr	r1, [pc, #32]	; (8001de0 <__NVIC_SetPriority+0x50>)
 8001dc0:	79fb      	ldrb	r3, [r7, #7]
 8001dc2:	f003 030f 	and.w	r3, r3, #15
 8001dc6:	3b04      	subs	r3, #4
 8001dc8:	0112      	lsls	r2, r2, #4
 8001dca:	b2d2      	uxtb	r2, r2
 8001dcc:	440b      	add	r3, r1
 8001dce:	761a      	strb	r2, [r3, #24]
}
 8001dd0:	bf00      	nop
 8001dd2:	370c      	adds	r7, #12
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr
 8001ddc:	e000e100 	.word	0xe000e100
 8001de0:	e000ed00 	.word	0xe000ed00

08001de4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b089      	sub	sp, #36	; 0x24
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	60f8      	str	r0, [r7, #12]
 8001dec:	60b9      	str	r1, [r7, #8]
 8001dee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	f003 0307 	and.w	r3, r3, #7
 8001df6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	f1c3 0307 	rsb	r3, r3, #7
 8001dfe:	2b04      	cmp	r3, #4
 8001e00:	bf28      	it	cs
 8001e02:	2304      	movcs	r3, #4
 8001e04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e06:	69fb      	ldr	r3, [r7, #28]
 8001e08:	3304      	adds	r3, #4
 8001e0a:	2b06      	cmp	r3, #6
 8001e0c:	d902      	bls.n	8001e14 <NVIC_EncodePriority+0x30>
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	3b03      	subs	r3, #3
 8001e12:	e000      	b.n	8001e16 <NVIC_EncodePriority+0x32>
 8001e14:	2300      	movs	r3, #0
 8001e16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e18:	f04f 32ff 	mov.w	r2, #4294967295
 8001e1c:	69bb      	ldr	r3, [r7, #24]
 8001e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e22:	43da      	mvns	r2, r3
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	401a      	ands	r2, r3
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	fa01 f303 	lsl.w	r3, r1, r3
 8001e36:	43d9      	mvns	r1, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e3c:	4313      	orrs	r3, r2
         );
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3724      	adds	r7, #36	; 0x24
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr
	...

08001e4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b082      	sub	sp, #8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	3b01      	subs	r3, #1
 8001e58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e5c:	d301      	bcc.n	8001e62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e00f      	b.n	8001e82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e62:	4a0a      	ldr	r2, [pc, #40]	; (8001e8c <SysTick_Config+0x40>)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	3b01      	subs	r3, #1
 8001e68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e6a:	210f      	movs	r1, #15
 8001e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e70:	f7ff ff8e 	bl	8001d90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e74:	4b05      	ldr	r3, [pc, #20]	; (8001e8c <SysTick_Config+0x40>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e7a:	4b04      	ldr	r3, [pc, #16]	; (8001e8c <SysTick_Config+0x40>)
 8001e7c:	2207      	movs	r2, #7
 8001e7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e80:	2300      	movs	r3, #0
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3708      	adds	r7, #8
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	e000e010 	.word	0xe000e010

08001e90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	f7ff ff29 	bl	8001cf0 <__NVIC_SetPriorityGrouping>
}
 8001e9e:	bf00      	nop
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}

08001ea6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	b086      	sub	sp, #24
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	4603      	mov	r3, r0
 8001eae:	60b9      	str	r1, [r7, #8]
 8001eb0:	607a      	str	r2, [r7, #4]
 8001eb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001eb8:	f7ff ff3e 	bl	8001d38 <__NVIC_GetPriorityGrouping>
 8001ebc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	68b9      	ldr	r1, [r7, #8]
 8001ec2:	6978      	ldr	r0, [r7, #20]
 8001ec4:	f7ff ff8e 	bl	8001de4 <NVIC_EncodePriority>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ece:	4611      	mov	r1, r2
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7ff ff5d 	bl	8001d90 <__NVIC_SetPriority>
}
 8001ed6:	bf00      	nop
 8001ed8:	3718      	adds	r7, #24
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}

08001ede <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b082      	sub	sp, #8
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7ff ff31 	bl	8001d54 <__NVIC_EnableIRQ>
}
 8001ef2:	bf00      	nop
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001efa:	b580      	push	{r7, lr}
 8001efc:	b082      	sub	sp, #8
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f7ff ffa2 	bl	8001e4c <SysTick_Config>
 8001f08:	4603      	mov	r3, r0
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3708      	adds	r7, #8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
	...

08001f14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b087      	sub	sp, #28
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f22:	e17f      	b.n	8002224 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	2101      	movs	r1, #1
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f30:	4013      	ands	r3, r2
 8001f32:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	f000 8171 	beq.w	800221e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d00b      	beq.n	8001f5c <HAL_GPIO_Init+0x48>
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d007      	beq.n	8001f5c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f50:	2b11      	cmp	r3, #17
 8001f52:	d003      	beq.n	8001f5c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	2b12      	cmp	r3, #18
 8001f5a:	d130      	bne.n	8001fbe <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	2203      	movs	r2, #3
 8001f68:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6c:	43db      	mvns	r3, r3
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	4013      	ands	r3, r2
 8001f72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	68da      	ldr	r2, [r3, #12]
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	005b      	lsls	r3, r3, #1
 8001f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f80:	693a      	ldr	r2, [r7, #16]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	693a      	ldr	r2, [r7, #16]
 8001f8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f92:	2201      	movs	r2, #1
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9a:	43db      	mvns	r3, r3
 8001f9c:	693a      	ldr	r2, [r7, #16]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	091b      	lsrs	r3, r3, #4
 8001fa8:	f003 0201 	and.w	r2, r3, #1
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	693a      	ldr	r2, [r7, #16]
 8001fbc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f003 0303 	and.w	r3, r3, #3
 8001fc6:	2b03      	cmp	r3, #3
 8001fc8:	d118      	bne.n	8001ffc <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd8:	43db      	mvns	r3, r3
 8001fda:	693a      	ldr	r2, [r7, #16]
 8001fdc:	4013      	ands	r3, r2
 8001fde:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	08db      	lsrs	r3, r3, #3
 8001fe6:	f003 0201 	and.w	r2, r3, #1
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff0:	693a      	ldr	r2, [r7, #16]
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	693a      	ldr	r2, [r7, #16]
 8001ffa:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	2203      	movs	r2, #3
 8002008:	fa02 f303 	lsl.w	r3, r2, r3
 800200c:	43db      	mvns	r3, r3
 800200e:	693a      	ldr	r2, [r7, #16]
 8002010:	4013      	ands	r3, r2
 8002012:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	689a      	ldr	r2, [r3, #8]
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	693a      	ldr	r2, [r7, #16]
 8002022:	4313      	orrs	r3, r2
 8002024:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	693a      	ldr	r2, [r7, #16]
 800202a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	2b02      	cmp	r3, #2
 8002032:	d003      	beq.n	800203c <HAL_GPIO_Init+0x128>
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	2b12      	cmp	r3, #18
 800203a:	d123      	bne.n	8002084 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	08da      	lsrs	r2, r3, #3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	3208      	adds	r2, #8
 8002044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002048:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	f003 0307 	and.w	r3, r3, #7
 8002050:	009b      	lsls	r3, r3, #2
 8002052:	220f      	movs	r2, #15
 8002054:	fa02 f303 	lsl.w	r3, r2, r3
 8002058:	43db      	mvns	r3, r3
 800205a:	693a      	ldr	r2, [r7, #16]
 800205c:	4013      	ands	r3, r2
 800205e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	691a      	ldr	r2, [r3, #16]
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	f003 0307 	and.w	r3, r3, #7
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	fa02 f303 	lsl.w	r3, r2, r3
 8002070:	693a      	ldr	r2, [r7, #16]
 8002072:	4313      	orrs	r3, r2
 8002074:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	08da      	lsrs	r2, r3, #3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	3208      	adds	r2, #8
 800207e:	6939      	ldr	r1, [r7, #16]
 8002080:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	005b      	lsls	r3, r3, #1
 800208e:	2203      	movs	r2, #3
 8002090:	fa02 f303 	lsl.w	r3, r2, r3
 8002094:	43db      	mvns	r3, r3
 8002096:	693a      	ldr	r2, [r7, #16]
 8002098:	4013      	ands	r3, r2
 800209a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f003 0203 	and.w	r2, r3, #3
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	005b      	lsls	r3, r3, #1
 80020a8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ac:	693a      	ldr	r2, [r7, #16]
 80020ae:	4313      	orrs	r3, r2
 80020b0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	693a      	ldr	r2, [r7, #16]
 80020b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	f000 80ac 	beq.w	800221e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020c6:	4b5f      	ldr	r3, [pc, #380]	; (8002244 <HAL_GPIO_Init+0x330>)
 80020c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020ca:	4a5e      	ldr	r2, [pc, #376]	; (8002244 <HAL_GPIO_Init+0x330>)
 80020cc:	f043 0301 	orr.w	r3, r3, #1
 80020d0:	6613      	str	r3, [r2, #96]	; 0x60
 80020d2:	4b5c      	ldr	r3, [pc, #368]	; (8002244 <HAL_GPIO_Init+0x330>)
 80020d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020d6:	f003 0301 	and.w	r3, r3, #1
 80020da:	60bb      	str	r3, [r7, #8]
 80020dc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80020de:	4a5a      	ldr	r2, [pc, #360]	; (8002248 <HAL_GPIO_Init+0x334>)
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	089b      	lsrs	r3, r3, #2
 80020e4:	3302      	adds	r3, #2
 80020e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	f003 0303 	and.w	r3, r3, #3
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	220f      	movs	r2, #15
 80020f6:	fa02 f303 	lsl.w	r3, r2, r3
 80020fa:	43db      	mvns	r3, r3
 80020fc:	693a      	ldr	r2, [r7, #16]
 80020fe:	4013      	ands	r3, r2
 8002100:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002108:	d025      	beq.n	8002156 <HAL_GPIO_Init+0x242>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a4f      	ldr	r2, [pc, #316]	; (800224c <HAL_GPIO_Init+0x338>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d01f      	beq.n	8002152 <HAL_GPIO_Init+0x23e>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a4e      	ldr	r2, [pc, #312]	; (8002250 <HAL_GPIO_Init+0x33c>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d019      	beq.n	800214e <HAL_GPIO_Init+0x23a>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4a4d      	ldr	r2, [pc, #308]	; (8002254 <HAL_GPIO_Init+0x340>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d013      	beq.n	800214a <HAL_GPIO_Init+0x236>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4a4c      	ldr	r2, [pc, #304]	; (8002258 <HAL_GPIO_Init+0x344>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d00d      	beq.n	8002146 <HAL_GPIO_Init+0x232>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4a4b      	ldr	r2, [pc, #300]	; (800225c <HAL_GPIO_Init+0x348>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d007      	beq.n	8002142 <HAL_GPIO_Init+0x22e>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4a4a      	ldr	r2, [pc, #296]	; (8002260 <HAL_GPIO_Init+0x34c>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d101      	bne.n	800213e <HAL_GPIO_Init+0x22a>
 800213a:	2306      	movs	r3, #6
 800213c:	e00c      	b.n	8002158 <HAL_GPIO_Init+0x244>
 800213e:	2307      	movs	r3, #7
 8002140:	e00a      	b.n	8002158 <HAL_GPIO_Init+0x244>
 8002142:	2305      	movs	r3, #5
 8002144:	e008      	b.n	8002158 <HAL_GPIO_Init+0x244>
 8002146:	2304      	movs	r3, #4
 8002148:	e006      	b.n	8002158 <HAL_GPIO_Init+0x244>
 800214a:	2303      	movs	r3, #3
 800214c:	e004      	b.n	8002158 <HAL_GPIO_Init+0x244>
 800214e:	2302      	movs	r3, #2
 8002150:	e002      	b.n	8002158 <HAL_GPIO_Init+0x244>
 8002152:	2301      	movs	r3, #1
 8002154:	e000      	b.n	8002158 <HAL_GPIO_Init+0x244>
 8002156:	2300      	movs	r3, #0
 8002158:	697a      	ldr	r2, [r7, #20]
 800215a:	f002 0203 	and.w	r2, r2, #3
 800215e:	0092      	lsls	r2, r2, #2
 8002160:	4093      	lsls	r3, r2
 8002162:	693a      	ldr	r2, [r7, #16]
 8002164:	4313      	orrs	r3, r2
 8002166:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002168:	4937      	ldr	r1, [pc, #220]	; (8002248 <HAL_GPIO_Init+0x334>)
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	089b      	lsrs	r3, r3, #2
 800216e:	3302      	adds	r3, #2
 8002170:	693a      	ldr	r2, [r7, #16]
 8002172:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002176:	4b3b      	ldr	r3, [pc, #236]	; (8002264 <HAL_GPIO_Init+0x350>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	43db      	mvns	r3, r3
 8002180:	693a      	ldr	r2, [r7, #16]
 8002182:	4013      	ands	r3, r2
 8002184:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d003      	beq.n	800219a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002192:	693a      	ldr	r2, [r7, #16]
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	4313      	orrs	r3, r2
 8002198:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800219a:	4a32      	ldr	r2, [pc, #200]	; (8002264 <HAL_GPIO_Init+0x350>)
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80021a0:	4b30      	ldr	r3, [pc, #192]	; (8002264 <HAL_GPIO_Init+0x350>)
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	43db      	mvns	r3, r3
 80021aa:	693a      	ldr	r2, [r7, #16]
 80021ac:	4013      	ands	r3, r2
 80021ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d003      	beq.n	80021c4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80021bc:	693a      	ldr	r2, [r7, #16]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80021c4:	4a27      	ldr	r2, [pc, #156]	; (8002264 <HAL_GPIO_Init+0x350>)
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80021ca:	4b26      	ldr	r3, [pc, #152]	; (8002264 <HAL_GPIO_Init+0x350>)
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	43db      	mvns	r3, r3
 80021d4:	693a      	ldr	r2, [r7, #16]
 80021d6:	4013      	ands	r3, r2
 80021d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d003      	beq.n	80021ee <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80021e6:	693a      	ldr	r2, [r7, #16]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80021ee:	4a1d      	ldr	r2, [pc, #116]	; (8002264 <HAL_GPIO_Init+0x350>)
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80021f4:	4b1b      	ldr	r3, [pc, #108]	; (8002264 <HAL_GPIO_Init+0x350>)
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	43db      	mvns	r3, r3
 80021fe:	693a      	ldr	r2, [r7, #16]
 8002200:	4013      	ands	r3, r2
 8002202:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800220c:	2b00      	cmp	r3, #0
 800220e:	d003      	beq.n	8002218 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002210:	693a      	ldr	r2, [r7, #16]
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	4313      	orrs	r3, r2
 8002216:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002218:	4a12      	ldr	r2, [pc, #72]	; (8002264 <HAL_GPIO_Init+0x350>)
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	3301      	adds	r3, #1
 8002222:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	fa22 f303 	lsr.w	r3, r2, r3
 800222e:	2b00      	cmp	r3, #0
 8002230:	f47f ae78 	bne.w	8001f24 <HAL_GPIO_Init+0x10>
  }
}
 8002234:	bf00      	nop
 8002236:	bf00      	nop
 8002238:	371c      	adds	r7, #28
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	40021000 	.word	0x40021000
 8002248:	40010000 	.word	0x40010000
 800224c:	48000400 	.word	0x48000400
 8002250:	48000800 	.word	0x48000800
 8002254:	48000c00 	.word	0x48000c00
 8002258:	48001000 	.word	0x48001000
 800225c:	48001400 	.word	0x48001400
 8002260:	48001800 	.word	0x48001800
 8002264:	40010400 	.word	0x40010400

08002268 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	460b      	mov	r3, r1
 8002272:	807b      	strh	r3, [r7, #2]
 8002274:	4613      	mov	r3, r2
 8002276:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002278:	787b      	ldrb	r3, [r7, #1]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d003      	beq.n	8002286 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800227e:	887a      	ldrh	r2, [r7, #2]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002284:	e002      	b.n	800228c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002286:	887a      	ldrh	r2, [r7, #2]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800228c:	bf00      	nop
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800229c:	4b04      	ldr	r3, [pc, #16]	; (80022b0 <HAL_PWREx_GetVoltageRange+0x18>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	40007000 	.word	0x40007000

080022b4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b085      	sub	sp, #20
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022c2:	d130      	bne.n	8002326 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80022c4:	4b23      	ldr	r3, [pc, #140]	; (8002354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80022cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022d0:	d038      	beq.n	8002344 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80022d2:	4b20      	ldr	r3, [pc, #128]	; (8002354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80022da:	4a1e      	ldr	r2, [pc, #120]	; (8002354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022dc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022e0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80022e2:	4b1d      	ldr	r3, [pc, #116]	; (8002358 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	2232      	movs	r2, #50	; 0x32
 80022e8:	fb02 f303 	mul.w	r3, r2, r3
 80022ec:	4a1b      	ldr	r2, [pc, #108]	; (800235c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80022ee:	fba2 2303 	umull	r2, r3, r2, r3
 80022f2:	0c9b      	lsrs	r3, r3, #18
 80022f4:	3301      	adds	r3, #1
 80022f6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022f8:	e002      	b.n	8002300 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	3b01      	subs	r3, #1
 80022fe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002300:	4b14      	ldr	r3, [pc, #80]	; (8002354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002302:	695b      	ldr	r3, [r3, #20]
 8002304:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002308:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800230c:	d102      	bne.n	8002314 <HAL_PWREx_ControlVoltageScaling+0x60>
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d1f2      	bne.n	80022fa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002314:	4b0f      	ldr	r3, [pc, #60]	; (8002354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002316:	695b      	ldr	r3, [r3, #20]
 8002318:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800231c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002320:	d110      	bne.n	8002344 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e00f      	b.n	8002346 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002326:	4b0b      	ldr	r3, [pc, #44]	; (8002354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800232e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002332:	d007      	beq.n	8002344 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002334:	4b07      	ldr	r3, [pc, #28]	; (8002354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800233c:	4a05      	ldr	r2, [pc, #20]	; (8002354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800233e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002342:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002344:	2300      	movs	r3, #0
}
 8002346:	4618      	mov	r0, r3
 8002348:	3714      	adds	r7, #20
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr
 8002352:	bf00      	nop
 8002354:	40007000 	.word	0x40007000
 8002358:	20000000 	.word	0x20000000
 800235c:	431bde83 	.word	0x431bde83

08002360 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b088      	sub	sp, #32
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d101      	bne.n	8002372 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e3d4      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002372:	4ba1      	ldr	r3, [pc, #644]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	f003 030c 	and.w	r3, r3, #12
 800237a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800237c:	4b9e      	ldr	r3, [pc, #632]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	f003 0303 	and.w	r3, r3, #3
 8002384:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0310 	and.w	r3, r3, #16
 800238e:	2b00      	cmp	r3, #0
 8002390:	f000 80e4 	beq.w	800255c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d007      	beq.n	80023aa <HAL_RCC_OscConfig+0x4a>
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	2b0c      	cmp	r3, #12
 800239e:	f040 808b 	bne.w	80024b8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	f040 8087 	bne.w	80024b8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80023aa:	4b93      	ldr	r3, [pc, #588]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 0302 	and.w	r3, r3, #2
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d005      	beq.n	80023c2 <HAL_RCC_OscConfig+0x62>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	699b      	ldr	r3, [r3, #24]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d101      	bne.n	80023c2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e3ac      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6a1a      	ldr	r2, [r3, #32]
 80023c6:	4b8c      	ldr	r3, [pc, #560]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 0308 	and.w	r3, r3, #8
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d004      	beq.n	80023dc <HAL_RCC_OscConfig+0x7c>
 80023d2:	4b89      	ldr	r3, [pc, #548]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023da:	e005      	b.n	80023e8 <HAL_RCC_OscConfig+0x88>
 80023dc:	4b86      	ldr	r3, [pc, #536]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 80023de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023e2:	091b      	lsrs	r3, r3, #4
 80023e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d223      	bcs.n	8002434 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a1b      	ldr	r3, [r3, #32]
 80023f0:	4618      	mov	r0, r3
 80023f2:	f000 fd41 	bl	8002e78 <RCC_SetFlashLatencyFromMSIRange>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e38d      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002400:	4b7d      	ldr	r3, [pc, #500]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a7c      	ldr	r2, [pc, #496]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 8002406:	f043 0308 	orr.w	r3, r3, #8
 800240a:	6013      	str	r3, [r2, #0]
 800240c:	4b7a      	ldr	r3, [pc, #488]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6a1b      	ldr	r3, [r3, #32]
 8002418:	4977      	ldr	r1, [pc, #476]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 800241a:	4313      	orrs	r3, r2
 800241c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800241e:	4b76      	ldr	r3, [pc, #472]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	69db      	ldr	r3, [r3, #28]
 800242a:	021b      	lsls	r3, r3, #8
 800242c:	4972      	ldr	r1, [pc, #456]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 800242e:	4313      	orrs	r3, r2
 8002430:	604b      	str	r3, [r1, #4]
 8002432:	e025      	b.n	8002480 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002434:	4b70      	ldr	r3, [pc, #448]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a6f      	ldr	r2, [pc, #444]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 800243a:	f043 0308 	orr.w	r3, r3, #8
 800243e:	6013      	str	r3, [r2, #0]
 8002440:	4b6d      	ldr	r3, [pc, #436]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6a1b      	ldr	r3, [r3, #32]
 800244c:	496a      	ldr	r1, [pc, #424]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 800244e:	4313      	orrs	r3, r2
 8002450:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002452:	4b69      	ldr	r3, [pc, #420]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	69db      	ldr	r3, [r3, #28]
 800245e:	021b      	lsls	r3, r3, #8
 8002460:	4965      	ldr	r1, [pc, #404]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 8002462:	4313      	orrs	r3, r2
 8002464:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002466:	69bb      	ldr	r3, [r7, #24]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d109      	bne.n	8002480 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6a1b      	ldr	r3, [r3, #32]
 8002470:	4618      	mov	r0, r3
 8002472:	f000 fd01 	bl	8002e78 <RCC_SetFlashLatencyFromMSIRange>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d001      	beq.n	8002480 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	e34d      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002480:	f000 fc36 	bl	8002cf0 <HAL_RCC_GetSysClockFreq>
 8002484:	4602      	mov	r2, r0
 8002486:	4b5c      	ldr	r3, [pc, #368]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	091b      	lsrs	r3, r3, #4
 800248c:	f003 030f 	and.w	r3, r3, #15
 8002490:	495a      	ldr	r1, [pc, #360]	; (80025fc <HAL_RCC_OscConfig+0x29c>)
 8002492:	5ccb      	ldrb	r3, [r1, r3]
 8002494:	f003 031f 	and.w	r3, r3, #31
 8002498:	fa22 f303 	lsr.w	r3, r2, r3
 800249c:	4a58      	ldr	r2, [pc, #352]	; (8002600 <HAL_RCC_OscConfig+0x2a0>)
 800249e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80024a0:	4b58      	ldr	r3, [pc, #352]	; (8002604 <HAL_RCC_OscConfig+0x2a4>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7ff fba3 	bl	8001bf0 <HAL_InitTick>
 80024aa:	4603      	mov	r3, r0
 80024ac:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80024ae:	7bfb      	ldrb	r3, [r7, #15]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d052      	beq.n	800255a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80024b4:	7bfb      	ldrb	r3, [r7, #15]
 80024b6:	e331      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	699b      	ldr	r3, [r3, #24]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d032      	beq.n	8002526 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80024c0:	4b4d      	ldr	r3, [pc, #308]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a4c      	ldr	r2, [pc, #304]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 80024c6:	f043 0301 	orr.w	r3, r3, #1
 80024ca:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80024cc:	f7ff fbe0 	bl	8001c90 <HAL_GetTick>
 80024d0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80024d2:	e008      	b.n	80024e6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80024d4:	f7ff fbdc 	bl	8001c90 <HAL_GetTick>
 80024d8:	4602      	mov	r2, r0
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d901      	bls.n	80024e6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80024e2:	2303      	movs	r3, #3
 80024e4:	e31a      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80024e6:	4b44      	ldr	r3, [pc, #272]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 0302 	and.w	r3, r3, #2
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d0f0      	beq.n	80024d4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024f2:	4b41      	ldr	r3, [pc, #260]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a40      	ldr	r2, [pc, #256]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 80024f8:	f043 0308 	orr.w	r3, r3, #8
 80024fc:	6013      	str	r3, [r2, #0]
 80024fe:	4b3e      	ldr	r3, [pc, #248]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6a1b      	ldr	r3, [r3, #32]
 800250a:	493b      	ldr	r1, [pc, #236]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 800250c:	4313      	orrs	r3, r2
 800250e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002510:	4b39      	ldr	r3, [pc, #228]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	69db      	ldr	r3, [r3, #28]
 800251c:	021b      	lsls	r3, r3, #8
 800251e:	4936      	ldr	r1, [pc, #216]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 8002520:	4313      	orrs	r3, r2
 8002522:	604b      	str	r3, [r1, #4]
 8002524:	e01a      	b.n	800255c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002526:	4b34      	ldr	r3, [pc, #208]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a33      	ldr	r2, [pc, #204]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 800252c:	f023 0301 	bic.w	r3, r3, #1
 8002530:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002532:	f7ff fbad 	bl	8001c90 <HAL_GetTick>
 8002536:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002538:	e008      	b.n	800254c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800253a:	f7ff fba9 	bl	8001c90 <HAL_GetTick>
 800253e:	4602      	mov	r2, r0
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	1ad3      	subs	r3, r2, r3
 8002544:	2b02      	cmp	r3, #2
 8002546:	d901      	bls.n	800254c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002548:	2303      	movs	r3, #3
 800254a:	e2e7      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800254c:	4b2a      	ldr	r3, [pc, #168]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f003 0302 	and.w	r3, r3, #2
 8002554:	2b00      	cmp	r3, #0
 8002556:	d1f0      	bne.n	800253a <HAL_RCC_OscConfig+0x1da>
 8002558:	e000      	b.n	800255c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800255a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0301 	and.w	r3, r3, #1
 8002564:	2b00      	cmp	r3, #0
 8002566:	d074      	beq.n	8002652 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002568:	69bb      	ldr	r3, [r7, #24]
 800256a:	2b08      	cmp	r3, #8
 800256c:	d005      	beq.n	800257a <HAL_RCC_OscConfig+0x21a>
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	2b0c      	cmp	r3, #12
 8002572:	d10e      	bne.n	8002592 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	2b03      	cmp	r3, #3
 8002578:	d10b      	bne.n	8002592 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800257a:	4b1f      	ldr	r3, [pc, #124]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002582:	2b00      	cmp	r3, #0
 8002584:	d064      	beq.n	8002650 <HAL_RCC_OscConfig+0x2f0>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d160      	bne.n	8002650 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e2c4      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800259a:	d106      	bne.n	80025aa <HAL_RCC_OscConfig+0x24a>
 800259c:	4b16      	ldr	r3, [pc, #88]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a15      	ldr	r2, [pc, #84]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 80025a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025a6:	6013      	str	r3, [r2, #0]
 80025a8:	e01d      	b.n	80025e6 <HAL_RCC_OscConfig+0x286>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025b2:	d10c      	bne.n	80025ce <HAL_RCC_OscConfig+0x26e>
 80025b4:	4b10      	ldr	r3, [pc, #64]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a0f      	ldr	r2, [pc, #60]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 80025ba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025be:	6013      	str	r3, [r2, #0]
 80025c0:	4b0d      	ldr	r3, [pc, #52]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a0c      	ldr	r2, [pc, #48]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 80025c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025ca:	6013      	str	r3, [r2, #0]
 80025cc:	e00b      	b.n	80025e6 <HAL_RCC_OscConfig+0x286>
 80025ce:	4b0a      	ldr	r3, [pc, #40]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a09      	ldr	r2, [pc, #36]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 80025d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025d8:	6013      	str	r3, [r2, #0]
 80025da:	4b07      	ldr	r3, [pc, #28]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a06      	ldr	r2, [pc, #24]	; (80025f8 <HAL_RCC_OscConfig+0x298>)
 80025e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025e4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d01c      	beq.n	8002628 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ee:	f7ff fb4f 	bl	8001c90 <HAL_GetTick>
 80025f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025f4:	e011      	b.n	800261a <HAL_RCC_OscConfig+0x2ba>
 80025f6:	bf00      	nop
 80025f8:	40021000 	.word	0x40021000
 80025fc:	08009020 	.word	0x08009020
 8002600:	20000000 	.word	0x20000000
 8002604:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002608:	f7ff fb42 	bl	8001c90 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	2b64      	cmp	r3, #100	; 0x64
 8002614:	d901      	bls.n	800261a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002616:	2303      	movs	r3, #3
 8002618:	e280      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800261a:	4baf      	ldr	r3, [pc, #700]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d0f0      	beq.n	8002608 <HAL_RCC_OscConfig+0x2a8>
 8002626:	e014      	b.n	8002652 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002628:	f7ff fb32 	bl	8001c90 <HAL_GetTick>
 800262c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800262e:	e008      	b.n	8002642 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002630:	f7ff fb2e 	bl	8001c90 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	2b64      	cmp	r3, #100	; 0x64
 800263c:	d901      	bls.n	8002642 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800263e:	2303      	movs	r3, #3
 8002640:	e26c      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002642:	4ba5      	ldr	r3, [pc, #660]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1f0      	bne.n	8002630 <HAL_RCC_OscConfig+0x2d0>
 800264e:	e000      	b.n	8002652 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002650:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 0302 	and.w	r3, r3, #2
 800265a:	2b00      	cmp	r3, #0
 800265c:	d060      	beq.n	8002720 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800265e:	69bb      	ldr	r3, [r7, #24]
 8002660:	2b04      	cmp	r3, #4
 8002662:	d005      	beq.n	8002670 <HAL_RCC_OscConfig+0x310>
 8002664:	69bb      	ldr	r3, [r7, #24]
 8002666:	2b0c      	cmp	r3, #12
 8002668:	d119      	bne.n	800269e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	2b02      	cmp	r3, #2
 800266e:	d116      	bne.n	800269e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002670:	4b99      	ldr	r3, [pc, #612]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002678:	2b00      	cmp	r3, #0
 800267a:	d005      	beq.n	8002688 <HAL_RCC_OscConfig+0x328>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d101      	bne.n	8002688 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e249      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002688:	4b93      	ldr	r3, [pc, #588]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	691b      	ldr	r3, [r3, #16]
 8002694:	061b      	lsls	r3, r3, #24
 8002696:	4990      	ldr	r1, [pc, #576]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 8002698:	4313      	orrs	r3, r2
 800269a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800269c:	e040      	b.n	8002720 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	68db      	ldr	r3, [r3, #12]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d023      	beq.n	80026ee <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026a6:	4b8c      	ldr	r3, [pc, #560]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a8b      	ldr	r2, [pc, #556]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 80026ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b2:	f7ff faed 	bl	8001c90 <HAL_GetTick>
 80026b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026b8:	e008      	b.n	80026cc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026ba:	f7ff fae9 	bl	8001c90 <HAL_GetTick>
 80026be:	4602      	mov	r2, r0
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	1ad3      	subs	r3, r2, r3
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	d901      	bls.n	80026cc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	e227      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026cc:	4b82      	ldr	r3, [pc, #520]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d0f0      	beq.n	80026ba <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026d8:	4b7f      	ldr	r3, [pc, #508]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	691b      	ldr	r3, [r3, #16]
 80026e4:	061b      	lsls	r3, r3, #24
 80026e6:	497c      	ldr	r1, [pc, #496]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 80026e8:	4313      	orrs	r3, r2
 80026ea:	604b      	str	r3, [r1, #4]
 80026ec:	e018      	b.n	8002720 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026ee:	4b7a      	ldr	r3, [pc, #488]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a79      	ldr	r2, [pc, #484]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 80026f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80026f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026fa:	f7ff fac9 	bl	8001c90 <HAL_GetTick>
 80026fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002700:	e008      	b.n	8002714 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002702:	f7ff fac5 	bl	8001c90 <HAL_GetTick>
 8002706:	4602      	mov	r2, r0
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	2b02      	cmp	r3, #2
 800270e:	d901      	bls.n	8002714 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002710:	2303      	movs	r3, #3
 8002712:	e203      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002714:	4b70      	ldr	r3, [pc, #448]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800271c:	2b00      	cmp	r3, #0
 800271e:	d1f0      	bne.n	8002702 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0308 	and.w	r3, r3, #8
 8002728:	2b00      	cmp	r3, #0
 800272a:	d03c      	beq.n	80027a6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	695b      	ldr	r3, [r3, #20]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d01c      	beq.n	800276e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002734:	4b68      	ldr	r3, [pc, #416]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 8002736:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800273a:	4a67      	ldr	r2, [pc, #412]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 800273c:	f043 0301 	orr.w	r3, r3, #1
 8002740:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002744:	f7ff faa4 	bl	8001c90 <HAL_GetTick>
 8002748:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800274a:	e008      	b.n	800275e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800274c:	f7ff faa0 	bl	8001c90 <HAL_GetTick>
 8002750:	4602      	mov	r2, r0
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	2b02      	cmp	r3, #2
 8002758:	d901      	bls.n	800275e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e1de      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800275e:	4b5e      	ldr	r3, [pc, #376]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 8002760:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002764:	f003 0302 	and.w	r3, r3, #2
 8002768:	2b00      	cmp	r3, #0
 800276a:	d0ef      	beq.n	800274c <HAL_RCC_OscConfig+0x3ec>
 800276c:	e01b      	b.n	80027a6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800276e:	4b5a      	ldr	r3, [pc, #360]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 8002770:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002774:	4a58      	ldr	r2, [pc, #352]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 8002776:	f023 0301 	bic.w	r3, r3, #1
 800277a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800277e:	f7ff fa87 	bl	8001c90 <HAL_GetTick>
 8002782:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002784:	e008      	b.n	8002798 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002786:	f7ff fa83 	bl	8001c90 <HAL_GetTick>
 800278a:	4602      	mov	r2, r0
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	2b02      	cmp	r3, #2
 8002792:	d901      	bls.n	8002798 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002794:	2303      	movs	r3, #3
 8002796:	e1c1      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002798:	4b4f      	ldr	r3, [pc, #316]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 800279a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800279e:	f003 0302 	and.w	r3, r3, #2
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d1ef      	bne.n	8002786 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0304 	and.w	r3, r3, #4
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	f000 80a6 	beq.w	8002900 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027b4:	2300      	movs	r3, #0
 80027b6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80027b8:	4b47      	ldr	r3, [pc, #284]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 80027ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d10d      	bne.n	80027e0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027c4:	4b44      	ldr	r3, [pc, #272]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 80027c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027c8:	4a43      	ldr	r2, [pc, #268]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 80027ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027ce:	6593      	str	r3, [r2, #88]	; 0x58
 80027d0:	4b41      	ldr	r3, [pc, #260]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 80027d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027d8:	60bb      	str	r3, [r7, #8]
 80027da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027dc:	2301      	movs	r3, #1
 80027de:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027e0:	4b3e      	ldr	r3, [pc, #248]	; (80028dc <HAL_RCC_OscConfig+0x57c>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d118      	bne.n	800281e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027ec:	4b3b      	ldr	r3, [pc, #236]	; (80028dc <HAL_RCC_OscConfig+0x57c>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a3a      	ldr	r2, [pc, #232]	; (80028dc <HAL_RCC_OscConfig+0x57c>)
 80027f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027f6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027f8:	f7ff fa4a 	bl	8001c90 <HAL_GetTick>
 80027fc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027fe:	e008      	b.n	8002812 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002800:	f7ff fa46 	bl	8001c90 <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	2b02      	cmp	r3, #2
 800280c:	d901      	bls.n	8002812 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e184      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002812:	4b32      	ldr	r3, [pc, #200]	; (80028dc <HAL_RCC_OscConfig+0x57c>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800281a:	2b00      	cmp	r3, #0
 800281c:	d0f0      	beq.n	8002800 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	2b01      	cmp	r3, #1
 8002824:	d108      	bne.n	8002838 <HAL_RCC_OscConfig+0x4d8>
 8002826:	4b2c      	ldr	r3, [pc, #176]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 8002828:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800282c:	4a2a      	ldr	r2, [pc, #168]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 800282e:	f043 0301 	orr.w	r3, r3, #1
 8002832:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002836:	e024      	b.n	8002882 <HAL_RCC_OscConfig+0x522>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	2b05      	cmp	r3, #5
 800283e:	d110      	bne.n	8002862 <HAL_RCC_OscConfig+0x502>
 8002840:	4b25      	ldr	r3, [pc, #148]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 8002842:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002846:	4a24      	ldr	r2, [pc, #144]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 8002848:	f043 0304 	orr.w	r3, r3, #4
 800284c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002850:	4b21      	ldr	r3, [pc, #132]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 8002852:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002856:	4a20      	ldr	r2, [pc, #128]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 8002858:	f043 0301 	orr.w	r3, r3, #1
 800285c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002860:	e00f      	b.n	8002882 <HAL_RCC_OscConfig+0x522>
 8002862:	4b1d      	ldr	r3, [pc, #116]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 8002864:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002868:	4a1b      	ldr	r2, [pc, #108]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 800286a:	f023 0301 	bic.w	r3, r3, #1
 800286e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002872:	4b19      	ldr	r3, [pc, #100]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 8002874:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002878:	4a17      	ldr	r2, [pc, #92]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 800287a:	f023 0304 	bic.w	r3, r3, #4
 800287e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d016      	beq.n	80028b8 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800288a:	f7ff fa01 	bl	8001c90 <HAL_GetTick>
 800288e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002890:	e00a      	b.n	80028a8 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002892:	f7ff f9fd 	bl	8001c90 <HAL_GetTick>
 8002896:	4602      	mov	r2, r0
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	f241 3288 	movw	r2, #5000	; 0x1388
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d901      	bls.n	80028a8 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	e139      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028a8:	4b0b      	ldr	r3, [pc, #44]	; (80028d8 <HAL_RCC_OscConfig+0x578>)
 80028aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028ae:	f003 0302 	and.w	r3, r3, #2
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d0ed      	beq.n	8002892 <HAL_RCC_OscConfig+0x532>
 80028b6:	e01a      	b.n	80028ee <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028b8:	f7ff f9ea 	bl	8001c90 <HAL_GetTick>
 80028bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028be:	e00f      	b.n	80028e0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028c0:	f7ff f9e6 	bl	8001c90 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d906      	bls.n	80028e0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80028d2:	2303      	movs	r3, #3
 80028d4:	e122      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
 80028d6:	bf00      	nop
 80028d8:	40021000 	.word	0x40021000
 80028dc:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028e0:	4b90      	ldr	r3, [pc, #576]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 80028e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028e6:	f003 0302 	and.w	r3, r3, #2
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d1e8      	bne.n	80028c0 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028ee:	7ffb      	ldrb	r3, [r7, #31]
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d105      	bne.n	8002900 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028f4:	4b8b      	ldr	r3, [pc, #556]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 80028f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028f8:	4a8a      	ldr	r2, [pc, #552]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 80028fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028fe:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002904:	2b00      	cmp	r3, #0
 8002906:	f000 8108 	beq.w	8002b1a <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800290e:	2b02      	cmp	r3, #2
 8002910:	f040 80d0 	bne.w	8002ab4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002914:	4b83      	ldr	r3, [pc, #524]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	f003 0203 	and.w	r2, r3, #3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002924:	429a      	cmp	r2, r3
 8002926:	d130      	bne.n	800298a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002932:	3b01      	subs	r3, #1
 8002934:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002936:	429a      	cmp	r2, r3
 8002938:	d127      	bne.n	800298a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002944:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002946:	429a      	cmp	r2, r3
 8002948:	d11f      	bne.n	800298a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002950:	687a      	ldr	r2, [r7, #4]
 8002952:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002954:	2a07      	cmp	r2, #7
 8002956:	bf14      	ite	ne
 8002958:	2201      	movne	r2, #1
 800295a:	2200      	moveq	r2, #0
 800295c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800295e:	4293      	cmp	r3, r2
 8002960:	d113      	bne.n	800298a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800296c:	085b      	lsrs	r3, r3, #1
 800296e:	3b01      	subs	r3, #1
 8002970:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002972:	429a      	cmp	r2, r3
 8002974:	d109      	bne.n	800298a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002980:	085b      	lsrs	r3, r3, #1
 8002982:	3b01      	subs	r3, #1
 8002984:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002986:	429a      	cmp	r2, r3
 8002988:	d06e      	beq.n	8002a68 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	2b0c      	cmp	r3, #12
 800298e:	d069      	beq.n	8002a64 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002990:	4b64      	ldr	r3, [pc, #400]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d105      	bne.n	80029a8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800299c:	4b61      	ldr	r3, [pc, #388]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d001      	beq.n	80029ac <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e0b7      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80029ac:	4b5d      	ldr	r3, [pc, #372]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a5c      	ldr	r2, [pc, #368]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 80029b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80029b6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029b8:	f7ff f96a 	bl	8001c90 <HAL_GetTick>
 80029bc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029be:	e008      	b.n	80029d2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029c0:	f7ff f966 	bl	8001c90 <HAL_GetTick>
 80029c4:	4602      	mov	r2, r0
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	2b02      	cmp	r3, #2
 80029cc:	d901      	bls.n	80029d2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80029ce:	2303      	movs	r3, #3
 80029d0:	e0a4      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029d2:	4b54      	ldr	r3, [pc, #336]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d1f0      	bne.n	80029c0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029de:	4b51      	ldr	r3, [pc, #324]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 80029e0:	68da      	ldr	r2, [r3, #12]
 80029e2:	4b51      	ldr	r3, [pc, #324]	; (8002b28 <HAL_RCC_OscConfig+0x7c8>)
 80029e4:	4013      	ands	r3, r2
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80029ee:	3a01      	subs	r2, #1
 80029f0:	0112      	lsls	r2, r2, #4
 80029f2:	4311      	orrs	r1, r2
 80029f4:	687a      	ldr	r2, [r7, #4]
 80029f6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80029f8:	0212      	lsls	r2, r2, #8
 80029fa:	4311      	orrs	r1, r2
 80029fc:	687a      	ldr	r2, [r7, #4]
 80029fe:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002a00:	0852      	lsrs	r2, r2, #1
 8002a02:	3a01      	subs	r2, #1
 8002a04:	0552      	lsls	r2, r2, #21
 8002a06:	4311      	orrs	r1, r2
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002a0c:	0852      	lsrs	r2, r2, #1
 8002a0e:	3a01      	subs	r2, #1
 8002a10:	0652      	lsls	r2, r2, #25
 8002a12:	4311      	orrs	r1, r2
 8002a14:	687a      	ldr	r2, [r7, #4]
 8002a16:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002a18:	0912      	lsrs	r2, r2, #4
 8002a1a:	0452      	lsls	r2, r2, #17
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	4941      	ldr	r1, [pc, #260]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002a24:	4b3f      	ldr	r3, [pc, #252]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a3e      	ldr	r2, [pc, #248]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002a2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a2e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a30:	4b3c      	ldr	r3, [pc, #240]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	4a3b      	ldr	r2, [pc, #236]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002a36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a3a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002a3c:	f7ff f928 	bl	8001c90 <HAL_GetTick>
 8002a40:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a42:	e008      	b.n	8002a56 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a44:	f7ff f924 	bl	8001c90 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e062      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a56:	4b33      	ldr	r3, [pc, #204]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d0f0      	beq.n	8002a44 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a62:	e05a      	b.n	8002b1a <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e059      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a68:	4b2e      	ldr	r3, [pc, #184]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d152      	bne.n	8002b1a <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002a74:	4b2b      	ldr	r3, [pc, #172]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a2a      	ldr	r2, [pc, #168]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002a7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a7e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a80:	4b28      	ldr	r3, [pc, #160]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	4a27      	ldr	r2, [pc, #156]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002a86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a8a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a8c:	f7ff f900 	bl	8001c90 <HAL_GetTick>
 8002a90:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a92:	e008      	b.n	8002aa6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a94:	f7ff f8fc 	bl	8001c90 <HAL_GetTick>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	2b02      	cmp	r3, #2
 8002aa0:	d901      	bls.n	8002aa6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e03a      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002aa6:	4b1f      	ldr	r3, [pc, #124]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d0f0      	beq.n	8002a94 <HAL_RCC_OscConfig+0x734>
 8002ab2:	e032      	b.n	8002b1a <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	2b0c      	cmp	r3, #12
 8002ab8:	d02d      	beq.n	8002b16 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aba:	4b1a      	ldr	r3, [pc, #104]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a19      	ldr	r2, [pc, #100]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002ac0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ac4:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002ac6:	4b17      	ldr	r3, [pc, #92]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d105      	bne.n	8002ade <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002ad2:	4b14      	ldr	r3, [pc, #80]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002ad4:	68db      	ldr	r3, [r3, #12]
 8002ad6:	4a13      	ldr	r2, [pc, #76]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002ad8:	f023 0303 	bic.w	r3, r3, #3
 8002adc:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002ade:	4b11      	ldr	r3, [pc, #68]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	4a10      	ldr	r2, [pc, #64]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002ae4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002ae8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002aec:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aee:	f7ff f8cf 	bl	8001c90 <HAL_GetTick>
 8002af2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002af4:	e008      	b.n	8002b08 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002af6:	f7ff f8cb 	bl	8001c90 <HAL_GetTick>
 8002afa:	4602      	mov	r2, r0
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	d901      	bls.n	8002b08 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002b04:	2303      	movs	r3, #3
 8002b06:	e009      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b08:	4b06      	ldr	r3, [pc, #24]	; (8002b24 <HAL_RCC_OscConfig+0x7c4>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d1f0      	bne.n	8002af6 <HAL_RCC_OscConfig+0x796>
 8002b14:	e001      	b.n	8002b1a <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e000      	b.n	8002b1c <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002b1a:	2300      	movs	r3, #0
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3720      	adds	r7, #32
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	40021000 	.word	0x40021000
 8002b28:	f99d808c 	.word	0xf99d808c

08002b2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d101      	bne.n	8002b40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e0c8      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b40:	4b66      	ldr	r3, [pc, #408]	; (8002cdc <HAL_RCC_ClockConfig+0x1b0>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0307 	and.w	r3, r3, #7
 8002b48:	683a      	ldr	r2, [r7, #0]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d910      	bls.n	8002b70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b4e:	4b63      	ldr	r3, [pc, #396]	; (8002cdc <HAL_RCC_ClockConfig+0x1b0>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f023 0207 	bic.w	r2, r3, #7
 8002b56:	4961      	ldr	r1, [pc, #388]	; (8002cdc <HAL_RCC_ClockConfig+0x1b0>)
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b5e:	4b5f      	ldr	r3, [pc, #380]	; (8002cdc <HAL_RCC_ClockConfig+0x1b0>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0307 	and.w	r3, r3, #7
 8002b66:	683a      	ldr	r2, [r7, #0]
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d001      	beq.n	8002b70 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e0b0      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0301 	and.w	r3, r3, #1
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d04c      	beq.n	8002c16 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	2b03      	cmp	r3, #3
 8002b82:	d107      	bne.n	8002b94 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b84:	4b56      	ldr	r3, [pc, #344]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b4>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d121      	bne.n	8002bd4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e09e      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	2b02      	cmp	r3, #2
 8002b9a:	d107      	bne.n	8002bac <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b9c:	4b50      	ldr	r3, [pc, #320]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b4>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d115      	bne.n	8002bd4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e092      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d107      	bne.n	8002bc4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002bb4:	4b4a      	ldr	r3, [pc, #296]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b4>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0302 	and.w	r3, r3, #2
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d109      	bne.n	8002bd4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e086      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bc4:	4b46      	ldr	r3, [pc, #280]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b4>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d101      	bne.n	8002bd4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e07e      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002bd4:	4b42      	ldr	r3, [pc, #264]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b4>)
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	f023 0203 	bic.w	r2, r3, #3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	493f      	ldr	r1, [pc, #252]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b4>)
 8002be2:	4313      	orrs	r3, r2
 8002be4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002be6:	f7ff f853 	bl	8001c90 <HAL_GetTick>
 8002bea:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bec:	e00a      	b.n	8002c04 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bee:	f7ff f84f 	bl	8001c90 <HAL_GetTick>
 8002bf2:	4602      	mov	r2, r0
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d901      	bls.n	8002c04 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002c00:	2303      	movs	r3, #3
 8002c02:	e066      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c04:	4b36      	ldr	r3, [pc, #216]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b4>)
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	f003 020c 	and.w	r2, r3, #12
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d1eb      	bne.n	8002bee <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f003 0302 	and.w	r3, r3, #2
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d008      	beq.n	8002c34 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c22:	4b2f      	ldr	r3, [pc, #188]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b4>)
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	492c      	ldr	r1, [pc, #176]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b4>)
 8002c30:	4313      	orrs	r3, r2
 8002c32:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c34:	4b29      	ldr	r3, [pc, #164]	; (8002cdc <HAL_RCC_ClockConfig+0x1b0>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0307 	and.w	r3, r3, #7
 8002c3c:	683a      	ldr	r2, [r7, #0]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d210      	bcs.n	8002c64 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c42:	4b26      	ldr	r3, [pc, #152]	; (8002cdc <HAL_RCC_ClockConfig+0x1b0>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f023 0207 	bic.w	r2, r3, #7
 8002c4a:	4924      	ldr	r1, [pc, #144]	; (8002cdc <HAL_RCC_ClockConfig+0x1b0>)
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c52:	4b22      	ldr	r3, [pc, #136]	; (8002cdc <HAL_RCC_ClockConfig+0x1b0>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0307 	and.w	r3, r3, #7
 8002c5a:	683a      	ldr	r2, [r7, #0]
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d001      	beq.n	8002c64 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	e036      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0304 	and.w	r3, r3, #4
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d008      	beq.n	8002c82 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c70:	4b1b      	ldr	r3, [pc, #108]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b4>)
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	4918      	ldr	r1, [pc, #96]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b4>)
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 0308 	and.w	r3, r3, #8
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d009      	beq.n	8002ca2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c8e:	4b14      	ldr	r3, [pc, #80]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b4>)
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	691b      	ldr	r3, [r3, #16]
 8002c9a:	00db      	lsls	r3, r3, #3
 8002c9c:	4910      	ldr	r1, [pc, #64]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b4>)
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ca2:	f000 f825 	bl	8002cf0 <HAL_RCC_GetSysClockFreq>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	4b0d      	ldr	r3, [pc, #52]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b4>)
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	091b      	lsrs	r3, r3, #4
 8002cae:	f003 030f 	and.w	r3, r3, #15
 8002cb2:	490c      	ldr	r1, [pc, #48]	; (8002ce4 <HAL_RCC_ClockConfig+0x1b8>)
 8002cb4:	5ccb      	ldrb	r3, [r1, r3]
 8002cb6:	f003 031f 	and.w	r3, r3, #31
 8002cba:	fa22 f303 	lsr.w	r3, r2, r3
 8002cbe:	4a0a      	ldr	r2, [pc, #40]	; (8002ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8002cc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002cc2:	4b0a      	ldr	r3, [pc, #40]	; (8002cec <HAL_RCC_ClockConfig+0x1c0>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f7fe ff92 	bl	8001bf0 <HAL_InitTick>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	72fb      	strb	r3, [r7, #11]

  return status;
 8002cd0:	7afb      	ldrb	r3, [r7, #11]
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3710      	adds	r7, #16
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	40022000 	.word	0x40022000
 8002ce0:	40021000 	.word	0x40021000
 8002ce4:	08009020 	.word	0x08009020
 8002ce8:	20000000 	.word	0x20000000
 8002cec:	20000004 	.word	0x20000004

08002cf0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b089      	sub	sp, #36	; 0x24
 8002cf4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	61fb      	str	r3, [r7, #28]
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cfe:	4b3e      	ldr	r3, [pc, #248]	; (8002df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f003 030c 	and.w	r3, r3, #12
 8002d06:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d08:	4b3b      	ldr	r3, [pc, #236]	; (8002df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	f003 0303 	and.w	r3, r3, #3
 8002d10:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d005      	beq.n	8002d24 <HAL_RCC_GetSysClockFreq+0x34>
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	2b0c      	cmp	r3, #12
 8002d1c:	d121      	bne.n	8002d62 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d11e      	bne.n	8002d62 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002d24:	4b34      	ldr	r3, [pc, #208]	; (8002df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0308 	and.w	r3, r3, #8
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d107      	bne.n	8002d40 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002d30:	4b31      	ldr	r3, [pc, #196]	; (8002df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d36:	0a1b      	lsrs	r3, r3, #8
 8002d38:	f003 030f 	and.w	r3, r3, #15
 8002d3c:	61fb      	str	r3, [r7, #28]
 8002d3e:	e005      	b.n	8002d4c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002d40:	4b2d      	ldr	r3, [pc, #180]	; (8002df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	091b      	lsrs	r3, r3, #4
 8002d46:	f003 030f 	and.w	r3, r3, #15
 8002d4a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002d4c:	4a2b      	ldr	r2, [pc, #172]	; (8002dfc <HAL_RCC_GetSysClockFreq+0x10c>)
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d54:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d10d      	bne.n	8002d78 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d60:	e00a      	b.n	8002d78 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	2b04      	cmp	r3, #4
 8002d66:	d102      	bne.n	8002d6e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d68:	4b25      	ldr	r3, [pc, #148]	; (8002e00 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d6a:	61bb      	str	r3, [r7, #24]
 8002d6c:	e004      	b.n	8002d78 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	2b08      	cmp	r3, #8
 8002d72:	d101      	bne.n	8002d78 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d74:	4b23      	ldr	r3, [pc, #140]	; (8002e04 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d76:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	2b0c      	cmp	r3, #12
 8002d7c:	d134      	bne.n	8002de8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d7e:	4b1e      	ldr	r3, [pc, #120]	; (8002df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	f003 0303 	and.w	r3, r3, #3
 8002d86:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d003      	beq.n	8002d96 <HAL_RCC_GetSysClockFreq+0xa6>
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	2b03      	cmp	r3, #3
 8002d92:	d003      	beq.n	8002d9c <HAL_RCC_GetSysClockFreq+0xac>
 8002d94:	e005      	b.n	8002da2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002d96:	4b1a      	ldr	r3, [pc, #104]	; (8002e00 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d98:	617b      	str	r3, [r7, #20]
      break;
 8002d9a:	e005      	b.n	8002da8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002d9c:	4b19      	ldr	r3, [pc, #100]	; (8002e04 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d9e:	617b      	str	r3, [r7, #20]
      break;
 8002da0:	e002      	b.n	8002da8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	617b      	str	r3, [r7, #20]
      break;
 8002da6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002da8:	4b13      	ldr	r3, [pc, #76]	; (8002df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002daa:	68db      	ldr	r3, [r3, #12]
 8002dac:	091b      	lsrs	r3, r3, #4
 8002dae:	f003 0307 	and.w	r3, r3, #7
 8002db2:	3301      	adds	r3, #1
 8002db4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002db6:	4b10      	ldr	r3, [pc, #64]	; (8002df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	0a1b      	lsrs	r3, r3, #8
 8002dbc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002dc0:	697a      	ldr	r2, [r7, #20]
 8002dc2:	fb02 f203 	mul.w	r2, r2, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dcc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002dce:	4b0a      	ldr	r3, [pc, #40]	; (8002df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	0e5b      	lsrs	r3, r3, #25
 8002dd4:	f003 0303 	and.w	r3, r3, #3
 8002dd8:	3301      	adds	r3, #1
 8002dda:	005b      	lsls	r3, r3, #1
 8002ddc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002dde:	697a      	ldr	r2, [r7, #20]
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002de8:	69bb      	ldr	r3, [r7, #24]
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3724      	adds	r7, #36	; 0x24
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr
 8002df6:	bf00      	nop
 8002df8:	40021000 	.word	0x40021000
 8002dfc:	08009038 	.word	0x08009038
 8002e00:	00f42400 	.word	0x00f42400
 8002e04:	007a1200 	.word	0x007a1200

08002e08 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e0c:	4b03      	ldr	r3, [pc, #12]	; (8002e1c <HAL_RCC_GetHCLKFreq+0x14>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	20000000 	.word	0x20000000

08002e20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002e24:	f7ff fff0 	bl	8002e08 <HAL_RCC_GetHCLKFreq>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	4b06      	ldr	r3, [pc, #24]	; (8002e44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	0a1b      	lsrs	r3, r3, #8
 8002e30:	f003 0307 	and.w	r3, r3, #7
 8002e34:	4904      	ldr	r1, [pc, #16]	; (8002e48 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002e36:	5ccb      	ldrb	r3, [r1, r3]
 8002e38:	f003 031f 	and.w	r3, r3, #31
 8002e3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	40021000 	.word	0x40021000
 8002e48:	08009030 	.word	0x08009030

08002e4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002e50:	f7ff ffda 	bl	8002e08 <HAL_RCC_GetHCLKFreq>
 8002e54:	4602      	mov	r2, r0
 8002e56:	4b06      	ldr	r3, [pc, #24]	; (8002e70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	0adb      	lsrs	r3, r3, #11
 8002e5c:	f003 0307 	and.w	r3, r3, #7
 8002e60:	4904      	ldr	r1, [pc, #16]	; (8002e74 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002e62:	5ccb      	ldrb	r3, [r1, r3]
 8002e64:	f003 031f 	and.w	r3, r3, #31
 8002e68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	40021000 	.word	0x40021000
 8002e74:	08009030 	.word	0x08009030

08002e78 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b086      	sub	sp, #24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002e80:	2300      	movs	r3, #0
 8002e82:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002e84:	4b2a      	ldr	r3, [pc, #168]	; (8002f30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d003      	beq.n	8002e98 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002e90:	f7ff fa02 	bl	8002298 <HAL_PWREx_GetVoltageRange>
 8002e94:	6178      	str	r0, [r7, #20]
 8002e96:	e014      	b.n	8002ec2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e98:	4b25      	ldr	r3, [pc, #148]	; (8002f30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e9c:	4a24      	ldr	r2, [pc, #144]	; (8002f30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ea2:	6593      	str	r3, [r2, #88]	; 0x58
 8002ea4:	4b22      	ldr	r3, [pc, #136]	; (8002f30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ea6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ea8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eac:	60fb      	str	r3, [r7, #12]
 8002eae:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002eb0:	f7ff f9f2 	bl	8002298 <HAL_PWREx_GetVoltageRange>
 8002eb4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002eb6:	4b1e      	ldr	r3, [pc, #120]	; (8002f30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eba:	4a1d      	ldr	r2, [pc, #116]	; (8002f30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ebc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ec0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ec8:	d10b      	bne.n	8002ee2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2b80      	cmp	r3, #128	; 0x80
 8002ece:	d919      	bls.n	8002f04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2ba0      	cmp	r3, #160	; 0xa0
 8002ed4:	d902      	bls.n	8002edc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	613b      	str	r3, [r7, #16]
 8002eda:	e013      	b.n	8002f04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002edc:	2301      	movs	r3, #1
 8002ede:	613b      	str	r3, [r7, #16]
 8002ee0:	e010      	b.n	8002f04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2b80      	cmp	r3, #128	; 0x80
 8002ee6:	d902      	bls.n	8002eee <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002ee8:	2303      	movs	r3, #3
 8002eea:	613b      	str	r3, [r7, #16]
 8002eec:	e00a      	b.n	8002f04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2b80      	cmp	r3, #128	; 0x80
 8002ef2:	d102      	bne.n	8002efa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	613b      	str	r3, [r7, #16]
 8002ef8:	e004      	b.n	8002f04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2b70      	cmp	r3, #112	; 0x70
 8002efe:	d101      	bne.n	8002f04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002f00:	2301      	movs	r3, #1
 8002f02:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002f04:	4b0b      	ldr	r3, [pc, #44]	; (8002f34 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f023 0207 	bic.w	r2, r3, #7
 8002f0c:	4909      	ldr	r1, [pc, #36]	; (8002f34 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002f14:	4b07      	ldr	r3, [pc, #28]	; (8002f34 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 0307 	and.w	r3, r3, #7
 8002f1c:	693a      	ldr	r2, [r7, #16]
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d001      	beq.n	8002f26 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e000      	b.n	8002f28 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002f26:	2300      	movs	r3, #0
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3718      	adds	r7, #24
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	40021000 	.word	0x40021000
 8002f34:	40022000 	.word	0x40022000

08002f38 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b086      	sub	sp, #24
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002f40:	2300      	movs	r3, #0
 8002f42:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002f44:	2300      	movs	r3, #0
 8002f46:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d041      	beq.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002f58:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002f5c:	d02a      	beq.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002f5e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002f62:	d824      	bhi.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002f64:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002f68:	d008      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002f6a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002f6e:	d81e      	bhi.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d00a      	beq.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002f74:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f78:	d010      	beq.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002f7a:	e018      	b.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002f7c:	4b86      	ldr	r3, [pc, #536]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	4a85      	ldr	r2, [pc, #532]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f86:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f88:	e015      	b.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	3304      	adds	r3, #4
 8002f8e:	2100      	movs	r1, #0
 8002f90:	4618      	mov	r0, r3
 8002f92:	f000 fabb 	bl	800350c <RCCEx_PLLSAI1_Config>
 8002f96:	4603      	mov	r3, r0
 8002f98:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f9a:	e00c      	b.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	3320      	adds	r3, #32
 8002fa0:	2100      	movs	r1, #0
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f000 fba6 	bl	80036f4 <RCCEx_PLLSAI2_Config>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002fac:	e003      	b.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	74fb      	strb	r3, [r7, #19]
      break;
 8002fb2:	e000      	b.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002fb4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002fb6:	7cfb      	ldrb	r3, [r7, #19]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d10b      	bne.n	8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002fbc:	4b76      	ldr	r3, [pc, #472]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fc2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002fca:	4973      	ldr	r1, [pc, #460]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002fd2:	e001      	b.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fd4:	7cfb      	ldrb	r3, [r7, #19]
 8002fd6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d041      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002fe8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002fec:	d02a      	beq.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002fee:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002ff2:	d824      	bhi.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002ff4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002ff8:	d008      	beq.n	800300c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002ffa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002ffe:	d81e      	bhi.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003000:	2b00      	cmp	r3, #0
 8003002:	d00a      	beq.n	800301a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003004:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003008:	d010      	beq.n	800302c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800300a:	e018      	b.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800300c:	4b62      	ldr	r3, [pc, #392]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	4a61      	ldr	r2, [pc, #388]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003012:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003016:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003018:	e015      	b.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	3304      	adds	r3, #4
 800301e:	2100      	movs	r1, #0
 8003020:	4618      	mov	r0, r3
 8003022:	f000 fa73 	bl	800350c <RCCEx_PLLSAI1_Config>
 8003026:	4603      	mov	r3, r0
 8003028:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800302a:	e00c      	b.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	3320      	adds	r3, #32
 8003030:	2100      	movs	r1, #0
 8003032:	4618      	mov	r0, r3
 8003034:	f000 fb5e 	bl	80036f4 <RCCEx_PLLSAI2_Config>
 8003038:	4603      	mov	r3, r0
 800303a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800303c:	e003      	b.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	74fb      	strb	r3, [r7, #19]
      break;
 8003042:	e000      	b.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003044:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003046:	7cfb      	ldrb	r3, [r7, #19]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d10b      	bne.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800304c:	4b52      	ldr	r3, [pc, #328]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800304e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003052:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800305a:	494f      	ldr	r1, [pc, #316]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800305c:	4313      	orrs	r3, r2
 800305e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003062:	e001      	b.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003064:	7cfb      	ldrb	r3, [r7, #19]
 8003066:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003070:	2b00      	cmp	r3, #0
 8003072:	f000 80a0 	beq.w	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003076:	2300      	movs	r3, #0
 8003078:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800307a:	4b47      	ldr	r3, [pc, #284]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800307c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800307e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d101      	bne.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003086:	2301      	movs	r3, #1
 8003088:	e000      	b.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800308a:	2300      	movs	r3, #0
 800308c:	2b00      	cmp	r3, #0
 800308e:	d00d      	beq.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003090:	4b41      	ldr	r3, [pc, #260]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003092:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003094:	4a40      	ldr	r2, [pc, #256]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003096:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800309a:	6593      	str	r3, [r2, #88]	; 0x58
 800309c:	4b3e      	ldr	r3, [pc, #248]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800309e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030a4:	60bb      	str	r3, [r7, #8]
 80030a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030a8:	2301      	movs	r3, #1
 80030aa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030ac:	4b3b      	ldr	r3, [pc, #236]	; (800319c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a3a      	ldr	r2, [pc, #232]	; (800319c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80030b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030b6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80030b8:	f7fe fdea 	bl	8001c90 <HAL_GetTick>
 80030bc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80030be:	e009      	b.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030c0:	f7fe fde6 	bl	8001c90 <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d902      	bls.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	74fb      	strb	r3, [r7, #19]
        break;
 80030d2:	e005      	b.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80030d4:	4b31      	ldr	r3, [pc, #196]	; (800319c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d0ef      	beq.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80030e0:	7cfb      	ldrb	r3, [r7, #19]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d15c      	bne.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80030e6:	4b2c      	ldr	r3, [pc, #176]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030f0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d01f      	beq.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030fe:	697a      	ldr	r2, [r7, #20]
 8003100:	429a      	cmp	r2, r3
 8003102:	d019      	beq.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003104:	4b24      	ldr	r3, [pc, #144]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003106:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800310a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800310e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003110:	4b21      	ldr	r3, [pc, #132]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003112:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003116:	4a20      	ldr	r2, [pc, #128]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003118:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800311c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003120:	4b1d      	ldr	r3, [pc, #116]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003122:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003126:	4a1c      	ldr	r2, [pc, #112]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003128:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800312c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003130:	4a19      	ldr	r2, [pc, #100]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	2b00      	cmp	r3, #0
 8003140:	d016      	beq.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003142:	f7fe fda5 	bl	8001c90 <HAL_GetTick>
 8003146:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003148:	e00b      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800314a:	f7fe fda1 	bl	8001c90 <HAL_GetTick>
 800314e:	4602      	mov	r2, r0
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	1ad3      	subs	r3, r2, r3
 8003154:	f241 3288 	movw	r2, #5000	; 0x1388
 8003158:	4293      	cmp	r3, r2
 800315a:	d902      	bls.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	74fb      	strb	r3, [r7, #19]
            break;
 8003160:	e006      	b.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003162:	4b0d      	ldr	r3, [pc, #52]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003164:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003168:	f003 0302 	and.w	r3, r3, #2
 800316c:	2b00      	cmp	r3, #0
 800316e:	d0ec      	beq.n	800314a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003170:	7cfb      	ldrb	r3, [r7, #19]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d10c      	bne.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003176:	4b08      	ldr	r3, [pc, #32]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003178:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800317c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003186:	4904      	ldr	r1, [pc, #16]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003188:	4313      	orrs	r3, r2
 800318a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800318e:	e009      	b.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003190:	7cfb      	ldrb	r3, [r7, #19]
 8003192:	74bb      	strb	r3, [r7, #18]
 8003194:	e006      	b.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003196:	bf00      	nop
 8003198:	40021000 	.word	0x40021000
 800319c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031a0:	7cfb      	ldrb	r3, [r7, #19]
 80031a2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031a4:	7c7b      	ldrb	r3, [r7, #17]
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d105      	bne.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031aa:	4b9e      	ldr	r3, [pc, #632]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031ae:	4a9d      	ldr	r2, [pc, #628]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031b4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 0301 	and.w	r3, r3, #1
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d00a      	beq.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031c2:	4b98      	ldr	r3, [pc, #608]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031c8:	f023 0203 	bic.w	r2, r3, #3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031d0:	4994      	ldr	r1, [pc, #592]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031d2:	4313      	orrs	r3, r2
 80031d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f003 0302 	and.w	r3, r3, #2
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d00a      	beq.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80031e4:	4b8f      	ldr	r3, [pc, #572]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ea:	f023 020c 	bic.w	r2, r3, #12
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031f2:	498c      	ldr	r1, [pc, #560]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031f4:	4313      	orrs	r3, r2
 80031f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0304 	and.w	r3, r3, #4
 8003202:	2b00      	cmp	r3, #0
 8003204:	d00a      	beq.n	800321c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003206:	4b87      	ldr	r3, [pc, #540]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003208:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800320c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003214:	4983      	ldr	r1, [pc, #524]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003216:	4313      	orrs	r3, r2
 8003218:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 0308 	and.w	r3, r3, #8
 8003224:	2b00      	cmp	r3, #0
 8003226:	d00a      	beq.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003228:	4b7e      	ldr	r3, [pc, #504]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800322a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800322e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003236:	497b      	ldr	r1, [pc, #492]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003238:	4313      	orrs	r3, r2
 800323a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0310 	and.w	r3, r3, #16
 8003246:	2b00      	cmp	r3, #0
 8003248:	d00a      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800324a:	4b76      	ldr	r3, [pc, #472]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800324c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003250:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003258:	4972      	ldr	r1, [pc, #456]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800325a:	4313      	orrs	r3, r2
 800325c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 0320 	and.w	r3, r3, #32
 8003268:	2b00      	cmp	r3, #0
 800326a:	d00a      	beq.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800326c:	4b6d      	ldr	r3, [pc, #436]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800326e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003272:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800327a:	496a      	ldr	r1, [pc, #424]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800327c:	4313      	orrs	r3, r2
 800327e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800328a:	2b00      	cmp	r3, #0
 800328c:	d00a      	beq.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800328e:	4b65      	ldr	r3, [pc, #404]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003290:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003294:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800329c:	4961      	ldr	r1, [pc, #388]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800329e:	4313      	orrs	r3, r2
 80032a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d00a      	beq.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80032b0:	4b5c      	ldr	r3, [pc, #368]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032b6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032be:	4959      	ldr	r1, [pc, #356]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032c0:	4313      	orrs	r3, r2
 80032c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d00a      	beq.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80032d2:	4b54      	ldr	r3, [pc, #336]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032d8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032e0:	4950      	ldr	r1, [pc, #320]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032e2:	4313      	orrs	r3, r2
 80032e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d00a      	beq.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80032f4:	4b4b      	ldr	r3, [pc, #300]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032fa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003302:	4948      	ldr	r1, [pc, #288]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003304:	4313      	orrs	r3, r2
 8003306:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003312:	2b00      	cmp	r3, #0
 8003314:	d00a      	beq.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003316:	4b43      	ldr	r3, [pc, #268]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003318:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800331c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003324:	493f      	ldr	r1, [pc, #252]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003326:	4313      	orrs	r3, r2
 8003328:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d028      	beq.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003338:	4b3a      	ldr	r3, [pc, #232]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800333a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800333e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003346:	4937      	ldr	r1, [pc, #220]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003348:	4313      	orrs	r3, r2
 800334a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003352:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003356:	d106      	bne.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003358:	4b32      	ldr	r3, [pc, #200]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	4a31      	ldr	r2, [pc, #196]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800335e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003362:	60d3      	str	r3, [r2, #12]
 8003364:	e011      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800336a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800336e:	d10c      	bne.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	3304      	adds	r3, #4
 8003374:	2101      	movs	r1, #1
 8003376:	4618      	mov	r0, r3
 8003378:	f000 f8c8 	bl	800350c <RCCEx_PLLSAI1_Config>
 800337c:	4603      	mov	r3, r0
 800337e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003380:	7cfb      	ldrb	r3, [r7, #19]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d001      	beq.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003386:	7cfb      	ldrb	r3, [r7, #19]
 8003388:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003392:	2b00      	cmp	r3, #0
 8003394:	d028      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003396:	4b23      	ldr	r3, [pc, #140]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003398:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800339c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033a4:	491f      	ldr	r1, [pc, #124]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033a6:	4313      	orrs	r3, r2
 80033a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80033b4:	d106      	bne.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033b6:	4b1b      	ldr	r3, [pc, #108]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033b8:	68db      	ldr	r3, [r3, #12]
 80033ba:	4a1a      	ldr	r2, [pc, #104]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80033c0:	60d3      	str	r3, [r2, #12]
 80033c2:	e011      	b.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033c8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80033cc:	d10c      	bne.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	3304      	adds	r3, #4
 80033d2:	2101      	movs	r1, #1
 80033d4:	4618      	mov	r0, r3
 80033d6:	f000 f899 	bl	800350c <RCCEx_PLLSAI1_Config>
 80033da:	4603      	mov	r3, r0
 80033dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033de:	7cfb      	ldrb	r3, [r7, #19]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d001      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80033e4:	7cfb      	ldrb	r3, [r7, #19]
 80033e6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d02b      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80033f4:	4b0b      	ldr	r3, [pc, #44]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033fa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003402:	4908      	ldr	r1, [pc, #32]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003404:	4313      	orrs	r3, r2
 8003406:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800340e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003412:	d109      	bne.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003414:	4b03      	ldr	r3, [pc, #12]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	4a02      	ldr	r2, [pc, #8]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800341a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800341e:	60d3      	str	r3, [r2, #12]
 8003420:	e014      	b.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003422:	bf00      	nop
 8003424:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800342c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003430:	d10c      	bne.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	3304      	adds	r3, #4
 8003436:	2101      	movs	r1, #1
 8003438:	4618      	mov	r0, r3
 800343a:	f000 f867 	bl	800350c <RCCEx_PLLSAI1_Config>
 800343e:	4603      	mov	r3, r0
 8003440:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003442:	7cfb      	ldrb	r3, [r7, #19]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d001      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003448:	7cfb      	ldrb	r3, [r7, #19]
 800344a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003454:	2b00      	cmp	r3, #0
 8003456:	d02f      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003458:	4b2b      	ldr	r3, [pc, #172]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800345a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800345e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003466:	4928      	ldr	r1, [pc, #160]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003468:	4313      	orrs	r3, r2
 800346a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003472:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003476:	d10d      	bne.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	3304      	adds	r3, #4
 800347c:	2102      	movs	r1, #2
 800347e:	4618      	mov	r0, r3
 8003480:	f000 f844 	bl	800350c <RCCEx_PLLSAI1_Config>
 8003484:	4603      	mov	r3, r0
 8003486:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003488:	7cfb      	ldrb	r3, [r7, #19]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d014      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800348e:	7cfb      	ldrb	r3, [r7, #19]
 8003490:	74bb      	strb	r3, [r7, #18]
 8003492:	e011      	b.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003498:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800349c:	d10c      	bne.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	3320      	adds	r3, #32
 80034a2:	2102      	movs	r1, #2
 80034a4:	4618      	mov	r0, r3
 80034a6:	f000 f925 	bl	80036f4 <RCCEx_PLLSAI2_Config>
 80034aa:	4603      	mov	r3, r0
 80034ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034ae:	7cfb      	ldrb	r3, [r7, #19]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d001      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80034b4:	7cfb      	ldrb	r3, [r7, #19]
 80034b6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d00a      	beq.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80034c4:	4b10      	ldr	r3, [pc, #64]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80034c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ca:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80034d2:	490d      	ldr	r1, [pc, #52]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00b      	beq.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80034e6:	4b08      	ldr	r3, [pc, #32]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80034e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ec:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80034f6:	4904      	ldr	r1, [pc, #16]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80034f8:	4313      	orrs	r3, r2
 80034fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80034fe:	7cbb      	ldrb	r3, [r7, #18]
}
 8003500:	4618      	mov	r0, r3
 8003502:	3718      	adds	r7, #24
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}
 8003508:	40021000 	.word	0x40021000

0800350c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
 8003514:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003516:	2300      	movs	r3, #0
 8003518:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800351a:	4b75      	ldr	r3, [pc, #468]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800351c:	68db      	ldr	r3, [r3, #12]
 800351e:	f003 0303 	and.w	r3, r3, #3
 8003522:	2b00      	cmp	r3, #0
 8003524:	d018      	beq.n	8003558 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003526:	4b72      	ldr	r3, [pc, #456]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003528:	68db      	ldr	r3, [r3, #12]
 800352a:	f003 0203 	and.w	r2, r3, #3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	429a      	cmp	r2, r3
 8003534:	d10d      	bne.n	8003552 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
       ||
 800353a:	2b00      	cmp	r3, #0
 800353c:	d009      	beq.n	8003552 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800353e:	4b6c      	ldr	r3, [pc, #432]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003540:	68db      	ldr	r3, [r3, #12]
 8003542:	091b      	lsrs	r3, r3, #4
 8003544:	f003 0307 	and.w	r3, r3, #7
 8003548:	1c5a      	adds	r2, r3, #1
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
       ||
 800354e:	429a      	cmp	r2, r3
 8003550:	d047      	beq.n	80035e2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	73fb      	strb	r3, [r7, #15]
 8003556:	e044      	b.n	80035e2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	2b03      	cmp	r3, #3
 800355e:	d018      	beq.n	8003592 <RCCEx_PLLSAI1_Config+0x86>
 8003560:	2b03      	cmp	r3, #3
 8003562:	d825      	bhi.n	80035b0 <RCCEx_PLLSAI1_Config+0xa4>
 8003564:	2b01      	cmp	r3, #1
 8003566:	d002      	beq.n	800356e <RCCEx_PLLSAI1_Config+0x62>
 8003568:	2b02      	cmp	r3, #2
 800356a:	d009      	beq.n	8003580 <RCCEx_PLLSAI1_Config+0x74>
 800356c:	e020      	b.n	80035b0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800356e:	4b60      	ldr	r3, [pc, #384]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0302 	and.w	r3, r3, #2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d11d      	bne.n	80035b6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800357e:	e01a      	b.n	80035b6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003580:	4b5b      	ldr	r3, [pc, #364]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003588:	2b00      	cmp	r3, #0
 800358a:	d116      	bne.n	80035ba <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003590:	e013      	b.n	80035ba <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003592:	4b57      	ldr	r3, [pc, #348]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d10f      	bne.n	80035be <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800359e:	4b54      	ldr	r3, [pc, #336]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d109      	bne.n	80035be <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80035ae:	e006      	b.n	80035be <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	73fb      	strb	r3, [r7, #15]
      break;
 80035b4:	e004      	b.n	80035c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80035b6:	bf00      	nop
 80035b8:	e002      	b.n	80035c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80035ba:	bf00      	nop
 80035bc:	e000      	b.n	80035c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80035be:	bf00      	nop
    }

    if(status == HAL_OK)
 80035c0:	7bfb      	ldrb	r3, [r7, #15]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d10d      	bne.n	80035e2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80035c6:	4b4a      	ldr	r3, [pc, #296]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6819      	ldr	r1, [r3, #0]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	3b01      	subs	r3, #1
 80035d8:	011b      	lsls	r3, r3, #4
 80035da:	430b      	orrs	r3, r1
 80035dc:	4944      	ldr	r1, [pc, #272]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035de:	4313      	orrs	r3, r2
 80035e0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80035e2:	7bfb      	ldrb	r3, [r7, #15]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d17d      	bne.n	80036e4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80035e8:	4b41      	ldr	r3, [pc, #260]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a40      	ldr	r2, [pc, #256]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035ee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80035f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035f4:	f7fe fb4c 	bl	8001c90 <HAL_GetTick>
 80035f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80035fa:	e009      	b.n	8003610 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80035fc:	f7fe fb48 	bl	8001c90 <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	2b02      	cmp	r3, #2
 8003608:	d902      	bls.n	8003610 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	73fb      	strb	r3, [r7, #15]
        break;
 800360e:	e005      	b.n	800361c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003610:	4b37      	ldr	r3, [pc, #220]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d1ef      	bne.n	80035fc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800361c:	7bfb      	ldrb	r3, [r7, #15]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d160      	bne.n	80036e4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d111      	bne.n	800364c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003628:	4b31      	ldr	r3, [pc, #196]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800362a:	691b      	ldr	r3, [r3, #16]
 800362c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003630:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	6892      	ldr	r2, [r2, #8]
 8003638:	0211      	lsls	r1, r2, #8
 800363a:	687a      	ldr	r2, [r7, #4]
 800363c:	68d2      	ldr	r2, [r2, #12]
 800363e:	0912      	lsrs	r2, r2, #4
 8003640:	0452      	lsls	r2, r2, #17
 8003642:	430a      	orrs	r2, r1
 8003644:	492a      	ldr	r1, [pc, #168]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003646:	4313      	orrs	r3, r2
 8003648:	610b      	str	r3, [r1, #16]
 800364a:	e027      	b.n	800369c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	2b01      	cmp	r3, #1
 8003650:	d112      	bne.n	8003678 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003652:	4b27      	ldr	r3, [pc, #156]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003654:	691b      	ldr	r3, [r3, #16]
 8003656:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800365a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	6892      	ldr	r2, [r2, #8]
 8003662:	0211      	lsls	r1, r2, #8
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	6912      	ldr	r2, [r2, #16]
 8003668:	0852      	lsrs	r2, r2, #1
 800366a:	3a01      	subs	r2, #1
 800366c:	0552      	lsls	r2, r2, #21
 800366e:	430a      	orrs	r2, r1
 8003670:	491f      	ldr	r1, [pc, #124]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003672:	4313      	orrs	r3, r2
 8003674:	610b      	str	r3, [r1, #16]
 8003676:	e011      	b.n	800369c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003678:	4b1d      	ldr	r3, [pc, #116]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800367a:	691b      	ldr	r3, [r3, #16]
 800367c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003680:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003684:	687a      	ldr	r2, [r7, #4]
 8003686:	6892      	ldr	r2, [r2, #8]
 8003688:	0211      	lsls	r1, r2, #8
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	6952      	ldr	r2, [r2, #20]
 800368e:	0852      	lsrs	r2, r2, #1
 8003690:	3a01      	subs	r2, #1
 8003692:	0652      	lsls	r2, r2, #25
 8003694:	430a      	orrs	r2, r1
 8003696:	4916      	ldr	r1, [pc, #88]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003698:	4313      	orrs	r3, r2
 800369a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800369c:	4b14      	ldr	r3, [pc, #80]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a13      	ldr	r2, [pc, #76]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036a2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80036a6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036a8:	f7fe faf2 	bl	8001c90 <HAL_GetTick>
 80036ac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80036ae:	e009      	b.n	80036c4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80036b0:	f7fe faee 	bl	8001c90 <HAL_GetTick>
 80036b4:	4602      	mov	r2, r0
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	1ad3      	subs	r3, r2, r3
 80036ba:	2b02      	cmp	r3, #2
 80036bc:	d902      	bls.n	80036c4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80036be:	2303      	movs	r3, #3
 80036c0:	73fb      	strb	r3, [r7, #15]
          break;
 80036c2:	e005      	b.n	80036d0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80036c4:	4b0a      	ldr	r3, [pc, #40]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d0ef      	beq.n	80036b0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80036d0:	7bfb      	ldrb	r3, [r7, #15]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d106      	bne.n	80036e4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80036d6:	4b06      	ldr	r3, [pc, #24]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036d8:	691a      	ldr	r2, [r3, #16]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	699b      	ldr	r3, [r3, #24]
 80036de:	4904      	ldr	r1, [pc, #16]	; (80036f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036e0:	4313      	orrs	r3, r2
 80036e2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80036e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3710      	adds	r7, #16
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	40021000 	.word	0x40021000

080036f4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80036fe:	2300      	movs	r3, #0
 8003700:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003702:	4b6a      	ldr	r3, [pc, #424]	; (80038ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003704:	68db      	ldr	r3, [r3, #12]
 8003706:	f003 0303 	and.w	r3, r3, #3
 800370a:	2b00      	cmp	r3, #0
 800370c:	d018      	beq.n	8003740 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800370e:	4b67      	ldr	r3, [pc, #412]	; (80038ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	f003 0203 	and.w	r2, r3, #3
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	429a      	cmp	r2, r3
 800371c:	d10d      	bne.n	800373a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
       ||
 8003722:	2b00      	cmp	r3, #0
 8003724:	d009      	beq.n	800373a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003726:	4b61      	ldr	r3, [pc, #388]	; (80038ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	091b      	lsrs	r3, r3, #4
 800372c:	f003 0307 	and.w	r3, r3, #7
 8003730:	1c5a      	adds	r2, r3, #1
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
       ||
 8003736:	429a      	cmp	r2, r3
 8003738:	d047      	beq.n	80037ca <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	73fb      	strb	r3, [r7, #15]
 800373e:	e044      	b.n	80037ca <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2b03      	cmp	r3, #3
 8003746:	d018      	beq.n	800377a <RCCEx_PLLSAI2_Config+0x86>
 8003748:	2b03      	cmp	r3, #3
 800374a:	d825      	bhi.n	8003798 <RCCEx_PLLSAI2_Config+0xa4>
 800374c:	2b01      	cmp	r3, #1
 800374e:	d002      	beq.n	8003756 <RCCEx_PLLSAI2_Config+0x62>
 8003750:	2b02      	cmp	r3, #2
 8003752:	d009      	beq.n	8003768 <RCCEx_PLLSAI2_Config+0x74>
 8003754:	e020      	b.n	8003798 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003756:	4b55      	ldr	r3, [pc, #340]	; (80038ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0302 	and.w	r3, r3, #2
 800375e:	2b00      	cmp	r3, #0
 8003760:	d11d      	bne.n	800379e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003766:	e01a      	b.n	800379e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003768:	4b50      	ldr	r3, [pc, #320]	; (80038ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003770:	2b00      	cmp	r3, #0
 8003772:	d116      	bne.n	80037a2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003778:	e013      	b.n	80037a2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800377a:	4b4c      	ldr	r3, [pc, #304]	; (80038ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d10f      	bne.n	80037a6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003786:	4b49      	ldr	r3, [pc, #292]	; (80038ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d109      	bne.n	80037a6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003796:	e006      	b.n	80037a6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	73fb      	strb	r3, [r7, #15]
      break;
 800379c:	e004      	b.n	80037a8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800379e:	bf00      	nop
 80037a0:	e002      	b.n	80037a8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80037a2:	bf00      	nop
 80037a4:	e000      	b.n	80037a8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80037a6:	bf00      	nop
    }

    if(status == HAL_OK)
 80037a8:	7bfb      	ldrb	r3, [r7, #15]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d10d      	bne.n	80037ca <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80037ae:	4b3f      	ldr	r3, [pc, #252]	; (80038ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80037b0:	68db      	ldr	r3, [r3, #12]
 80037b2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6819      	ldr	r1, [r3, #0]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	3b01      	subs	r3, #1
 80037c0:	011b      	lsls	r3, r3, #4
 80037c2:	430b      	orrs	r3, r1
 80037c4:	4939      	ldr	r1, [pc, #228]	; (80038ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80037c6:	4313      	orrs	r3, r2
 80037c8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80037ca:	7bfb      	ldrb	r3, [r7, #15]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d167      	bne.n	80038a0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80037d0:	4b36      	ldr	r3, [pc, #216]	; (80038ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a35      	ldr	r2, [pc, #212]	; (80038ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80037d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037dc:	f7fe fa58 	bl	8001c90 <HAL_GetTick>
 80037e0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80037e2:	e009      	b.n	80037f8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80037e4:	f7fe fa54 	bl	8001c90 <HAL_GetTick>
 80037e8:	4602      	mov	r2, r0
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	2b02      	cmp	r3, #2
 80037f0:	d902      	bls.n	80037f8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80037f2:	2303      	movs	r3, #3
 80037f4:	73fb      	strb	r3, [r7, #15]
        break;
 80037f6:	e005      	b.n	8003804 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80037f8:	4b2c      	ldr	r3, [pc, #176]	; (80038ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d1ef      	bne.n	80037e4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003804:	7bfb      	ldrb	r3, [r7, #15]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d14a      	bne.n	80038a0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d111      	bne.n	8003834 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003810:	4b26      	ldr	r3, [pc, #152]	; (80038ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003812:	695b      	ldr	r3, [r3, #20]
 8003814:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003818:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800381c:	687a      	ldr	r2, [r7, #4]
 800381e:	6892      	ldr	r2, [r2, #8]
 8003820:	0211      	lsls	r1, r2, #8
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	68d2      	ldr	r2, [r2, #12]
 8003826:	0912      	lsrs	r2, r2, #4
 8003828:	0452      	lsls	r2, r2, #17
 800382a:	430a      	orrs	r2, r1
 800382c:	491f      	ldr	r1, [pc, #124]	; (80038ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800382e:	4313      	orrs	r3, r2
 8003830:	614b      	str	r3, [r1, #20]
 8003832:	e011      	b.n	8003858 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003834:	4b1d      	ldr	r3, [pc, #116]	; (80038ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003836:	695b      	ldr	r3, [r3, #20]
 8003838:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800383c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003840:	687a      	ldr	r2, [r7, #4]
 8003842:	6892      	ldr	r2, [r2, #8]
 8003844:	0211      	lsls	r1, r2, #8
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	6912      	ldr	r2, [r2, #16]
 800384a:	0852      	lsrs	r2, r2, #1
 800384c:	3a01      	subs	r2, #1
 800384e:	0652      	lsls	r2, r2, #25
 8003850:	430a      	orrs	r2, r1
 8003852:	4916      	ldr	r1, [pc, #88]	; (80038ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003854:	4313      	orrs	r3, r2
 8003856:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003858:	4b14      	ldr	r3, [pc, #80]	; (80038ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a13      	ldr	r2, [pc, #76]	; (80038ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800385e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003862:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003864:	f7fe fa14 	bl	8001c90 <HAL_GetTick>
 8003868:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800386a:	e009      	b.n	8003880 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800386c:	f7fe fa10 	bl	8001c90 <HAL_GetTick>
 8003870:	4602      	mov	r2, r0
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	2b02      	cmp	r3, #2
 8003878:	d902      	bls.n	8003880 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	73fb      	strb	r3, [r7, #15]
          break;
 800387e:	e005      	b.n	800388c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003880:	4b0a      	ldr	r3, [pc, #40]	; (80038ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003888:	2b00      	cmp	r3, #0
 800388a:	d0ef      	beq.n	800386c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800388c:	7bfb      	ldrb	r3, [r7, #15]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d106      	bne.n	80038a0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003892:	4b06      	ldr	r3, [pc, #24]	; (80038ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8003894:	695a      	ldr	r2, [r3, #20]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	695b      	ldr	r3, [r3, #20]
 800389a:	4904      	ldr	r1, [pc, #16]	; (80038ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800389c:	4313      	orrs	r3, r2
 800389e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80038a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3710      	adds	r7, #16
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	40021000 	.word	0x40021000

080038b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b084      	sub	sp, #16
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d101      	bne.n	80038c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e095      	b.n	80039ee <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d108      	bne.n	80038dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038d2:	d009      	beq.n	80038e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2200      	movs	r2, #0
 80038d8:	61da      	str	r2, [r3, #28]
 80038da:	e005      	b.n	80038e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d106      	bne.n	8003908 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2200      	movs	r2, #0
 80038fe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	f7fd feea 	bl	80016dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2202      	movs	r2, #2
 800390c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800391e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003928:	d902      	bls.n	8003930 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800392a:	2300      	movs	r3, #0
 800392c:	60fb      	str	r3, [r7, #12]
 800392e:	e002      	b.n	8003936 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003930:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003934:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800393e:	d007      	beq.n	8003950 <HAL_SPI_Init+0xa0>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003948:	d002      	beq.n	8003950 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2200      	movs	r2, #0
 800394e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003960:	431a      	orrs	r2, r3
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	691b      	ldr	r3, [r3, #16]
 8003966:	f003 0302 	and.w	r3, r3, #2
 800396a:	431a      	orrs	r2, r3
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	695b      	ldr	r3, [r3, #20]
 8003970:	f003 0301 	and.w	r3, r3, #1
 8003974:	431a      	orrs	r2, r3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800397e:	431a      	orrs	r2, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	69db      	ldr	r3, [r3, #28]
 8003984:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003988:	431a      	orrs	r2, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6a1b      	ldr	r3, [r3, #32]
 800398e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003992:	ea42 0103 	orr.w	r1, r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800399a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	430a      	orrs	r2, r1
 80039a4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	699b      	ldr	r3, [r3, #24]
 80039aa:	0c1b      	lsrs	r3, r3, #16
 80039ac:	f003 0204 	and.w	r2, r3, #4
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b4:	f003 0310 	and.w	r3, r3, #16
 80039b8:	431a      	orrs	r2, r3
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039be:	f003 0308 	and.w	r3, r3, #8
 80039c2:	431a      	orrs	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80039cc:	ea42 0103 	orr.w	r1, r2, r3
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	430a      	orrs	r2, r1
 80039dc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2201      	movs	r2, #1
 80039e8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3710      	adds	r7, #16
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}

080039f6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039f6:	b580      	push	{r7, lr}
 80039f8:	b088      	sub	sp, #32
 80039fa:	af02      	add	r7, sp, #8
 80039fc:	60f8      	str	r0, [r7, #12]
 80039fe:	60b9      	str	r1, [r7, #8]
 8003a00:	603b      	str	r3, [r7, #0]
 8003a02:	4613      	mov	r3, r2
 8003a04:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003a06:	2300      	movs	r3, #0
 8003a08:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a12:	d112      	bne.n	8003a3a <HAL_SPI_Receive+0x44>
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d10e      	bne.n	8003a3a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2204      	movs	r2, #4
 8003a20:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003a24:	88fa      	ldrh	r2, [r7, #6]
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	9300      	str	r3, [sp, #0]
 8003a2a:	4613      	mov	r3, r2
 8003a2c:	68ba      	ldr	r2, [r7, #8]
 8003a2e:	68b9      	ldr	r1, [r7, #8]
 8003a30:	68f8      	ldr	r0, [r7, #12]
 8003a32:	f000 f910 	bl	8003c56 <HAL_SPI_TransmitReceive>
 8003a36:	4603      	mov	r3, r0
 8003a38:	e109      	b.n	8003c4e <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d101      	bne.n	8003a48 <HAL_SPI_Receive+0x52>
 8003a44:	2302      	movs	r3, #2
 8003a46:	e102      	b.n	8003c4e <HAL_SPI_Receive+0x258>
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a50:	f7fe f91e 	bl	8001c90 <HAL_GetTick>
 8003a54:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d002      	beq.n	8003a68 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003a62:	2302      	movs	r3, #2
 8003a64:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003a66:	e0e9      	b.n	8003c3c <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d002      	beq.n	8003a74 <HAL_SPI_Receive+0x7e>
 8003a6e:	88fb      	ldrh	r3, [r7, #6]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d102      	bne.n	8003a7a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003a78:	e0e0      	b.n	8003c3c <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2204      	movs	r2, #4
 8003a7e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2200      	movs	r2, #0
 8003a86:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	68ba      	ldr	r2, [r7, #8]
 8003a8c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	88fa      	ldrh	r2, [r7, #6]
 8003a92:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	88fa      	ldrh	r2, [r7, #6]
 8003a9a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2200      	movs	r2, #0
 8003aae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003ac4:	d908      	bls.n	8003ad8 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	685a      	ldr	r2, [r3, #4]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003ad4:	605a      	str	r2, [r3, #4]
 8003ad6:	e007      	b.n	8003ae8 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	685a      	ldr	r2, [r3, #4]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003ae6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003af0:	d10f      	bne.n	8003b12 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b00:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003b10:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b1c:	2b40      	cmp	r3, #64	; 0x40
 8003b1e:	d007      	beq.n	8003b30 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b2e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003b38:	d867      	bhi.n	8003c0a <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003b3a:	e030      	b.n	8003b9e <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	f003 0301 	and.w	r3, r3, #1
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d117      	bne.n	8003b7a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f103 020c 	add.w	r2, r3, #12
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b56:	7812      	ldrb	r2, [r2, #0]
 8003b58:	b2d2      	uxtb	r2, r2
 8003b5a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b60:	1c5a      	adds	r2, r3, #1
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	3b01      	subs	r3, #1
 8003b70:	b29a      	uxth	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003b78:	e011      	b.n	8003b9e <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b7a:	f7fe f889 	bl	8001c90 <HAL_GetTick>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	683a      	ldr	r2, [r7, #0]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d803      	bhi.n	8003b92 <HAL_SPI_Receive+0x19c>
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b90:	d102      	bne.n	8003b98 <HAL_SPI_Receive+0x1a2>
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d102      	bne.n	8003b9e <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003b9c:	e04e      	b.n	8003c3c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d1c8      	bne.n	8003b3c <HAL_SPI_Receive+0x146>
 8003baa:	e034      	b.n	8003c16 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	f003 0301 	and.w	r3, r3, #1
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d115      	bne.n	8003be6 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	68da      	ldr	r2, [r3, #12]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc4:	b292      	uxth	r2, r2
 8003bc6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bcc:	1c9a      	adds	r2, r3, #2
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003bd8:	b29b      	uxth	r3, r3
 8003bda:	3b01      	subs	r3, #1
 8003bdc:	b29a      	uxth	r2, r3
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003be4:	e011      	b.n	8003c0a <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003be6:	f7fe f853 	bl	8001c90 <HAL_GetTick>
 8003bea:	4602      	mov	r2, r0
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	683a      	ldr	r2, [r7, #0]
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d803      	bhi.n	8003bfe <HAL_SPI_Receive+0x208>
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bfc:	d102      	bne.n	8003c04 <HAL_SPI_Receive+0x20e>
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d102      	bne.n	8003c0a <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8003c04:	2303      	movs	r3, #3
 8003c06:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003c08:	e018      	b.n	8003c3c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003c10:	b29b      	uxth	r3, r3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d1ca      	bne.n	8003bac <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c16:	693a      	ldr	r2, [r7, #16]
 8003c18:	6839      	ldr	r1, [r7, #0]
 8003c1a:	68f8      	ldr	r0, [r7, #12]
 8003c1c:	f000 fb48 	bl	80042b0 <SPI_EndRxTransaction>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d002      	beq.n	8003c2c <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2220      	movs	r2, #32
 8003c2a:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d002      	beq.n	8003c3a <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	75fb      	strb	r3, [r7, #23]
 8003c38:	e000      	b.n	8003c3c <HAL_SPI_Receive+0x246>
  }

error :
 8003c3a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2200      	movs	r2, #0
 8003c48:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003c4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3718      	adds	r7, #24
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}

08003c56 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003c56:	b580      	push	{r7, lr}
 8003c58:	b08a      	sub	sp, #40	; 0x28
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	60f8      	str	r0, [r7, #12]
 8003c5e:	60b9      	str	r1, [r7, #8]
 8003c60:	607a      	str	r2, [r7, #4]
 8003c62:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003c64:	2301      	movs	r3, #1
 8003c66:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d101      	bne.n	8003c7c <HAL_SPI_TransmitReceive+0x26>
 8003c78:	2302      	movs	r3, #2
 8003c7a:	e1fb      	b.n	8004074 <HAL_SPI_TransmitReceive+0x41e>
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c84:	f7fe f804 	bl	8001c90 <HAL_GetTick>
 8003c88:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003c90:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003c98:	887b      	ldrh	r3, [r7, #2]
 8003c9a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003c9c:	887b      	ldrh	r3, [r7, #2]
 8003c9e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003ca0:	7efb      	ldrb	r3, [r7, #27]
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d00e      	beq.n	8003cc4 <HAL_SPI_TransmitReceive+0x6e>
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003cac:	d106      	bne.n	8003cbc <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d102      	bne.n	8003cbc <HAL_SPI_TransmitReceive+0x66>
 8003cb6:	7efb      	ldrb	r3, [r7, #27]
 8003cb8:	2b04      	cmp	r3, #4
 8003cba:	d003      	beq.n	8003cc4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003cbc:	2302      	movs	r3, #2
 8003cbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003cc2:	e1cd      	b.n	8004060 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d005      	beq.n	8003cd6 <HAL_SPI_TransmitReceive+0x80>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d002      	beq.n	8003cd6 <HAL_SPI_TransmitReceive+0x80>
 8003cd0:	887b      	ldrh	r3, [r7, #2]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d103      	bne.n	8003cde <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003cdc:	e1c0      	b.n	8004060 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	2b04      	cmp	r3, #4
 8003ce8:	d003      	beq.n	8003cf2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2205      	movs	r2, #5
 8003cee:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	887a      	ldrh	r2, [r7, #2]
 8003d02:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	887a      	ldrh	r2, [r7, #2]
 8003d0a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	68ba      	ldr	r2, [r7, #8]
 8003d12:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	887a      	ldrh	r2, [r7, #2]
 8003d18:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	887a      	ldrh	r2, [r7, #2]
 8003d1e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2200      	movs	r2, #0
 8003d24:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003d34:	d802      	bhi.n	8003d3c <HAL_SPI_TransmitReceive+0xe6>
 8003d36:	8a3b      	ldrh	r3, [r7, #16]
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d908      	bls.n	8003d4e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	685a      	ldr	r2, [r3, #4]
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003d4a:	605a      	str	r2, [r3, #4]
 8003d4c:	e007      	b.n	8003d5e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	685a      	ldr	r2, [r3, #4]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003d5c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d68:	2b40      	cmp	r3, #64	; 0x40
 8003d6a:	d007      	beq.n	8003d7c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d7a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003d84:	d97c      	bls.n	8003e80 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d002      	beq.n	8003d94 <HAL_SPI_TransmitReceive+0x13e>
 8003d8e:	8a7b      	ldrh	r3, [r7, #18]
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d169      	bne.n	8003e68 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d98:	881a      	ldrh	r2, [r3, #0]
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003da4:	1c9a      	adds	r2, r3, #2
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	3b01      	subs	r3, #1
 8003db2:	b29a      	uxth	r2, r3
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003db8:	e056      	b.n	8003e68 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	f003 0302 	and.w	r3, r3, #2
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d11b      	bne.n	8003e00 <HAL_SPI_TransmitReceive+0x1aa>
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003dcc:	b29b      	uxth	r3, r3
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d016      	beq.n	8003e00 <HAL_SPI_TransmitReceive+0x1aa>
 8003dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d113      	bne.n	8003e00 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ddc:	881a      	ldrh	r2, [r3, #0]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003de8:	1c9a      	adds	r2, r3, #2
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	3b01      	subs	r3, #1
 8003df6:	b29a      	uxth	r2, r3
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	f003 0301 	and.w	r3, r3, #1
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d11c      	bne.n	8003e48 <HAL_SPI_TransmitReceive+0x1f2>
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d016      	beq.n	8003e48 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	68da      	ldr	r2, [r3, #12]
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e24:	b292      	uxth	r2, r2
 8003e26:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2c:	1c9a      	adds	r2, r3, #2
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	b29a      	uxth	r2, r3
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003e44:	2301      	movs	r3, #1
 8003e46:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003e48:	f7fd ff22 	bl	8001c90 <HAL_GetTick>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d807      	bhi.n	8003e68 <HAL_SPI_TransmitReceive+0x212>
 8003e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e5e:	d003      	beq.n	8003e68 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8003e60:	2303      	movs	r3, #3
 8003e62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003e66:	e0fb      	b.n	8004060 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d1a3      	bne.n	8003dba <HAL_SPI_TransmitReceive+0x164>
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d19d      	bne.n	8003dba <HAL_SPI_TransmitReceive+0x164>
 8003e7e:	e0df      	b.n	8004040 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d003      	beq.n	8003e90 <HAL_SPI_TransmitReceive+0x23a>
 8003e88:	8a7b      	ldrh	r3, [r7, #18]
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	f040 80cb 	bne.w	8004026 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d912      	bls.n	8003ec0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e9e:	881a      	ldrh	r2, [r3, #0]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eaa:	1c9a      	adds	r2, r3, #2
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	3b02      	subs	r3, #2
 8003eb8:	b29a      	uxth	r2, r3
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003ebe:	e0b2      	b.n	8004026 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	330c      	adds	r3, #12
 8003eca:	7812      	ldrb	r2, [r2, #0]
 8003ecc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ed2:	1c5a      	adds	r2, r3, #1
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	3b01      	subs	r3, #1
 8003ee0:	b29a      	uxth	r2, r3
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ee6:	e09e      	b.n	8004026 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	2b02      	cmp	r3, #2
 8003ef4:	d134      	bne.n	8003f60 <HAL_SPI_TransmitReceive+0x30a>
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d02f      	beq.n	8003f60 <HAL_SPI_TransmitReceive+0x30a>
 8003f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d12c      	bne.n	8003f60 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d912      	bls.n	8003f36 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f14:	881a      	ldrh	r2, [r3, #0]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f20:	1c9a      	adds	r2, r3, #2
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	3b02      	subs	r3, #2
 8003f2e:	b29a      	uxth	r2, r3
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003f34:	e012      	b.n	8003f5c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	330c      	adds	r3, #12
 8003f40:	7812      	ldrb	r2, [r2, #0]
 8003f42:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f48:	1c5a      	adds	r2, r3, #1
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	3b01      	subs	r3, #1
 8003f56:	b29a      	uxth	r2, r3
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d148      	bne.n	8004000 <HAL_SPI_TransmitReceive+0x3aa>
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003f74:	b29b      	uxth	r3, r3
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d042      	beq.n	8004000 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d923      	bls.n	8003fce <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	68da      	ldr	r2, [r3, #12]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f90:	b292      	uxth	r2, r2
 8003f92:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f98:	1c9a      	adds	r2, r3, #2
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	3b02      	subs	r3, #2
 8003fa8:	b29a      	uxth	r2, r3
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003fb6:	b29b      	uxth	r3, r3
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d81f      	bhi.n	8003ffc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	685a      	ldr	r2, [r3, #4]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003fca:	605a      	str	r2, [r3, #4]
 8003fcc:	e016      	b.n	8003ffc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f103 020c 	add.w	r2, r3, #12
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fda:	7812      	ldrb	r2, [r2, #0]
 8003fdc:	b2d2      	uxtb	r2, r2
 8003fde:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe4:	1c5a      	adds	r2, r3, #1
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	3b01      	subs	r3, #1
 8003ff4:	b29a      	uxth	r2, r3
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004000:	f7fd fe46 	bl	8001c90 <HAL_GetTick>
 8004004:	4602      	mov	r2, r0
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	1ad3      	subs	r3, r2, r3
 800400a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800400c:	429a      	cmp	r2, r3
 800400e:	d803      	bhi.n	8004018 <HAL_SPI_TransmitReceive+0x3c2>
 8004010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004012:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004016:	d102      	bne.n	800401e <HAL_SPI_TransmitReceive+0x3c8>
 8004018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800401a:	2b00      	cmp	r3, #0
 800401c:	d103      	bne.n	8004026 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004024:	e01c      	b.n	8004060 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800402a:	b29b      	uxth	r3, r3
 800402c:	2b00      	cmp	r3, #0
 800402e:	f47f af5b 	bne.w	8003ee8 <HAL_SPI_TransmitReceive+0x292>
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004038:	b29b      	uxth	r3, r3
 800403a:	2b00      	cmp	r3, #0
 800403c:	f47f af54 	bne.w	8003ee8 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004040:	69fa      	ldr	r2, [r7, #28]
 8004042:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004044:	68f8      	ldr	r0, [r7, #12]
 8004046:	f000 f98b 	bl	8004360 <SPI_EndRxTxTransaction>
 800404a:	4603      	mov	r3, r0
 800404c:	2b00      	cmp	r3, #0
 800404e:	d006      	beq.n	800405e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2220      	movs	r2, #32
 800405a:	661a      	str	r2, [r3, #96]	; 0x60
 800405c:	e000      	b.n	8004060 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800405e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2201      	movs	r2, #1
 8004064:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2200      	movs	r2, #0
 800406c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004070:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004074:	4618      	mov	r0, r3
 8004076:	3728      	adds	r7, #40	; 0x28
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b088      	sub	sp, #32
 8004080:	af00      	add	r7, sp, #0
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	60b9      	str	r1, [r7, #8]
 8004086:	603b      	str	r3, [r7, #0]
 8004088:	4613      	mov	r3, r2
 800408a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800408c:	f7fd fe00 	bl	8001c90 <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004094:	1a9b      	subs	r3, r3, r2
 8004096:	683a      	ldr	r2, [r7, #0]
 8004098:	4413      	add	r3, r2
 800409a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800409c:	f7fd fdf8 	bl	8001c90 <HAL_GetTick>
 80040a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80040a2:	4b39      	ldr	r3, [pc, #228]	; (8004188 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	015b      	lsls	r3, r3, #5
 80040a8:	0d1b      	lsrs	r3, r3, #20
 80040aa:	69fa      	ldr	r2, [r7, #28]
 80040ac:	fb02 f303 	mul.w	r3, r2, r3
 80040b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80040b2:	e054      	b.n	800415e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040ba:	d050      	beq.n	800415e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80040bc:	f7fd fde8 	bl	8001c90 <HAL_GetTick>
 80040c0:	4602      	mov	r2, r0
 80040c2:	69bb      	ldr	r3, [r7, #24]
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	69fa      	ldr	r2, [r7, #28]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d902      	bls.n	80040d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80040cc:	69fb      	ldr	r3, [r7, #28]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d13d      	bne.n	800414e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	685a      	ldr	r2, [r3, #4]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80040e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040ea:	d111      	bne.n	8004110 <SPI_WaitFlagStateUntilTimeout+0x94>
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040f4:	d004      	beq.n	8004100 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040fe:	d107      	bne.n	8004110 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800410e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004114:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004118:	d10f      	bne.n	800413a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004128:	601a      	str	r2, [r3, #0]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004138:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2201      	movs	r2, #1
 800413e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	e017      	b.n	800417e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d101      	bne.n	8004158 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004154:	2300      	movs	r3, #0
 8004156:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	3b01      	subs	r3, #1
 800415c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	689a      	ldr	r2, [r3, #8]
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	4013      	ands	r3, r2
 8004168:	68ba      	ldr	r2, [r7, #8]
 800416a:	429a      	cmp	r2, r3
 800416c:	bf0c      	ite	eq
 800416e:	2301      	moveq	r3, #1
 8004170:	2300      	movne	r3, #0
 8004172:	b2db      	uxtb	r3, r3
 8004174:	461a      	mov	r2, r3
 8004176:	79fb      	ldrb	r3, [r7, #7]
 8004178:	429a      	cmp	r2, r3
 800417a:	d19b      	bne.n	80040b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800417c:	2300      	movs	r3, #0
}
 800417e:	4618      	mov	r0, r3
 8004180:	3720      	adds	r7, #32
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}
 8004186:	bf00      	nop
 8004188:	20000000 	.word	0x20000000

0800418c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b088      	sub	sp, #32
 8004190:	af00      	add	r7, sp, #0
 8004192:	60f8      	str	r0, [r7, #12]
 8004194:	60b9      	str	r1, [r7, #8]
 8004196:	607a      	str	r2, [r7, #4]
 8004198:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800419a:	f7fd fd79 	bl	8001c90 <HAL_GetTick>
 800419e:	4602      	mov	r2, r0
 80041a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041a2:	1a9b      	subs	r3, r3, r2
 80041a4:	683a      	ldr	r2, [r7, #0]
 80041a6:	4413      	add	r3, r2
 80041a8:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80041aa:	f7fd fd71 	bl	8001c90 <HAL_GetTick>
 80041ae:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80041b0:	4b3e      	ldr	r3, [pc, #248]	; (80042ac <SPI_WaitFifoStateUntilTimeout+0x120>)
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	4613      	mov	r3, r2
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	4413      	add	r3, r2
 80041ba:	00da      	lsls	r2, r3, #3
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	0d1b      	lsrs	r3, r3, #20
 80041c0:	69fa      	ldr	r2, [r7, #28]
 80041c2:	fb02 f303 	mul.w	r3, r2, r3
 80041c6:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 80041c8:	e062      	b.n	8004290 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80041d0:	d109      	bne.n	80041e6 <SPI_WaitFifoStateUntilTimeout+0x5a>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d106      	bne.n	80041e6 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	330c      	adds	r3, #12
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80041e4:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ec:	d050      	beq.n	8004290 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80041ee:	f7fd fd4f 	bl	8001c90 <HAL_GetTick>
 80041f2:	4602      	mov	r2, r0
 80041f4:	69bb      	ldr	r3, [r7, #24]
 80041f6:	1ad3      	subs	r3, r2, r3
 80041f8:	69fa      	ldr	r2, [r7, #28]
 80041fa:	429a      	cmp	r2, r3
 80041fc:	d902      	bls.n	8004204 <SPI_WaitFifoStateUntilTimeout+0x78>
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d13d      	bne.n	8004280 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	685a      	ldr	r2, [r3, #4]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004212:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800421c:	d111      	bne.n	8004242 <SPI_WaitFifoStateUntilTimeout+0xb6>
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004226:	d004      	beq.n	8004232 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004230:	d107      	bne.n	8004242 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004240:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004246:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800424a:	d10f      	bne.n	800426c <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800425a:	601a      	str	r2, [r3, #0]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800426a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2200      	movs	r2, #0
 8004278:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800427c:	2303      	movs	r3, #3
 800427e:	e010      	b.n	80042a2 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d101      	bne.n	800428a <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8004286:	2300      	movs	r3, #0
 8004288:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	3b01      	subs	r3, #1
 800428e:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	689a      	ldr	r2, [r3, #8]
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	4013      	ands	r3, r2
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	429a      	cmp	r2, r3
 800429e:	d194      	bne.n	80041ca <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3720      	adds	r7, #32
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	bf00      	nop
 80042ac:	20000000 	.word	0x20000000

080042b0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b086      	sub	sp, #24
 80042b4:	af02      	add	r7, sp, #8
 80042b6:	60f8      	str	r0, [r7, #12]
 80042b8:	60b9      	str	r1, [r7, #8]
 80042ba:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042c4:	d111      	bne.n	80042ea <SPI_EndRxTransaction+0x3a>
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042ce:	d004      	beq.n	80042da <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042d8:	d107      	bne.n	80042ea <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042e8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	9300      	str	r3, [sp, #0]
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	2200      	movs	r2, #0
 80042f2:	2180      	movs	r1, #128	; 0x80
 80042f4:	68f8      	ldr	r0, [r7, #12]
 80042f6:	f7ff fec1 	bl	800407c <SPI_WaitFlagStateUntilTimeout>
 80042fa:	4603      	mov	r3, r0
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d007      	beq.n	8004310 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004304:	f043 0220 	orr.w	r2, r3, #32
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800430c:	2303      	movs	r3, #3
 800430e:	e023      	b.n	8004358 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004318:	d11d      	bne.n	8004356 <SPI_EndRxTransaction+0xa6>
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004322:	d004      	beq.n	800432e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800432c:	d113      	bne.n	8004356 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	9300      	str	r3, [sp, #0]
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	2200      	movs	r2, #0
 8004336:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800433a:	68f8      	ldr	r0, [r7, #12]
 800433c:	f7ff ff26 	bl	800418c <SPI_WaitFifoStateUntilTimeout>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d007      	beq.n	8004356 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800434a:	f043 0220 	orr.w	r2, r3, #32
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e000      	b.n	8004358 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004356:	2300      	movs	r3, #0
}
 8004358:	4618      	mov	r0, r3
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b086      	sub	sp, #24
 8004364:	af02      	add	r7, sp, #8
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	9300      	str	r3, [sp, #0]
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	2200      	movs	r2, #0
 8004374:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004378:	68f8      	ldr	r0, [r7, #12]
 800437a:	f7ff ff07 	bl	800418c <SPI_WaitFifoStateUntilTimeout>
 800437e:	4603      	mov	r3, r0
 8004380:	2b00      	cmp	r3, #0
 8004382:	d007      	beq.n	8004394 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004388:	f043 0220 	orr.w	r2, r3, #32
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004390:	2303      	movs	r3, #3
 8004392:	e027      	b.n	80043e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	9300      	str	r3, [sp, #0]
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	2200      	movs	r2, #0
 800439c:	2180      	movs	r1, #128	; 0x80
 800439e:	68f8      	ldr	r0, [r7, #12]
 80043a0:	f7ff fe6c 	bl	800407c <SPI_WaitFlagStateUntilTimeout>
 80043a4:	4603      	mov	r3, r0
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d007      	beq.n	80043ba <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043ae:	f043 0220 	orr.w	r2, r3, #32
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80043b6:	2303      	movs	r3, #3
 80043b8:	e014      	b.n	80043e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	9300      	str	r3, [sp, #0]
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80043c6:	68f8      	ldr	r0, [r7, #12]
 80043c8:	f7ff fee0 	bl	800418c <SPI_WaitFifoStateUntilTimeout>
 80043cc:	4603      	mov	r3, r0
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d007      	beq.n	80043e2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043d6:	f043 0220 	orr.w	r2, r3, #32
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80043de:	2303      	movs	r3, #3
 80043e0:	e000      	b.n	80043e4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80043e2:	2300      	movs	r3, #0
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3710      	adds	r7, #16
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}

080043ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b082      	sub	sp, #8
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d101      	bne.n	80043fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e049      	b.n	8004492 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004404:	b2db      	uxtb	r3, r3
 8004406:	2b00      	cmp	r3, #0
 8004408:	d106      	bne.n	8004418 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2200      	movs	r2, #0
 800440e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f7fd f9c4 	bl	80017a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2202      	movs	r2, #2
 800441c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	3304      	adds	r3, #4
 8004428:	4619      	mov	r1, r3
 800442a:	4610      	mov	r0, r2
 800442c:	f000 fd2c 	bl	8004e88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2201      	movs	r2, #1
 8004434:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2201      	movs	r2, #1
 800443c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2201      	movs	r2, #1
 8004444:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2201      	movs	r2, #1
 800444c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2201      	movs	r2, #1
 800447c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2201      	movs	r2, #1
 800448c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004490:	2300      	movs	r3, #0
}
 8004492:	4618      	mov	r0, r3
 8004494:	3708      	adds	r7, #8
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
	...

0800449c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800449c:	b480      	push	{r7}
 800449e:	b085      	sub	sp, #20
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	d001      	beq.n	80044b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
 80044b2:	e04f      	b.n	8004554 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2202      	movs	r2, #2
 80044b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	68da      	ldr	r2, [r3, #12]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f042 0201 	orr.w	r2, r2, #1
 80044ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a23      	ldr	r2, [pc, #140]	; (8004560 <HAL_TIM_Base_Start_IT+0xc4>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d01d      	beq.n	8004512 <HAL_TIM_Base_Start_IT+0x76>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044de:	d018      	beq.n	8004512 <HAL_TIM_Base_Start_IT+0x76>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a1f      	ldr	r2, [pc, #124]	; (8004564 <HAL_TIM_Base_Start_IT+0xc8>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d013      	beq.n	8004512 <HAL_TIM_Base_Start_IT+0x76>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a1e      	ldr	r2, [pc, #120]	; (8004568 <HAL_TIM_Base_Start_IT+0xcc>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d00e      	beq.n	8004512 <HAL_TIM_Base_Start_IT+0x76>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a1c      	ldr	r2, [pc, #112]	; (800456c <HAL_TIM_Base_Start_IT+0xd0>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d009      	beq.n	8004512 <HAL_TIM_Base_Start_IT+0x76>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a1b      	ldr	r2, [pc, #108]	; (8004570 <HAL_TIM_Base_Start_IT+0xd4>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d004      	beq.n	8004512 <HAL_TIM_Base_Start_IT+0x76>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a19      	ldr	r2, [pc, #100]	; (8004574 <HAL_TIM_Base_Start_IT+0xd8>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d115      	bne.n	800453e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	689a      	ldr	r2, [r3, #8]
 8004518:	4b17      	ldr	r3, [pc, #92]	; (8004578 <HAL_TIM_Base_Start_IT+0xdc>)
 800451a:	4013      	ands	r3, r2
 800451c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2b06      	cmp	r3, #6
 8004522:	d015      	beq.n	8004550 <HAL_TIM_Base_Start_IT+0xb4>
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800452a:	d011      	beq.n	8004550 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f042 0201 	orr.w	r2, r2, #1
 800453a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800453c:	e008      	b.n	8004550 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f042 0201 	orr.w	r2, r2, #1
 800454c:	601a      	str	r2, [r3, #0]
 800454e:	e000      	b.n	8004552 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004550:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004552:	2300      	movs	r3, #0
}
 8004554:	4618      	mov	r0, r3
 8004556:	3714      	adds	r7, #20
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr
 8004560:	40012c00 	.word	0x40012c00
 8004564:	40000400 	.word	0x40000400
 8004568:	40000800 	.word	0x40000800
 800456c:	40000c00 	.word	0x40000c00
 8004570:	40013400 	.word	0x40013400
 8004574:	40014000 	.word	0x40014000
 8004578:	00010007 	.word	0x00010007

0800457c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d101      	bne.n	800458e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e049      	b.n	8004622 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	d106      	bne.n	80045a8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f000 f841 	bl	800462a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2202      	movs	r2, #2
 80045ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	3304      	adds	r3, #4
 80045b8:	4619      	mov	r1, r3
 80045ba:	4610      	mov	r0, r2
 80045bc:	f000 fc64 	bl	8004e88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2201      	movs	r2, #1
 80045c4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2201      	movs	r2, #1
 80045dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2201      	movs	r2, #1
 80045f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2201      	movs	r2, #1
 80045fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2201      	movs	r2, #1
 8004614:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004620:	2300      	movs	r3, #0
}
 8004622:	4618      	mov	r0, r3
 8004624:	3708      	adds	r7, #8
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}

0800462a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800462a:	b480      	push	{r7}
 800462c:	b083      	sub	sp, #12
 800462e:	af00      	add	r7, sp, #0
 8004630:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004632:	bf00      	nop
 8004634:	370c      	adds	r7, #12
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr
	...

08004640 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b084      	sub	sp, #16
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
 8004648:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d109      	bne.n	8004664 <HAL_TIM_PWM_Start+0x24>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004656:	b2db      	uxtb	r3, r3
 8004658:	2b01      	cmp	r3, #1
 800465a:	bf14      	ite	ne
 800465c:	2301      	movne	r3, #1
 800465e:	2300      	moveq	r3, #0
 8004660:	b2db      	uxtb	r3, r3
 8004662:	e03c      	b.n	80046de <HAL_TIM_PWM_Start+0x9e>
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	2b04      	cmp	r3, #4
 8004668:	d109      	bne.n	800467e <HAL_TIM_PWM_Start+0x3e>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004670:	b2db      	uxtb	r3, r3
 8004672:	2b01      	cmp	r3, #1
 8004674:	bf14      	ite	ne
 8004676:	2301      	movne	r3, #1
 8004678:	2300      	moveq	r3, #0
 800467a:	b2db      	uxtb	r3, r3
 800467c:	e02f      	b.n	80046de <HAL_TIM_PWM_Start+0x9e>
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	2b08      	cmp	r3, #8
 8004682:	d109      	bne.n	8004698 <HAL_TIM_PWM_Start+0x58>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800468a:	b2db      	uxtb	r3, r3
 800468c:	2b01      	cmp	r3, #1
 800468e:	bf14      	ite	ne
 8004690:	2301      	movne	r3, #1
 8004692:	2300      	moveq	r3, #0
 8004694:	b2db      	uxtb	r3, r3
 8004696:	e022      	b.n	80046de <HAL_TIM_PWM_Start+0x9e>
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	2b0c      	cmp	r3, #12
 800469c:	d109      	bne.n	80046b2 <HAL_TIM_PWM_Start+0x72>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	bf14      	ite	ne
 80046aa:	2301      	movne	r3, #1
 80046ac:	2300      	moveq	r3, #0
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	e015      	b.n	80046de <HAL_TIM_PWM_Start+0x9e>
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	2b10      	cmp	r3, #16
 80046b6:	d109      	bne.n	80046cc <HAL_TIM_PWM_Start+0x8c>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	bf14      	ite	ne
 80046c4:	2301      	movne	r3, #1
 80046c6:	2300      	moveq	r3, #0
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	e008      	b.n	80046de <HAL_TIM_PWM_Start+0x9e>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	bf14      	ite	ne
 80046d8:	2301      	movne	r3, #1
 80046da:	2300      	moveq	r3, #0
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d001      	beq.n	80046e6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e09c      	b.n	8004820 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d104      	bne.n	80046f6 <HAL_TIM_PWM_Start+0xb6>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2202      	movs	r2, #2
 80046f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046f4:	e023      	b.n	800473e <HAL_TIM_PWM_Start+0xfe>
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	2b04      	cmp	r3, #4
 80046fa:	d104      	bne.n	8004706 <HAL_TIM_PWM_Start+0xc6>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2202      	movs	r2, #2
 8004700:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004704:	e01b      	b.n	800473e <HAL_TIM_PWM_Start+0xfe>
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	2b08      	cmp	r3, #8
 800470a:	d104      	bne.n	8004716 <HAL_TIM_PWM_Start+0xd6>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2202      	movs	r2, #2
 8004710:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004714:	e013      	b.n	800473e <HAL_TIM_PWM_Start+0xfe>
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	2b0c      	cmp	r3, #12
 800471a:	d104      	bne.n	8004726 <HAL_TIM_PWM_Start+0xe6>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2202      	movs	r2, #2
 8004720:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004724:	e00b      	b.n	800473e <HAL_TIM_PWM_Start+0xfe>
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	2b10      	cmp	r3, #16
 800472a:	d104      	bne.n	8004736 <HAL_TIM_PWM_Start+0xf6>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2202      	movs	r2, #2
 8004730:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004734:	e003      	b.n	800473e <HAL_TIM_PWM_Start+0xfe>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2202      	movs	r2, #2
 800473a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	2201      	movs	r2, #1
 8004744:	6839      	ldr	r1, [r7, #0]
 8004746:	4618      	mov	r0, r3
 8004748:	f000 ffa8 	bl	800569c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a35      	ldr	r2, [pc, #212]	; (8004828 <HAL_TIM_PWM_Start+0x1e8>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d013      	beq.n	800477e <HAL_TIM_PWM_Start+0x13e>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a34      	ldr	r2, [pc, #208]	; (800482c <HAL_TIM_PWM_Start+0x1ec>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d00e      	beq.n	800477e <HAL_TIM_PWM_Start+0x13e>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a32      	ldr	r2, [pc, #200]	; (8004830 <HAL_TIM_PWM_Start+0x1f0>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d009      	beq.n	800477e <HAL_TIM_PWM_Start+0x13e>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a31      	ldr	r2, [pc, #196]	; (8004834 <HAL_TIM_PWM_Start+0x1f4>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d004      	beq.n	800477e <HAL_TIM_PWM_Start+0x13e>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a2f      	ldr	r2, [pc, #188]	; (8004838 <HAL_TIM_PWM_Start+0x1f8>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d101      	bne.n	8004782 <HAL_TIM_PWM_Start+0x142>
 800477e:	2301      	movs	r3, #1
 8004780:	e000      	b.n	8004784 <HAL_TIM_PWM_Start+0x144>
 8004782:	2300      	movs	r3, #0
 8004784:	2b00      	cmp	r3, #0
 8004786:	d007      	beq.n	8004798 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004796:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a22      	ldr	r2, [pc, #136]	; (8004828 <HAL_TIM_PWM_Start+0x1e8>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d01d      	beq.n	80047de <HAL_TIM_PWM_Start+0x19e>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047aa:	d018      	beq.n	80047de <HAL_TIM_PWM_Start+0x19e>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a22      	ldr	r2, [pc, #136]	; (800483c <HAL_TIM_PWM_Start+0x1fc>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d013      	beq.n	80047de <HAL_TIM_PWM_Start+0x19e>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a21      	ldr	r2, [pc, #132]	; (8004840 <HAL_TIM_PWM_Start+0x200>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d00e      	beq.n	80047de <HAL_TIM_PWM_Start+0x19e>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a1f      	ldr	r2, [pc, #124]	; (8004844 <HAL_TIM_PWM_Start+0x204>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d009      	beq.n	80047de <HAL_TIM_PWM_Start+0x19e>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a17      	ldr	r2, [pc, #92]	; (800482c <HAL_TIM_PWM_Start+0x1ec>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d004      	beq.n	80047de <HAL_TIM_PWM_Start+0x19e>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a15      	ldr	r2, [pc, #84]	; (8004830 <HAL_TIM_PWM_Start+0x1f0>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d115      	bne.n	800480a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	689a      	ldr	r2, [r3, #8]
 80047e4:	4b18      	ldr	r3, [pc, #96]	; (8004848 <HAL_TIM_PWM_Start+0x208>)
 80047e6:	4013      	ands	r3, r2
 80047e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2b06      	cmp	r3, #6
 80047ee:	d015      	beq.n	800481c <HAL_TIM_PWM_Start+0x1dc>
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047f6:	d011      	beq.n	800481c <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f042 0201 	orr.w	r2, r2, #1
 8004806:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004808:	e008      	b.n	800481c <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f042 0201 	orr.w	r2, r2, #1
 8004818:	601a      	str	r2, [r3, #0]
 800481a:	e000      	b.n	800481e <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800481c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800481e:	2300      	movs	r3, #0
}
 8004820:	4618      	mov	r0, r3
 8004822:	3710      	adds	r7, #16
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}
 8004828:	40012c00 	.word	0x40012c00
 800482c:	40013400 	.word	0x40013400
 8004830:	40014000 	.word	0x40014000
 8004834:	40014400 	.word	0x40014400
 8004838:	40014800 	.word	0x40014800
 800483c:	40000400 	.word	0x40000400
 8004840:	40000800 	.word	0x40000800
 8004844:	40000c00 	.word	0x40000c00
 8004848:	00010007 	.word	0x00010007

0800484c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b082      	sub	sp, #8
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	691b      	ldr	r3, [r3, #16]
 800485a:	f003 0302 	and.w	r3, r3, #2
 800485e:	2b02      	cmp	r3, #2
 8004860:	d122      	bne.n	80048a8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	f003 0302 	and.w	r3, r3, #2
 800486c:	2b02      	cmp	r3, #2
 800486e:	d11b      	bne.n	80048a8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f06f 0202 	mvn.w	r2, #2
 8004878:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2201      	movs	r2, #1
 800487e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	699b      	ldr	r3, [r3, #24]
 8004886:	f003 0303 	and.w	r3, r3, #3
 800488a:	2b00      	cmp	r3, #0
 800488c:	d003      	beq.n	8004896 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 fadc 	bl	8004e4c <HAL_TIM_IC_CaptureCallback>
 8004894:	e005      	b.n	80048a2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f000 face 	bl	8004e38 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f000 fadf 	bl	8004e60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2200      	movs	r2, #0
 80048a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	691b      	ldr	r3, [r3, #16]
 80048ae:	f003 0304 	and.w	r3, r3, #4
 80048b2:	2b04      	cmp	r3, #4
 80048b4:	d122      	bne.n	80048fc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	f003 0304 	and.w	r3, r3, #4
 80048c0:	2b04      	cmp	r3, #4
 80048c2:	d11b      	bne.n	80048fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f06f 0204 	mvn.w	r2, #4
 80048cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2202      	movs	r2, #2
 80048d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	699b      	ldr	r3, [r3, #24]
 80048da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d003      	beq.n	80048ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f000 fab2 	bl	8004e4c <HAL_TIM_IC_CaptureCallback>
 80048e8:	e005      	b.n	80048f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f000 faa4 	bl	8004e38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f000 fab5 	bl	8004e60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2200      	movs	r2, #0
 80048fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	691b      	ldr	r3, [r3, #16]
 8004902:	f003 0308 	and.w	r3, r3, #8
 8004906:	2b08      	cmp	r3, #8
 8004908:	d122      	bne.n	8004950 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	68db      	ldr	r3, [r3, #12]
 8004910:	f003 0308 	and.w	r3, r3, #8
 8004914:	2b08      	cmp	r3, #8
 8004916:	d11b      	bne.n	8004950 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f06f 0208 	mvn.w	r2, #8
 8004920:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2204      	movs	r2, #4
 8004926:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	69db      	ldr	r3, [r3, #28]
 800492e:	f003 0303 	and.w	r3, r3, #3
 8004932:	2b00      	cmp	r3, #0
 8004934:	d003      	beq.n	800493e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	f000 fa88 	bl	8004e4c <HAL_TIM_IC_CaptureCallback>
 800493c:	e005      	b.n	800494a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f000 fa7a 	bl	8004e38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004944:	6878      	ldr	r0, [r7, #4]
 8004946:	f000 fa8b 	bl	8004e60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	691b      	ldr	r3, [r3, #16]
 8004956:	f003 0310 	and.w	r3, r3, #16
 800495a:	2b10      	cmp	r3, #16
 800495c:	d122      	bne.n	80049a4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	68db      	ldr	r3, [r3, #12]
 8004964:	f003 0310 	and.w	r3, r3, #16
 8004968:	2b10      	cmp	r3, #16
 800496a:	d11b      	bne.n	80049a4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f06f 0210 	mvn.w	r2, #16
 8004974:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2208      	movs	r2, #8
 800497a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	69db      	ldr	r3, [r3, #28]
 8004982:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004986:	2b00      	cmp	r3, #0
 8004988:	d003      	beq.n	8004992 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f000 fa5e 	bl	8004e4c <HAL_TIM_IC_CaptureCallback>
 8004990:	e005      	b.n	800499e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 fa50 	bl	8004e38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f000 fa61 	bl	8004e60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	691b      	ldr	r3, [r3, #16]
 80049aa:	f003 0301 	and.w	r3, r3, #1
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d10e      	bne.n	80049d0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	f003 0301 	and.w	r3, r3, #1
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d107      	bne.n	80049d0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f06f 0201 	mvn.w	r2, #1
 80049c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f7fc fe3e 	bl	800164c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	691b      	ldr	r3, [r3, #16]
 80049d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049da:	2b80      	cmp	r3, #128	; 0x80
 80049dc:	d10e      	bne.n	80049fc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049e8:	2b80      	cmp	r3, #128	; 0x80
 80049ea:	d107      	bne.n	80049fc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80049f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f000 ff08 	bl	800580c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	691b      	ldr	r3, [r3, #16]
 8004a02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a0a:	d10e      	bne.n	8004a2a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a16:	2b80      	cmp	r3, #128	; 0x80
 8004a18:	d107      	bne.n	8004a2a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004a22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004a24:	6878      	ldr	r0, [r7, #4]
 8004a26:	f000 fefb 	bl	8005820 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	691b      	ldr	r3, [r3, #16]
 8004a30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a34:	2b40      	cmp	r3, #64	; 0x40
 8004a36:	d10e      	bne.n	8004a56 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	68db      	ldr	r3, [r3, #12]
 8004a3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a42:	2b40      	cmp	r3, #64	; 0x40
 8004a44:	d107      	bne.n	8004a56 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004a4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a50:	6878      	ldr	r0, [r7, #4]
 8004a52:	f000 fa0f 	bl	8004e74 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	691b      	ldr	r3, [r3, #16]
 8004a5c:	f003 0320 	and.w	r3, r3, #32
 8004a60:	2b20      	cmp	r3, #32
 8004a62:	d10e      	bne.n	8004a82 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	68db      	ldr	r3, [r3, #12]
 8004a6a:	f003 0320 	and.w	r3, r3, #32
 8004a6e:	2b20      	cmp	r3, #32
 8004a70:	d107      	bne.n	8004a82 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f06f 0220 	mvn.w	r2, #32
 8004a7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f000 febb 	bl	80057f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a82:	bf00      	nop
 8004a84:	3708      	adds	r7, #8
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}
	...

08004a8c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	60f8      	str	r0, [r7, #12]
 8004a94:	60b9      	str	r1, [r7, #8]
 8004a96:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d101      	bne.n	8004aa6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004aa2:	2302      	movs	r3, #2
 8004aa4:	e0fd      	b.n	8004ca2 <HAL_TIM_PWM_ConfigChannel+0x216>
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2201      	movs	r2, #1
 8004aaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2b14      	cmp	r3, #20
 8004ab2:	f200 80f0 	bhi.w	8004c96 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8004ab6:	a201      	add	r2, pc, #4	; (adr r2, 8004abc <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004abc:	08004b11 	.word	0x08004b11
 8004ac0:	08004c97 	.word	0x08004c97
 8004ac4:	08004c97 	.word	0x08004c97
 8004ac8:	08004c97 	.word	0x08004c97
 8004acc:	08004b51 	.word	0x08004b51
 8004ad0:	08004c97 	.word	0x08004c97
 8004ad4:	08004c97 	.word	0x08004c97
 8004ad8:	08004c97 	.word	0x08004c97
 8004adc:	08004b93 	.word	0x08004b93
 8004ae0:	08004c97 	.word	0x08004c97
 8004ae4:	08004c97 	.word	0x08004c97
 8004ae8:	08004c97 	.word	0x08004c97
 8004aec:	08004bd3 	.word	0x08004bd3
 8004af0:	08004c97 	.word	0x08004c97
 8004af4:	08004c97 	.word	0x08004c97
 8004af8:	08004c97 	.word	0x08004c97
 8004afc:	08004c15 	.word	0x08004c15
 8004b00:	08004c97 	.word	0x08004c97
 8004b04:	08004c97 	.word	0x08004c97
 8004b08:	08004c97 	.word	0x08004c97
 8004b0c:	08004c55 	.word	0x08004c55
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	68b9      	ldr	r1, [r7, #8]
 8004b16:	4618      	mov	r0, r3
 8004b18:	f000 fa50 	bl	8004fbc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	699a      	ldr	r2, [r3, #24]
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f042 0208 	orr.w	r2, r2, #8
 8004b2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	699a      	ldr	r2, [r3, #24]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f022 0204 	bic.w	r2, r2, #4
 8004b3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	6999      	ldr	r1, [r3, #24]
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	691a      	ldr	r2, [r3, #16]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	430a      	orrs	r2, r1
 8004b4c:	619a      	str	r2, [r3, #24]
      break;
 8004b4e:	e0a3      	b.n	8004c98 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68b9      	ldr	r1, [r7, #8]
 8004b56:	4618      	mov	r0, r3
 8004b58:	f000 fac0 	bl	80050dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	699a      	ldr	r2, [r3, #24]
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	699a      	ldr	r2, [r3, #24]
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	6999      	ldr	r1, [r3, #24]
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	691b      	ldr	r3, [r3, #16]
 8004b86:	021a      	lsls	r2, r3, #8
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	430a      	orrs	r2, r1
 8004b8e:	619a      	str	r2, [r3, #24]
      break;
 8004b90:	e082      	b.n	8004c98 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	68b9      	ldr	r1, [r7, #8]
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f000 fb29 	bl	80051f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	69da      	ldr	r2, [r3, #28]
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f042 0208 	orr.w	r2, r2, #8
 8004bac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	69da      	ldr	r2, [r3, #28]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f022 0204 	bic.w	r2, r2, #4
 8004bbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	69d9      	ldr	r1, [r3, #28]
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	691a      	ldr	r2, [r3, #16]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	430a      	orrs	r2, r1
 8004bce:	61da      	str	r2, [r3, #28]
      break;
 8004bd0:	e062      	b.n	8004c98 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	68b9      	ldr	r1, [r7, #8]
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f000 fb91 	bl	8005300 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	69da      	ldr	r2, [r3, #28]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004bec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	69da      	ldr	r2, [r3, #28]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bfc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	69d9      	ldr	r1, [r3, #28]
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	691b      	ldr	r3, [r3, #16]
 8004c08:	021a      	lsls	r2, r3, #8
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	430a      	orrs	r2, r1
 8004c10:	61da      	str	r2, [r3, #28]
      break;
 8004c12:	e041      	b.n	8004c98 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	68b9      	ldr	r1, [r7, #8]
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f000 fbda 	bl	80053d4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f042 0208 	orr.w	r2, r2, #8
 8004c2e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f022 0204 	bic.w	r2, r2, #4
 8004c3e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	691a      	ldr	r2, [r3, #16]
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	430a      	orrs	r2, r1
 8004c50:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004c52:	e021      	b.n	8004c98 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	68b9      	ldr	r1, [r7, #8]
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f000 fc1e 	bl	800549c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c6e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c7e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	691b      	ldr	r3, [r3, #16]
 8004c8a:	021a      	lsls	r2, r3, #8
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	430a      	orrs	r2, r1
 8004c92:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004c94:	e000      	b.n	8004c98 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8004c96:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ca0:	2300      	movs	r3, #0
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3710      	adds	r7, #16
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}
 8004caa:	bf00      	nop

08004cac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b084      	sub	sp, #16
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
 8004cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d101      	bne.n	8004cc4 <HAL_TIM_ConfigClockSource+0x18>
 8004cc0:	2302      	movs	r3, #2
 8004cc2:	e0b5      	b.n	8004e30 <HAL_TIM_ConfigClockSource+0x184>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2202      	movs	r2, #2
 8004cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ce2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ce6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004cee:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68fa      	ldr	r2, [r7, #12]
 8004cf6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d00:	d03e      	beq.n	8004d80 <HAL_TIM_ConfigClockSource+0xd4>
 8004d02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d06:	f200 8087 	bhi.w	8004e18 <HAL_TIM_ConfigClockSource+0x16c>
 8004d0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d0e:	f000 8085 	beq.w	8004e1c <HAL_TIM_ConfigClockSource+0x170>
 8004d12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d16:	d87f      	bhi.n	8004e18 <HAL_TIM_ConfigClockSource+0x16c>
 8004d18:	2b70      	cmp	r3, #112	; 0x70
 8004d1a:	d01a      	beq.n	8004d52 <HAL_TIM_ConfigClockSource+0xa6>
 8004d1c:	2b70      	cmp	r3, #112	; 0x70
 8004d1e:	d87b      	bhi.n	8004e18 <HAL_TIM_ConfigClockSource+0x16c>
 8004d20:	2b60      	cmp	r3, #96	; 0x60
 8004d22:	d050      	beq.n	8004dc6 <HAL_TIM_ConfigClockSource+0x11a>
 8004d24:	2b60      	cmp	r3, #96	; 0x60
 8004d26:	d877      	bhi.n	8004e18 <HAL_TIM_ConfigClockSource+0x16c>
 8004d28:	2b50      	cmp	r3, #80	; 0x50
 8004d2a:	d03c      	beq.n	8004da6 <HAL_TIM_ConfigClockSource+0xfa>
 8004d2c:	2b50      	cmp	r3, #80	; 0x50
 8004d2e:	d873      	bhi.n	8004e18 <HAL_TIM_ConfigClockSource+0x16c>
 8004d30:	2b40      	cmp	r3, #64	; 0x40
 8004d32:	d058      	beq.n	8004de6 <HAL_TIM_ConfigClockSource+0x13a>
 8004d34:	2b40      	cmp	r3, #64	; 0x40
 8004d36:	d86f      	bhi.n	8004e18 <HAL_TIM_ConfigClockSource+0x16c>
 8004d38:	2b30      	cmp	r3, #48	; 0x30
 8004d3a:	d064      	beq.n	8004e06 <HAL_TIM_ConfigClockSource+0x15a>
 8004d3c:	2b30      	cmp	r3, #48	; 0x30
 8004d3e:	d86b      	bhi.n	8004e18 <HAL_TIM_ConfigClockSource+0x16c>
 8004d40:	2b20      	cmp	r3, #32
 8004d42:	d060      	beq.n	8004e06 <HAL_TIM_ConfigClockSource+0x15a>
 8004d44:	2b20      	cmp	r3, #32
 8004d46:	d867      	bhi.n	8004e18 <HAL_TIM_ConfigClockSource+0x16c>
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d05c      	beq.n	8004e06 <HAL_TIM_ConfigClockSource+0x15a>
 8004d4c:	2b10      	cmp	r3, #16
 8004d4e:	d05a      	beq.n	8004e06 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004d50:	e062      	b.n	8004e18 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6818      	ldr	r0, [r3, #0]
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	6899      	ldr	r1, [r3, #8]
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	685a      	ldr	r2, [r3, #4]
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	f000 fc7b 	bl	800565c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004d74:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	68fa      	ldr	r2, [r7, #12]
 8004d7c:	609a      	str	r2, [r3, #8]
      break;
 8004d7e:	e04e      	b.n	8004e1e <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6818      	ldr	r0, [r3, #0]
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	6899      	ldr	r1, [r3, #8]
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	685a      	ldr	r2, [r3, #4]
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	f000 fc64 	bl	800565c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	689a      	ldr	r2, [r3, #8]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004da2:	609a      	str	r2, [r3, #8]
      break;
 8004da4:	e03b      	b.n	8004e1e <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6818      	ldr	r0, [r3, #0]
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	6859      	ldr	r1, [r3, #4]
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	68db      	ldr	r3, [r3, #12]
 8004db2:	461a      	mov	r2, r3
 8004db4:	f000 fbd8 	bl	8005568 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2150      	movs	r1, #80	; 0x50
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f000 fc31 	bl	8005626 <TIM_ITRx_SetConfig>
      break;
 8004dc4:	e02b      	b.n	8004e1e <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6818      	ldr	r0, [r3, #0]
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	6859      	ldr	r1, [r3, #4]
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	68db      	ldr	r3, [r3, #12]
 8004dd2:	461a      	mov	r2, r3
 8004dd4:	f000 fbf7 	bl	80055c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	2160      	movs	r1, #96	; 0x60
 8004dde:	4618      	mov	r0, r3
 8004de0:	f000 fc21 	bl	8005626 <TIM_ITRx_SetConfig>
      break;
 8004de4:	e01b      	b.n	8004e1e <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6818      	ldr	r0, [r3, #0]
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	6859      	ldr	r1, [r3, #4]
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	461a      	mov	r2, r3
 8004df4:	f000 fbb8 	bl	8005568 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	2140      	movs	r1, #64	; 0x40
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f000 fc11 	bl	8005626 <TIM_ITRx_SetConfig>
      break;
 8004e04:	e00b      	b.n	8004e1e <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681a      	ldr	r2, [r3, #0]
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4619      	mov	r1, r3
 8004e10:	4610      	mov	r0, r2
 8004e12:	f000 fc08 	bl	8005626 <TIM_ITRx_SetConfig>
        break;
 8004e16:	e002      	b.n	8004e1e <HAL_TIM_ConfigClockSource+0x172>
      break;
 8004e18:	bf00      	nop
 8004e1a:	e000      	b.n	8004e1e <HAL_TIM_ConfigClockSource+0x172>
      break;
 8004e1c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2201      	movs	r2, #1
 8004e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e2e:	2300      	movs	r3, #0
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3710      	adds	r7, #16
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}

08004e38 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b083      	sub	sp, #12
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e40:	bf00      	nop
 8004e42:	370c      	adds	r7, #12
 8004e44:	46bd      	mov	sp, r7
 8004e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4a:	4770      	bx	lr

08004e4c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b083      	sub	sp, #12
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e54:	bf00      	nop
 8004e56:	370c      	adds	r7, #12
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b083      	sub	sp, #12
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e68:	bf00      	nop
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e7c:	bf00      	nop
 8004e7e:	370c      	adds	r7, #12
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b085      	sub	sp, #20
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	4a40      	ldr	r2, [pc, #256]	; (8004f9c <TIM_Base_SetConfig+0x114>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d013      	beq.n	8004ec8 <TIM_Base_SetConfig+0x40>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ea6:	d00f      	beq.n	8004ec8 <TIM_Base_SetConfig+0x40>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	4a3d      	ldr	r2, [pc, #244]	; (8004fa0 <TIM_Base_SetConfig+0x118>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d00b      	beq.n	8004ec8 <TIM_Base_SetConfig+0x40>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	4a3c      	ldr	r2, [pc, #240]	; (8004fa4 <TIM_Base_SetConfig+0x11c>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d007      	beq.n	8004ec8 <TIM_Base_SetConfig+0x40>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	4a3b      	ldr	r2, [pc, #236]	; (8004fa8 <TIM_Base_SetConfig+0x120>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d003      	beq.n	8004ec8 <TIM_Base_SetConfig+0x40>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	4a3a      	ldr	r2, [pc, #232]	; (8004fac <TIM_Base_SetConfig+0x124>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d108      	bne.n	8004eda <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ece:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	68fa      	ldr	r2, [r7, #12]
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	4a2f      	ldr	r2, [pc, #188]	; (8004f9c <TIM_Base_SetConfig+0x114>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d01f      	beq.n	8004f22 <TIM_Base_SetConfig+0x9a>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ee8:	d01b      	beq.n	8004f22 <TIM_Base_SetConfig+0x9a>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a2c      	ldr	r2, [pc, #176]	; (8004fa0 <TIM_Base_SetConfig+0x118>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d017      	beq.n	8004f22 <TIM_Base_SetConfig+0x9a>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4a2b      	ldr	r2, [pc, #172]	; (8004fa4 <TIM_Base_SetConfig+0x11c>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d013      	beq.n	8004f22 <TIM_Base_SetConfig+0x9a>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	4a2a      	ldr	r2, [pc, #168]	; (8004fa8 <TIM_Base_SetConfig+0x120>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d00f      	beq.n	8004f22 <TIM_Base_SetConfig+0x9a>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	4a29      	ldr	r2, [pc, #164]	; (8004fac <TIM_Base_SetConfig+0x124>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d00b      	beq.n	8004f22 <TIM_Base_SetConfig+0x9a>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	4a28      	ldr	r2, [pc, #160]	; (8004fb0 <TIM_Base_SetConfig+0x128>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d007      	beq.n	8004f22 <TIM_Base_SetConfig+0x9a>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	4a27      	ldr	r2, [pc, #156]	; (8004fb4 <TIM_Base_SetConfig+0x12c>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d003      	beq.n	8004f22 <TIM_Base_SetConfig+0x9a>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	4a26      	ldr	r2, [pc, #152]	; (8004fb8 <TIM_Base_SetConfig+0x130>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d108      	bne.n	8004f34 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	68db      	ldr	r3, [r3, #12]
 8004f2e:	68fa      	ldr	r2, [r7, #12]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	695b      	ldr	r3, [r3, #20]
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	68fa      	ldr	r2, [r7, #12]
 8004f46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	689a      	ldr	r2, [r3, #8]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	681a      	ldr	r2, [r3, #0]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	4a10      	ldr	r2, [pc, #64]	; (8004f9c <TIM_Base_SetConfig+0x114>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d00f      	beq.n	8004f80 <TIM_Base_SetConfig+0xf8>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	4a12      	ldr	r2, [pc, #72]	; (8004fac <TIM_Base_SetConfig+0x124>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d00b      	beq.n	8004f80 <TIM_Base_SetConfig+0xf8>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	4a11      	ldr	r2, [pc, #68]	; (8004fb0 <TIM_Base_SetConfig+0x128>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d007      	beq.n	8004f80 <TIM_Base_SetConfig+0xf8>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	4a10      	ldr	r2, [pc, #64]	; (8004fb4 <TIM_Base_SetConfig+0x12c>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d003      	beq.n	8004f80 <TIM_Base_SetConfig+0xf8>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	4a0f      	ldr	r2, [pc, #60]	; (8004fb8 <TIM_Base_SetConfig+0x130>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d103      	bne.n	8004f88 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	691a      	ldr	r2, [r3, #16]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	615a      	str	r2, [r3, #20]
}
 8004f8e:	bf00      	nop
 8004f90:	3714      	adds	r7, #20
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr
 8004f9a:	bf00      	nop
 8004f9c:	40012c00 	.word	0x40012c00
 8004fa0:	40000400 	.word	0x40000400
 8004fa4:	40000800 	.word	0x40000800
 8004fa8:	40000c00 	.word	0x40000c00
 8004fac:	40013400 	.word	0x40013400
 8004fb0:	40014000 	.word	0x40014000
 8004fb4:	40014400 	.word	0x40014400
 8004fb8:	40014800 	.word	0x40014800

08004fbc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b087      	sub	sp, #28
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
 8004fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6a1b      	ldr	r3, [r3, #32]
 8004fca:	f023 0201 	bic.w	r2, r3, #1
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6a1b      	ldr	r3, [r3, #32]
 8004fd6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	699b      	ldr	r3, [r3, #24]
 8004fe2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f023 0303 	bic.w	r3, r3, #3
 8004ff6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	68fa      	ldr	r2, [r7, #12]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	f023 0302 	bic.w	r3, r3, #2
 8005008:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	697a      	ldr	r2, [r7, #20]
 8005010:	4313      	orrs	r3, r2
 8005012:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	4a2c      	ldr	r2, [pc, #176]	; (80050c8 <TIM_OC1_SetConfig+0x10c>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d00f      	beq.n	800503c <TIM_OC1_SetConfig+0x80>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	4a2b      	ldr	r2, [pc, #172]	; (80050cc <TIM_OC1_SetConfig+0x110>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d00b      	beq.n	800503c <TIM_OC1_SetConfig+0x80>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	4a2a      	ldr	r2, [pc, #168]	; (80050d0 <TIM_OC1_SetConfig+0x114>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d007      	beq.n	800503c <TIM_OC1_SetConfig+0x80>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	4a29      	ldr	r2, [pc, #164]	; (80050d4 <TIM_OC1_SetConfig+0x118>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d003      	beq.n	800503c <TIM_OC1_SetConfig+0x80>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	4a28      	ldr	r2, [pc, #160]	; (80050d8 <TIM_OC1_SetConfig+0x11c>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d10c      	bne.n	8005056 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	f023 0308 	bic.w	r3, r3, #8
 8005042:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	697a      	ldr	r2, [r7, #20]
 800504a:	4313      	orrs	r3, r2
 800504c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	f023 0304 	bic.w	r3, r3, #4
 8005054:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4a1b      	ldr	r2, [pc, #108]	; (80050c8 <TIM_OC1_SetConfig+0x10c>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d00f      	beq.n	800507e <TIM_OC1_SetConfig+0xc2>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	4a1a      	ldr	r2, [pc, #104]	; (80050cc <TIM_OC1_SetConfig+0x110>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d00b      	beq.n	800507e <TIM_OC1_SetConfig+0xc2>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	4a19      	ldr	r2, [pc, #100]	; (80050d0 <TIM_OC1_SetConfig+0x114>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d007      	beq.n	800507e <TIM_OC1_SetConfig+0xc2>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	4a18      	ldr	r2, [pc, #96]	; (80050d4 <TIM_OC1_SetConfig+0x118>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d003      	beq.n	800507e <TIM_OC1_SetConfig+0xc2>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	4a17      	ldr	r2, [pc, #92]	; (80050d8 <TIM_OC1_SetConfig+0x11c>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d111      	bne.n	80050a2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005084:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800508c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	695b      	ldr	r3, [r3, #20]
 8005092:	693a      	ldr	r2, [r7, #16]
 8005094:	4313      	orrs	r3, r2
 8005096:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	699b      	ldr	r3, [r3, #24]
 800509c:	693a      	ldr	r2, [r7, #16]
 800509e:	4313      	orrs	r3, r2
 80050a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	693a      	ldr	r2, [r7, #16]
 80050a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	68fa      	ldr	r2, [r7, #12]
 80050ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	685a      	ldr	r2, [r3, #4]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	697a      	ldr	r2, [r7, #20]
 80050ba:	621a      	str	r2, [r3, #32]
}
 80050bc:	bf00      	nop
 80050be:	371c      	adds	r7, #28
 80050c0:	46bd      	mov	sp, r7
 80050c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c6:	4770      	bx	lr
 80050c8:	40012c00 	.word	0x40012c00
 80050cc:	40013400 	.word	0x40013400
 80050d0:	40014000 	.word	0x40014000
 80050d4:	40014400 	.word	0x40014400
 80050d8:	40014800 	.word	0x40014800

080050dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80050dc:	b480      	push	{r7}
 80050de:	b087      	sub	sp, #28
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
 80050e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a1b      	ldr	r3, [r3, #32]
 80050ea:	f023 0210 	bic.w	r2, r3, #16
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6a1b      	ldr	r3, [r3, #32]
 80050f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	699b      	ldr	r3, [r3, #24]
 8005102:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800510a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800510e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005116:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	021b      	lsls	r3, r3, #8
 800511e:	68fa      	ldr	r2, [r7, #12]
 8005120:	4313      	orrs	r3, r2
 8005122:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	f023 0320 	bic.w	r3, r3, #32
 800512a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	011b      	lsls	r3, r3, #4
 8005132:	697a      	ldr	r2, [r7, #20]
 8005134:	4313      	orrs	r3, r2
 8005136:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	4a28      	ldr	r2, [pc, #160]	; (80051dc <TIM_OC2_SetConfig+0x100>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d003      	beq.n	8005148 <TIM_OC2_SetConfig+0x6c>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	4a27      	ldr	r2, [pc, #156]	; (80051e0 <TIM_OC2_SetConfig+0x104>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d10d      	bne.n	8005164 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800514e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	011b      	lsls	r3, r3, #4
 8005156:	697a      	ldr	r2, [r7, #20]
 8005158:	4313      	orrs	r3, r2
 800515a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005162:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4a1d      	ldr	r2, [pc, #116]	; (80051dc <TIM_OC2_SetConfig+0x100>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d00f      	beq.n	800518c <TIM_OC2_SetConfig+0xb0>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	4a1c      	ldr	r2, [pc, #112]	; (80051e0 <TIM_OC2_SetConfig+0x104>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d00b      	beq.n	800518c <TIM_OC2_SetConfig+0xb0>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	4a1b      	ldr	r2, [pc, #108]	; (80051e4 <TIM_OC2_SetConfig+0x108>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d007      	beq.n	800518c <TIM_OC2_SetConfig+0xb0>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	4a1a      	ldr	r2, [pc, #104]	; (80051e8 <TIM_OC2_SetConfig+0x10c>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d003      	beq.n	800518c <TIM_OC2_SetConfig+0xb0>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	4a19      	ldr	r2, [pc, #100]	; (80051ec <TIM_OC2_SetConfig+0x110>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d113      	bne.n	80051b4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005192:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800519a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	695b      	ldr	r3, [r3, #20]
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	693a      	ldr	r2, [r7, #16]
 80051a4:	4313      	orrs	r3, r2
 80051a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	699b      	ldr	r3, [r3, #24]
 80051ac:	009b      	lsls	r3, r3, #2
 80051ae:	693a      	ldr	r2, [r7, #16]
 80051b0:	4313      	orrs	r3, r2
 80051b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	693a      	ldr	r2, [r7, #16]
 80051b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	68fa      	ldr	r2, [r7, #12]
 80051be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	685a      	ldr	r2, [r3, #4]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	697a      	ldr	r2, [r7, #20]
 80051cc:	621a      	str	r2, [r3, #32]
}
 80051ce:	bf00      	nop
 80051d0:	371c      	adds	r7, #28
 80051d2:	46bd      	mov	sp, r7
 80051d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d8:	4770      	bx	lr
 80051da:	bf00      	nop
 80051dc:	40012c00 	.word	0x40012c00
 80051e0:	40013400 	.word	0x40013400
 80051e4:	40014000 	.word	0x40014000
 80051e8:	40014400 	.word	0x40014400
 80051ec:	40014800 	.word	0x40014800

080051f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b087      	sub	sp, #28
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a1b      	ldr	r3, [r3, #32]
 80051fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a1b      	ldr	r3, [r3, #32]
 800520a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	69db      	ldr	r3, [r3, #28]
 8005216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800521e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005222:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f023 0303 	bic.w	r3, r3, #3
 800522a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68fa      	ldr	r2, [r7, #12]
 8005232:	4313      	orrs	r3, r2
 8005234:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800523c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	021b      	lsls	r3, r3, #8
 8005244:	697a      	ldr	r2, [r7, #20]
 8005246:	4313      	orrs	r3, r2
 8005248:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	4a27      	ldr	r2, [pc, #156]	; (80052ec <TIM_OC3_SetConfig+0xfc>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d003      	beq.n	800525a <TIM_OC3_SetConfig+0x6a>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	4a26      	ldr	r2, [pc, #152]	; (80052f0 <TIM_OC3_SetConfig+0x100>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d10d      	bne.n	8005276 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005260:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	68db      	ldr	r3, [r3, #12]
 8005266:	021b      	lsls	r3, r3, #8
 8005268:	697a      	ldr	r2, [r7, #20]
 800526a:	4313      	orrs	r3, r2
 800526c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005274:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a1c      	ldr	r2, [pc, #112]	; (80052ec <TIM_OC3_SetConfig+0xfc>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d00f      	beq.n	800529e <TIM_OC3_SetConfig+0xae>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a1b      	ldr	r2, [pc, #108]	; (80052f0 <TIM_OC3_SetConfig+0x100>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d00b      	beq.n	800529e <TIM_OC3_SetConfig+0xae>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a1a      	ldr	r2, [pc, #104]	; (80052f4 <TIM_OC3_SetConfig+0x104>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d007      	beq.n	800529e <TIM_OC3_SetConfig+0xae>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4a19      	ldr	r2, [pc, #100]	; (80052f8 <TIM_OC3_SetConfig+0x108>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d003      	beq.n	800529e <TIM_OC3_SetConfig+0xae>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	4a18      	ldr	r2, [pc, #96]	; (80052fc <TIM_OC3_SetConfig+0x10c>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d113      	bne.n	80052c6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80052a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80052ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	695b      	ldr	r3, [r3, #20]
 80052b2:	011b      	lsls	r3, r3, #4
 80052b4:	693a      	ldr	r2, [r7, #16]
 80052b6:	4313      	orrs	r3, r2
 80052b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	699b      	ldr	r3, [r3, #24]
 80052be:	011b      	lsls	r3, r3, #4
 80052c0:	693a      	ldr	r2, [r7, #16]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	693a      	ldr	r2, [r7, #16]
 80052ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	68fa      	ldr	r2, [r7, #12]
 80052d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	685a      	ldr	r2, [r3, #4]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	697a      	ldr	r2, [r7, #20]
 80052de:	621a      	str	r2, [r3, #32]
}
 80052e0:	bf00      	nop
 80052e2:	371c      	adds	r7, #28
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr
 80052ec:	40012c00 	.word	0x40012c00
 80052f0:	40013400 	.word	0x40013400
 80052f4:	40014000 	.word	0x40014000
 80052f8:	40014400 	.word	0x40014400
 80052fc:	40014800 	.word	0x40014800

08005300 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005300:	b480      	push	{r7}
 8005302:	b087      	sub	sp, #28
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a1b      	ldr	r3, [r3, #32]
 800530e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a1b      	ldr	r3, [r3, #32]
 800531a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	69db      	ldr	r3, [r3, #28]
 8005326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800532e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005332:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800533a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	021b      	lsls	r3, r3, #8
 8005342:	68fa      	ldr	r2, [r7, #12]
 8005344:	4313      	orrs	r3, r2
 8005346:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800534e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	031b      	lsls	r3, r3, #12
 8005356:	693a      	ldr	r2, [r7, #16]
 8005358:	4313      	orrs	r3, r2
 800535a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	4a18      	ldr	r2, [pc, #96]	; (80053c0 <TIM_OC4_SetConfig+0xc0>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d00f      	beq.n	8005384 <TIM_OC4_SetConfig+0x84>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	4a17      	ldr	r2, [pc, #92]	; (80053c4 <TIM_OC4_SetConfig+0xc4>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d00b      	beq.n	8005384 <TIM_OC4_SetConfig+0x84>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4a16      	ldr	r2, [pc, #88]	; (80053c8 <TIM_OC4_SetConfig+0xc8>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d007      	beq.n	8005384 <TIM_OC4_SetConfig+0x84>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	4a15      	ldr	r2, [pc, #84]	; (80053cc <TIM_OC4_SetConfig+0xcc>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d003      	beq.n	8005384 <TIM_OC4_SetConfig+0x84>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	4a14      	ldr	r2, [pc, #80]	; (80053d0 <TIM_OC4_SetConfig+0xd0>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d109      	bne.n	8005398 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800538a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	695b      	ldr	r3, [r3, #20]
 8005390:	019b      	lsls	r3, r3, #6
 8005392:	697a      	ldr	r2, [r7, #20]
 8005394:	4313      	orrs	r3, r2
 8005396:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	697a      	ldr	r2, [r7, #20]
 800539c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	685a      	ldr	r2, [r3, #4]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	693a      	ldr	r2, [r7, #16]
 80053b0:	621a      	str	r2, [r3, #32]
}
 80053b2:	bf00      	nop
 80053b4:	371c      	adds	r7, #28
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr
 80053be:	bf00      	nop
 80053c0:	40012c00 	.word	0x40012c00
 80053c4:	40013400 	.word	0x40013400
 80053c8:	40014000 	.word	0x40014000
 80053cc:	40014400 	.word	0x40014400
 80053d0:	40014800 	.word	0x40014800

080053d4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b087      	sub	sp, #28
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a1b      	ldr	r3, [r3, #32]
 80053e2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6a1b      	ldr	r3, [r3, #32]
 80053ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005402:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005406:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	68fa      	ldr	r2, [r7, #12]
 800540e:	4313      	orrs	r3, r2
 8005410:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005418:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	041b      	lsls	r3, r3, #16
 8005420:	693a      	ldr	r2, [r7, #16]
 8005422:	4313      	orrs	r3, r2
 8005424:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	4a17      	ldr	r2, [pc, #92]	; (8005488 <TIM_OC5_SetConfig+0xb4>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d00f      	beq.n	800544e <TIM_OC5_SetConfig+0x7a>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	4a16      	ldr	r2, [pc, #88]	; (800548c <TIM_OC5_SetConfig+0xb8>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d00b      	beq.n	800544e <TIM_OC5_SetConfig+0x7a>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4a15      	ldr	r2, [pc, #84]	; (8005490 <TIM_OC5_SetConfig+0xbc>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d007      	beq.n	800544e <TIM_OC5_SetConfig+0x7a>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4a14      	ldr	r2, [pc, #80]	; (8005494 <TIM_OC5_SetConfig+0xc0>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d003      	beq.n	800544e <TIM_OC5_SetConfig+0x7a>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a13      	ldr	r2, [pc, #76]	; (8005498 <TIM_OC5_SetConfig+0xc4>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d109      	bne.n	8005462 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005454:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	695b      	ldr	r3, [r3, #20]
 800545a:	021b      	lsls	r3, r3, #8
 800545c:	697a      	ldr	r2, [r7, #20]
 800545e:	4313      	orrs	r3, r2
 8005460:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	697a      	ldr	r2, [r7, #20]
 8005466:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	68fa      	ldr	r2, [r7, #12]
 800546c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	685a      	ldr	r2, [r3, #4]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	693a      	ldr	r2, [r7, #16]
 800547a:	621a      	str	r2, [r3, #32]
}
 800547c:	bf00      	nop
 800547e:	371c      	adds	r7, #28
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr
 8005488:	40012c00 	.word	0x40012c00
 800548c:	40013400 	.word	0x40013400
 8005490:	40014000 	.word	0x40014000
 8005494:	40014400 	.word	0x40014400
 8005498:	40014800 	.word	0x40014800

0800549c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800549c:	b480      	push	{r7}
 800549e:	b087      	sub	sp, #28
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
 80054a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6a1b      	ldr	r3, [r3, #32]
 80054aa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6a1b      	ldr	r3, [r3, #32]
 80054b6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80054ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	021b      	lsls	r3, r3, #8
 80054d6:	68fa      	ldr	r2, [r7, #12]
 80054d8:	4313      	orrs	r3, r2
 80054da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80054e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	051b      	lsls	r3, r3, #20
 80054ea:	693a      	ldr	r2, [r7, #16]
 80054ec:	4313      	orrs	r3, r2
 80054ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	4a18      	ldr	r2, [pc, #96]	; (8005554 <TIM_OC6_SetConfig+0xb8>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d00f      	beq.n	8005518 <TIM_OC6_SetConfig+0x7c>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	4a17      	ldr	r2, [pc, #92]	; (8005558 <TIM_OC6_SetConfig+0xbc>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d00b      	beq.n	8005518 <TIM_OC6_SetConfig+0x7c>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	4a16      	ldr	r2, [pc, #88]	; (800555c <TIM_OC6_SetConfig+0xc0>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d007      	beq.n	8005518 <TIM_OC6_SetConfig+0x7c>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	4a15      	ldr	r2, [pc, #84]	; (8005560 <TIM_OC6_SetConfig+0xc4>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d003      	beq.n	8005518 <TIM_OC6_SetConfig+0x7c>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	4a14      	ldr	r2, [pc, #80]	; (8005564 <TIM_OC6_SetConfig+0xc8>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d109      	bne.n	800552c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800551e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	695b      	ldr	r3, [r3, #20]
 8005524:	029b      	lsls	r3, r3, #10
 8005526:	697a      	ldr	r2, [r7, #20]
 8005528:	4313      	orrs	r3, r2
 800552a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	697a      	ldr	r2, [r7, #20]
 8005530:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	68fa      	ldr	r2, [r7, #12]
 8005536:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	685a      	ldr	r2, [r3, #4]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	693a      	ldr	r2, [r7, #16]
 8005544:	621a      	str	r2, [r3, #32]
}
 8005546:	bf00      	nop
 8005548:	371c      	adds	r7, #28
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr
 8005552:	bf00      	nop
 8005554:	40012c00 	.word	0x40012c00
 8005558:	40013400 	.word	0x40013400
 800555c:	40014000 	.word	0x40014000
 8005560:	40014400 	.word	0x40014400
 8005564:	40014800 	.word	0x40014800

08005568 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005568:	b480      	push	{r7}
 800556a:	b087      	sub	sp, #28
 800556c:	af00      	add	r7, sp, #0
 800556e:	60f8      	str	r0, [r7, #12]
 8005570:	60b9      	str	r1, [r7, #8]
 8005572:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	6a1b      	ldr	r3, [r3, #32]
 8005578:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	6a1b      	ldr	r3, [r3, #32]
 800557e:	f023 0201 	bic.w	r2, r3, #1
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	699b      	ldr	r3, [r3, #24]
 800558a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005592:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	011b      	lsls	r3, r3, #4
 8005598:	693a      	ldr	r2, [r7, #16]
 800559a:	4313      	orrs	r3, r2
 800559c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	f023 030a 	bic.w	r3, r3, #10
 80055a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80055a6:	697a      	ldr	r2, [r7, #20]
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	693a      	ldr	r2, [r7, #16]
 80055b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	697a      	ldr	r2, [r7, #20]
 80055b8:	621a      	str	r2, [r3, #32]
}
 80055ba:	bf00      	nop
 80055bc:	371c      	adds	r7, #28
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr

080055c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055c6:	b480      	push	{r7}
 80055c8:	b087      	sub	sp, #28
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	60f8      	str	r0, [r7, #12]
 80055ce:	60b9      	str	r1, [r7, #8]
 80055d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6a1b      	ldr	r3, [r3, #32]
 80055d6:	f023 0210 	bic.w	r2, r3, #16
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	699b      	ldr	r3, [r3, #24]
 80055e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	6a1b      	ldr	r3, [r3, #32]
 80055e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80055f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	031b      	lsls	r3, r3, #12
 80055f6:	697a      	ldr	r2, [r7, #20]
 80055f8:	4313      	orrs	r3, r2
 80055fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005602:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	011b      	lsls	r3, r3, #4
 8005608:	693a      	ldr	r2, [r7, #16]
 800560a:	4313      	orrs	r3, r2
 800560c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	697a      	ldr	r2, [r7, #20]
 8005612:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	693a      	ldr	r2, [r7, #16]
 8005618:	621a      	str	r2, [r3, #32]
}
 800561a:	bf00      	nop
 800561c:	371c      	adds	r7, #28
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr

08005626 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005626:	b480      	push	{r7}
 8005628:	b085      	sub	sp, #20
 800562a:	af00      	add	r7, sp, #0
 800562c:	6078      	str	r0, [r7, #4]
 800562e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800563c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800563e:	683a      	ldr	r2, [r7, #0]
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	4313      	orrs	r3, r2
 8005644:	f043 0307 	orr.w	r3, r3, #7
 8005648:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	68fa      	ldr	r2, [r7, #12]
 800564e:	609a      	str	r2, [r3, #8]
}
 8005650:	bf00      	nop
 8005652:	3714      	adds	r7, #20
 8005654:	46bd      	mov	sp, r7
 8005656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565a:	4770      	bx	lr

0800565c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800565c:	b480      	push	{r7}
 800565e:	b087      	sub	sp, #28
 8005660:	af00      	add	r7, sp, #0
 8005662:	60f8      	str	r0, [r7, #12]
 8005664:	60b9      	str	r1, [r7, #8]
 8005666:	607a      	str	r2, [r7, #4]
 8005668:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005676:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	021a      	lsls	r2, r3, #8
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	431a      	orrs	r2, r3
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	4313      	orrs	r3, r2
 8005684:	697a      	ldr	r2, [r7, #20]
 8005686:	4313      	orrs	r3, r2
 8005688:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	697a      	ldr	r2, [r7, #20]
 800568e:	609a      	str	r2, [r3, #8]
}
 8005690:	bf00      	nop
 8005692:	371c      	adds	r7, #28
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800569c:	b480      	push	{r7}
 800569e:	b087      	sub	sp, #28
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	f003 031f 	and.w	r3, r3, #31
 80056ae:	2201      	movs	r2, #1
 80056b0:	fa02 f303 	lsl.w	r3, r2, r3
 80056b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	6a1a      	ldr	r2, [r3, #32]
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	43db      	mvns	r3, r3
 80056be:	401a      	ands	r2, r3
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6a1a      	ldr	r2, [r3, #32]
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	f003 031f 	and.w	r3, r3, #31
 80056ce:	6879      	ldr	r1, [r7, #4]
 80056d0:	fa01 f303 	lsl.w	r3, r1, r3
 80056d4:	431a      	orrs	r2, r3
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	621a      	str	r2, [r3, #32]
}
 80056da:	bf00      	nop
 80056dc:	371c      	adds	r7, #28
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr
	...

080056e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b085      	sub	sp, #20
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d101      	bne.n	8005700 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80056fc:	2302      	movs	r3, #2
 80056fe:	e068      	b.n	80057d2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2201      	movs	r2, #1
 8005704:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2202      	movs	r2, #2
 800570c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a2e      	ldr	r2, [pc, #184]	; (80057e0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d004      	beq.n	8005734 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a2d      	ldr	r2, [pc, #180]	; (80057e4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d108      	bne.n	8005746 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800573a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	68fa      	ldr	r2, [r7, #12]
 8005742:	4313      	orrs	r3, r2
 8005744:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800574c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	68fa      	ldr	r2, [r7, #12]
 8005754:	4313      	orrs	r3, r2
 8005756:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	68fa      	ldr	r2, [r7, #12]
 800575e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a1e      	ldr	r2, [pc, #120]	; (80057e0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d01d      	beq.n	80057a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005772:	d018      	beq.n	80057a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a1b      	ldr	r2, [pc, #108]	; (80057e8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d013      	beq.n	80057a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a1a      	ldr	r2, [pc, #104]	; (80057ec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d00e      	beq.n	80057a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4a18      	ldr	r2, [pc, #96]	; (80057f0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d009      	beq.n	80057a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a13      	ldr	r2, [pc, #76]	; (80057e4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d004      	beq.n	80057a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a14      	ldr	r2, [pc, #80]	; (80057f4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d10c      	bne.n	80057c0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	68ba      	ldr	r2, [r7, #8]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	68ba      	ldr	r2, [r7, #8]
 80057be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2201      	movs	r2, #1
 80057c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2200      	movs	r2, #0
 80057cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057d0:	2300      	movs	r3, #0
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3714      	adds	r7, #20
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr
 80057de:	bf00      	nop
 80057e0:	40012c00 	.word	0x40012c00
 80057e4:	40013400 	.word	0x40013400
 80057e8:	40000400 	.word	0x40000400
 80057ec:	40000800 	.word	0x40000800
 80057f0:	40000c00 	.word	0x40000c00
 80057f4:	40014000 	.word	0x40014000

080057f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b083      	sub	sp, #12
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005800:	bf00      	nop
 8005802:	370c      	adds	r7, #12
 8005804:	46bd      	mov	sp, r7
 8005806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580a:	4770      	bx	lr

0800580c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800580c:	b480      	push	{r7}
 800580e:	b083      	sub	sp, #12
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005814:	bf00      	nop
 8005816:	370c      	adds	r7, #12
 8005818:	46bd      	mov	sp, r7
 800581a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581e:	4770      	bx	lr

08005820 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005828:	bf00      	nop
 800582a:	370c      	adds	r7, #12
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr

08005834 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b082      	sub	sp, #8
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d101      	bne.n	8005846 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e040      	b.n	80058c8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800584a:	2b00      	cmp	r3, #0
 800584c:	d106      	bne.n	800585c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f7fc f812 	bl	8001880 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2224      	movs	r2, #36	; 0x24
 8005860:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f022 0201 	bic.w	r2, r2, #1
 8005870:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 f8c0 	bl	80059f8 <UART_SetConfig>
 8005878:	4603      	mov	r3, r0
 800587a:	2b01      	cmp	r3, #1
 800587c:	d101      	bne.n	8005882 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e022      	b.n	80058c8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005886:	2b00      	cmp	r3, #0
 8005888:	d002      	beq.n	8005890 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f000 fb3e 	bl	8005f0c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	685a      	ldr	r2, [r3, #4]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800589e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	689a      	ldr	r2, [r3, #8]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80058ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f042 0201 	orr.w	r2, r2, #1
 80058be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f000 fbc5 	bl	8006050 <UART_CheckIdleState>
 80058c6:	4603      	mov	r3, r0
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	3708      	adds	r7, #8
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}

080058d0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b08a      	sub	sp, #40	; 0x28
 80058d4:	af02      	add	r7, sp, #8
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	603b      	str	r3, [r7, #0]
 80058dc:	4613      	mov	r3, r2
 80058de:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80058e4:	2b20      	cmp	r3, #32
 80058e6:	f040 8082 	bne.w	80059ee <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d002      	beq.n	80058f6 <HAL_UART_Transmit+0x26>
 80058f0:	88fb      	ldrh	r3, [r7, #6]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d101      	bne.n	80058fa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	e07a      	b.n	80059f0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005900:	2b01      	cmp	r3, #1
 8005902:	d101      	bne.n	8005908 <HAL_UART_Transmit+0x38>
 8005904:	2302      	movs	r3, #2
 8005906:	e073      	b.n	80059f0 <HAL_UART_Transmit+0x120>
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2201      	movs	r2, #1
 800590c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2221      	movs	r2, #33	; 0x21
 800591c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800591e:	f7fc f9b7 	bl	8001c90 <HAL_GetTick>
 8005922:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	88fa      	ldrh	r2, [r7, #6]
 8005928:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	88fa      	ldrh	r2, [r7, #6]
 8005930:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800593c:	d108      	bne.n	8005950 <HAL_UART_Transmit+0x80>
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	691b      	ldr	r3, [r3, #16]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d104      	bne.n	8005950 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005946:	2300      	movs	r3, #0
 8005948:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	61bb      	str	r3, [r7, #24]
 800594e:	e003      	b.n	8005958 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005954:	2300      	movs	r3, #0
 8005956:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2200      	movs	r2, #0
 800595c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005960:	e02d      	b.n	80059be <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	9300      	str	r3, [sp, #0]
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	2200      	movs	r2, #0
 800596a:	2180      	movs	r1, #128	; 0x80
 800596c:	68f8      	ldr	r0, [r7, #12]
 800596e:	f000 fbb8 	bl	80060e2 <UART_WaitOnFlagUntilTimeout>
 8005972:	4603      	mov	r3, r0
 8005974:	2b00      	cmp	r3, #0
 8005976:	d001      	beq.n	800597c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005978:	2303      	movs	r3, #3
 800597a:	e039      	b.n	80059f0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800597c:	69fb      	ldr	r3, [r7, #28]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d10b      	bne.n	800599a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005982:	69bb      	ldr	r3, [r7, #24]
 8005984:	881a      	ldrh	r2, [r3, #0]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800598e:	b292      	uxth	r2, r2
 8005990:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005992:	69bb      	ldr	r3, [r7, #24]
 8005994:	3302      	adds	r3, #2
 8005996:	61bb      	str	r3, [r7, #24]
 8005998:	e008      	b.n	80059ac <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800599a:	69fb      	ldr	r3, [r7, #28]
 800599c:	781a      	ldrb	r2, [r3, #0]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	b292      	uxth	r2, r2
 80059a4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80059a6:	69fb      	ldr	r3, [r7, #28]
 80059a8:	3301      	adds	r3, #1
 80059aa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	3b01      	subs	r3, #1
 80059b6:	b29a      	uxth	r2, r3
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80059c4:	b29b      	uxth	r3, r3
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d1cb      	bne.n	8005962 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	9300      	str	r3, [sp, #0]
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	2200      	movs	r2, #0
 80059d2:	2140      	movs	r1, #64	; 0x40
 80059d4:	68f8      	ldr	r0, [r7, #12]
 80059d6:	f000 fb84 	bl	80060e2 <UART_WaitOnFlagUntilTimeout>
 80059da:	4603      	mov	r3, r0
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d001      	beq.n	80059e4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80059e0:	2303      	movs	r3, #3
 80059e2:	e005      	b.n	80059f0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2220      	movs	r2, #32
 80059e8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80059ea:	2300      	movs	r3, #0
 80059ec:	e000      	b.n	80059f0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80059ee:	2302      	movs	r3, #2
  }
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3720      	adds	r7, #32
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059f8:	b5b0      	push	{r4, r5, r7, lr}
 80059fa:	b088      	sub	sp, #32
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005a00:	2300      	movs	r3, #0
 8005a02:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	689a      	ldr	r2, [r3, #8]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	691b      	ldr	r3, [r3, #16]
 8005a0c:	431a      	orrs	r2, r3
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	695b      	ldr	r3, [r3, #20]
 8005a12:	431a      	orrs	r2, r3
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	69db      	ldr	r3, [r3, #28]
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	4bad      	ldr	r3, [pc, #692]	; (8005cd8 <UART_SetConfig+0x2e0>)
 8005a24:	4013      	ands	r3, r2
 8005a26:	687a      	ldr	r2, [r7, #4]
 8005a28:	6812      	ldr	r2, [r2, #0]
 8005a2a:	69f9      	ldr	r1, [r7, #28]
 8005a2c:	430b      	orrs	r3, r1
 8005a2e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	68da      	ldr	r2, [r3, #12]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	430a      	orrs	r2, r1
 8005a44:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	699b      	ldr	r3, [r3, #24]
 8005a4a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4aa2      	ldr	r2, [pc, #648]	; (8005cdc <UART_SetConfig+0x2e4>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d004      	beq.n	8005a60 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6a1b      	ldr	r3, [r3, #32]
 8005a5a:	69fa      	ldr	r2, [r7, #28]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	69fa      	ldr	r2, [r7, #28]
 8005a70:	430a      	orrs	r2, r1
 8005a72:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a99      	ldr	r2, [pc, #612]	; (8005ce0 <UART_SetConfig+0x2e8>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d121      	bne.n	8005ac2 <UART_SetConfig+0xca>
 8005a7e:	4b99      	ldr	r3, [pc, #612]	; (8005ce4 <UART_SetConfig+0x2ec>)
 8005a80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a84:	f003 0303 	and.w	r3, r3, #3
 8005a88:	2b03      	cmp	r3, #3
 8005a8a:	d817      	bhi.n	8005abc <UART_SetConfig+0xc4>
 8005a8c:	a201      	add	r2, pc, #4	; (adr r2, 8005a94 <UART_SetConfig+0x9c>)
 8005a8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a92:	bf00      	nop
 8005a94:	08005aa5 	.word	0x08005aa5
 8005a98:	08005ab1 	.word	0x08005ab1
 8005a9c:	08005aab 	.word	0x08005aab
 8005aa0:	08005ab7 	.word	0x08005ab7
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	76fb      	strb	r3, [r7, #27]
 8005aa8:	e0e7      	b.n	8005c7a <UART_SetConfig+0x282>
 8005aaa:	2302      	movs	r3, #2
 8005aac:	76fb      	strb	r3, [r7, #27]
 8005aae:	e0e4      	b.n	8005c7a <UART_SetConfig+0x282>
 8005ab0:	2304      	movs	r3, #4
 8005ab2:	76fb      	strb	r3, [r7, #27]
 8005ab4:	e0e1      	b.n	8005c7a <UART_SetConfig+0x282>
 8005ab6:	2308      	movs	r3, #8
 8005ab8:	76fb      	strb	r3, [r7, #27]
 8005aba:	e0de      	b.n	8005c7a <UART_SetConfig+0x282>
 8005abc:	2310      	movs	r3, #16
 8005abe:	76fb      	strb	r3, [r7, #27]
 8005ac0:	e0db      	b.n	8005c7a <UART_SetConfig+0x282>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a88      	ldr	r2, [pc, #544]	; (8005ce8 <UART_SetConfig+0x2f0>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d132      	bne.n	8005b32 <UART_SetConfig+0x13a>
 8005acc:	4b85      	ldr	r3, [pc, #532]	; (8005ce4 <UART_SetConfig+0x2ec>)
 8005ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ad2:	f003 030c 	and.w	r3, r3, #12
 8005ad6:	2b0c      	cmp	r3, #12
 8005ad8:	d828      	bhi.n	8005b2c <UART_SetConfig+0x134>
 8005ada:	a201      	add	r2, pc, #4	; (adr r2, 8005ae0 <UART_SetConfig+0xe8>)
 8005adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ae0:	08005b15 	.word	0x08005b15
 8005ae4:	08005b2d 	.word	0x08005b2d
 8005ae8:	08005b2d 	.word	0x08005b2d
 8005aec:	08005b2d 	.word	0x08005b2d
 8005af0:	08005b21 	.word	0x08005b21
 8005af4:	08005b2d 	.word	0x08005b2d
 8005af8:	08005b2d 	.word	0x08005b2d
 8005afc:	08005b2d 	.word	0x08005b2d
 8005b00:	08005b1b 	.word	0x08005b1b
 8005b04:	08005b2d 	.word	0x08005b2d
 8005b08:	08005b2d 	.word	0x08005b2d
 8005b0c:	08005b2d 	.word	0x08005b2d
 8005b10:	08005b27 	.word	0x08005b27
 8005b14:	2300      	movs	r3, #0
 8005b16:	76fb      	strb	r3, [r7, #27]
 8005b18:	e0af      	b.n	8005c7a <UART_SetConfig+0x282>
 8005b1a:	2302      	movs	r3, #2
 8005b1c:	76fb      	strb	r3, [r7, #27]
 8005b1e:	e0ac      	b.n	8005c7a <UART_SetConfig+0x282>
 8005b20:	2304      	movs	r3, #4
 8005b22:	76fb      	strb	r3, [r7, #27]
 8005b24:	e0a9      	b.n	8005c7a <UART_SetConfig+0x282>
 8005b26:	2308      	movs	r3, #8
 8005b28:	76fb      	strb	r3, [r7, #27]
 8005b2a:	e0a6      	b.n	8005c7a <UART_SetConfig+0x282>
 8005b2c:	2310      	movs	r3, #16
 8005b2e:	76fb      	strb	r3, [r7, #27]
 8005b30:	e0a3      	b.n	8005c7a <UART_SetConfig+0x282>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a6d      	ldr	r2, [pc, #436]	; (8005cec <UART_SetConfig+0x2f4>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d120      	bne.n	8005b7e <UART_SetConfig+0x186>
 8005b3c:	4b69      	ldr	r3, [pc, #420]	; (8005ce4 <UART_SetConfig+0x2ec>)
 8005b3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b42:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005b46:	2b30      	cmp	r3, #48	; 0x30
 8005b48:	d013      	beq.n	8005b72 <UART_SetConfig+0x17a>
 8005b4a:	2b30      	cmp	r3, #48	; 0x30
 8005b4c:	d814      	bhi.n	8005b78 <UART_SetConfig+0x180>
 8005b4e:	2b20      	cmp	r3, #32
 8005b50:	d009      	beq.n	8005b66 <UART_SetConfig+0x16e>
 8005b52:	2b20      	cmp	r3, #32
 8005b54:	d810      	bhi.n	8005b78 <UART_SetConfig+0x180>
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d002      	beq.n	8005b60 <UART_SetConfig+0x168>
 8005b5a:	2b10      	cmp	r3, #16
 8005b5c:	d006      	beq.n	8005b6c <UART_SetConfig+0x174>
 8005b5e:	e00b      	b.n	8005b78 <UART_SetConfig+0x180>
 8005b60:	2300      	movs	r3, #0
 8005b62:	76fb      	strb	r3, [r7, #27]
 8005b64:	e089      	b.n	8005c7a <UART_SetConfig+0x282>
 8005b66:	2302      	movs	r3, #2
 8005b68:	76fb      	strb	r3, [r7, #27]
 8005b6a:	e086      	b.n	8005c7a <UART_SetConfig+0x282>
 8005b6c:	2304      	movs	r3, #4
 8005b6e:	76fb      	strb	r3, [r7, #27]
 8005b70:	e083      	b.n	8005c7a <UART_SetConfig+0x282>
 8005b72:	2308      	movs	r3, #8
 8005b74:	76fb      	strb	r3, [r7, #27]
 8005b76:	e080      	b.n	8005c7a <UART_SetConfig+0x282>
 8005b78:	2310      	movs	r3, #16
 8005b7a:	76fb      	strb	r3, [r7, #27]
 8005b7c:	e07d      	b.n	8005c7a <UART_SetConfig+0x282>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4a5b      	ldr	r2, [pc, #364]	; (8005cf0 <UART_SetConfig+0x2f8>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d120      	bne.n	8005bca <UART_SetConfig+0x1d2>
 8005b88:	4b56      	ldr	r3, [pc, #344]	; (8005ce4 <UART_SetConfig+0x2ec>)
 8005b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b8e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005b92:	2bc0      	cmp	r3, #192	; 0xc0
 8005b94:	d013      	beq.n	8005bbe <UART_SetConfig+0x1c6>
 8005b96:	2bc0      	cmp	r3, #192	; 0xc0
 8005b98:	d814      	bhi.n	8005bc4 <UART_SetConfig+0x1cc>
 8005b9a:	2b80      	cmp	r3, #128	; 0x80
 8005b9c:	d009      	beq.n	8005bb2 <UART_SetConfig+0x1ba>
 8005b9e:	2b80      	cmp	r3, #128	; 0x80
 8005ba0:	d810      	bhi.n	8005bc4 <UART_SetConfig+0x1cc>
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d002      	beq.n	8005bac <UART_SetConfig+0x1b4>
 8005ba6:	2b40      	cmp	r3, #64	; 0x40
 8005ba8:	d006      	beq.n	8005bb8 <UART_SetConfig+0x1c0>
 8005baa:	e00b      	b.n	8005bc4 <UART_SetConfig+0x1cc>
 8005bac:	2300      	movs	r3, #0
 8005bae:	76fb      	strb	r3, [r7, #27]
 8005bb0:	e063      	b.n	8005c7a <UART_SetConfig+0x282>
 8005bb2:	2302      	movs	r3, #2
 8005bb4:	76fb      	strb	r3, [r7, #27]
 8005bb6:	e060      	b.n	8005c7a <UART_SetConfig+0x282>
 8005bb8:	2304      	movs	r3, #4
 8005bba:	76fb      	strb	r3, [r7, #27]
 8005bbc:	e05d      	b.n	8005c7a <UART_SetConfig+0x282>
 8005bbe:	2308      	movs	r3, #8
 8005bc0:	76fb      	strb	r3, [r7, #27]
 8005bc2:	e05a      	b.n	8005c7a <UART_SetConfig+0x282>
 8005bc4:	2310      	movs	r3, #16
 8005bc6:	76fb      	strb	r3, [r7, #27]
 8005bc8:	e057      	b.n	8005c7a <UART_SetConfig+0x282>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a49      	ldr	r2, [pc, #292]	; (8005cf4 <UART_SetConfig+0x2fc>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d125      	bne.n	8005c20 <UART_SetConfig+0x228>
 8005bd4:	4b43      	ldr	r3, [pc, #268]	; (8005ce4 <UART_SetConfig+0x2ec>)
 8005bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bde:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005be2:	d017      	beq.n	8005c14 <UART_SetConfig+0x21c>
 8005be4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005be8:	d817      	bhi.n	8005c1a <UART_SetConfig+0x222>
 8005bea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005bee:	d00b      	beq.n	8005c08 <UART_SetConfig+0x210>
 8005bf0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005bf4:	d811      	bhi.n	8005c1a <UART_SetConfig+0x222>
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d003      	beq.n	8005c02 <UART_SetConfig+0x20a>
 8005bfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005bfe:	d006      	beq.n	8005c0e <UART_SetConfig+0x216>
 8005c00:	e00b      	b.n	8005c1a <UART_SetConfig+0x222>
 8005c02:	2300      	movs	r3, #0
 8005c04:	76fb      	strb	r3, [r7, #27]
 8005c06:	e038      	b.n	8005c7a <UART_SetConfig+0x282>
 8005c08:	2302      	movs	r3, #2
 8005c0a:	76fb      	strb	r3, [r7, #27]
 8005c0c:	e035      	b.n	8005c7a <UART_SetConfig+0x282>
 8005c0e:	2304      	movs	r3, #4
 8005c10:	76fb      	strb	r3, [r7, #27]
 8005c12:	e032      	b.n	8005c7a <UART_SetConfig+0x282>
 8005c14:	2308      	movs	r3, #8
 8005c16:	76fb      	strb	r3, [r7, #27]
 8005c18:	e02f      	b.n	8005c7a <UART_SetConfig+0x282>
 8005c1a:	2310      	movs	r3, #16
 8005c1c:	76fb      	strb	r3, [r7, #27]
 8005c1e:	e02c      	b.n	8005c7a <UART_SetConfig+0x282>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a2d      	ldr	r2, [pc, #180]	; (8005cdc <UART_SetConfig+0x2e4>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d125      	bne.n	8005c76 <UART_SetConfig+0x27e>
 8005c2a:	4b2e      	ldr	r3, [pc, #184]	; (8005ce4 <UART_SetConfig+0x2ec>)
 8005c2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c30:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005c34:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005c38:	d017      	beq.n	8005c6a <UART_SetConfig+0x272>
 8005c3a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005c3e:	d817      	bhi.n	8005c70 <UART_SetConfig+0x278>
 8005c40:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c44:	d00b      	beq.n	8005c5e <UART_SetConfig+0x266>
 8005c46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c4a:	d811      	bhi.n	8005c70 <UART_SetConfig+0x278>
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d003      	beq.n	8005c58 <UART_SetConfig+0x260>
 8005c50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c54:	d006      	beq.n	8005c64 <UART_SetConfig+0x26c>
 8005c56:	e00b      	b.n	8005c70 <UART_SetConfig+0x278>
 8005c58:	2300      	movs	r3, #0
 8005c5a:	76fb      	strb	r3, [r7, #27]
 8005c5c:	e00d      	b.n	8005c7a <UART_SetConfig+0x282>
 8005c5e:	2302      	movs	r3, #2
 8005c60:	76fb      	strb	r3, [r7, #27]
 8005c62:	e00a      	b.n	8005c7a <UART_SetConfig+0x282>
 8005c64:	2304      	movs	r3, #4
 8005c66:	76fb      	strb	r3, [r7, #27]
 8005c68:	e007      	b.n	8005c7a <UART_SetConfig+0x282>
 8005c6a:	2308      	movs	r3, #8
 8005c6c:	76fb      	strb	r3, [r7, #27]
 8005c6e:	e004      	b.n	8005c7a <UART_SetConfig+0x282>
 8005c70:	2310      	movs	r3, #16
 8005c72:	76fb      	strb	r3, [r7, #27]
 8005c74:	e001      	b.n	8005c7a <UART_SetConfig+0x282>
 8005c76:	2310      	movs	r3, #16
 8005c78:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a17      	ldr	r2, [pc, #92]	; (8005cdc <UART_SetConfig+0x2e4>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	f040 8087 	bne.w	8005d94 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005c86:	7efb      	ldrb	r3, [r7, #27]
 8005c88:	2b08      	cmp	r3, #8
 8005c8a:	d837      	bhi.n	8005cfc <UART_SetConfig+0x304>
 8005c8c:	a201      	add	r2, pc, #4	; (adr r2, 8005c94 <UART_SetConfig+0x29c>)
 8005c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c92:	bf00      	nop
 8005c94:	08005cb9 	.word	0x08005cb9
 8005c98:	08005cfd 	.word	0x08005cfd
 8005c9c:	08005cc1 	.word	0x08005cc1
 8005ca0:	08005cfd 	.word	0x08005cfd
 8005ca4:	08005cc7 	.word	0x08005cc7
 8005ca8:	08005cfd 	.word	0x08005cfd
 8005cac:	08005cfd 	.word	0x08005cfd
 8005cb0:	08005cfd 	.word	0x08005cfd
 8005cb4:	08005ccf 	.word	0x08005ccf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005cb8:	f7fd f8b2 	bl	8002e20 <HAL_RCC_GetPCLK1Freq>
 8005cbc:	6178      	str	r0, [r7, #20]
        break;
 8005cbe:	e022      	b.n	8005d06 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005cc0:	4b0d      	ldr	r3, [pc, #52]	; (8005cf8 <UART_SetConfig+0x300>)
 8005cc2:	617b      	str	r3, [r7, #20]
        break;
 8005cc4:	e01f      	b.n	8005d06 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005cc6:	f7fd f813 	bl	8002cf0 <HAL_RCC_GetSysClockFreq>
 8005cca:	6178      	str	r0, [r7, #20]
        break;
 8005ccc:	e01b      	b.n	8005d06 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005cce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005cd2:	617b      	str	r3, [r7, #20]
        break;
 8005cd4:	e017      	b.n	8005d06 <UART_SetConfig+0x30e>
 8005cd6:	bf00      	nop
 8005cd8:	efff69f3 	.word	0xefff69f3
 8005cdc:	40008000 	.word	0x40008000
 8005ce0:	40013800 	.word	0x40013800
 8005ce4:	40021000 	.word	0x40021000
 8005ce8:	40004400 	.word	0x40004400
 8005cec:	40004800 	.word	0x40004800
 8005cf0:	40004c00 	.word	0x40004c00
 8005cf4:	40005000 	.word	0x40005000
 8005cf8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	76bb      	strb	r3, [r7, #26]
        break;
 8005d04:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	f000 80f1 	beq.w	8005ef0 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	685a      	ldr	r2, [r3, #4]
 8005d12:	4613      	mov	r3, r2
 8005d14:	005b      	lsls	r3, r3, #1
 8005d16:	4413      	add	r3, r2
 8005d18:	697a      	ldr	r2, [r7, #20]
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d305      	bcc.n	8005d2a <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005d24:	697a      	ldr	r2, [r7, #20]
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d902      	bls.n	8005d30 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	76bb      	strb	r3, [r7, #26]
 8005d2e:	e0df      	b.n	8005ef0 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	4618      	mov	r0, r3
 8005d34:	f04f 0100 	mov.w	r1, #0
 8005d38:	f04f 0200 	mov.w	r2, #0
 8005d3c:	f04f 0300 	mov.w	r3, #0
 8005d40:	020b      	lsls	r3, r1, #8
 8005d42:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005d46:	0202      	lsls	r2, r0, #8
 8005d48:	6879      	ldr	r1, [r7, #4]
 8005d4a:	6849      	ldr	r1, [r1, #4]
 8005d4c:	0849      	lsrs	r1, r1, #1
 8005d4e:	4608      	mov	r0, r1
 8005d50:	f04f 0100 	mov.w	r1, #0
 8005d54:	1814      	adds	r4, r2, r0
 8005d56:	eb43 0501 	adc.w	r5, r3, r1
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	461a      	mov	r2, r3
 8005d60:	f04f 0300 	mov.w	r3, #0
 8005d64:	4620      	mov	r0, r4
 8005d66:	4629      	mov	r1, r5
 8005d68:	f7fa ff6e 	bl	8000c48 <__aeabi_uldivmod>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	460b      	mov	r3, r1
 8005d70:	4613      	mov	r3, r2
 8005d72:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005d7a:	d308      	bcc.n	8005d8e <UART_SetConfig+0x396>
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d82:	d204      	bcs.n	8005d8e <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	693a      	ldr	r2, [r7, #16]
 8005d8a:	60da      	str	r2, [r3, #12]
 8005d8c:	e0b0      	b.n	8005ef0 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	76bb      	strb	r3, [r7, #26]
 8005d92:	e0ad      	b.n	8005ef0 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	69db      	ldr	r3, [r3, #28]
 8005d98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d9c:	d15c      	bne.n	8005e58 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8005d9e:	7efb      	ldrb	r3, [r7, #27]
 8005da0:	2b08      	cmp	r3, #8
 8005da2:	d828      	bhi.n	8005df6 <UART_SetConfig+0x3fe>
 8005da4:	a201      	add	r2, pc, #4	; (adr r2, 8005dac <UART_SetConfig+0x3b4>)
 8005da6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005daa:	bf00      	nop
 8005dac:	08005dd1 	.word	0x08005dd1
 8005db0:	08005dd9 	.word	0x08005dd9
 8005db4:	08005de1 	.word	0x08005de1
 8005db8:	08005df7 	.word	0x08005df7
 8005dbc:	08005de7 	.word	0x08005de7
 8005dc0:	08005df7 	.word	0x08005df7
 8005dc4:	08005df7 	.word	0x08005df7
 8005dc8:	08005df7 	.word	0x08005df7
 8005dcc:	08005def 	.word	0x08005def
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005dd0:	f7fd f826 	bl	8002e20 <HAL_RCC_GetPCLK1Freq>
 8005dd4:	6178      	str	r0, [r7, #20]
        break;
 8005dd6:	e013      	b.n	8005e00 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005dd8:	f7fd f838 	bl	8002e4c <HAL_RCC_GetPCLK2Freq>
 8005ddc:	6178      	str	r0, [r7, #20]
        break;
 8005dde:	e00f      	b.n	8005e00 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005de0:	4b49      	ldr	r3, [pc, #292]	; (8005f08 <UART_SetConfig+0x510>)
 8005de2:	617b      	str	r3, [r7, #20]
        break;
 8005de4:	e00c      	b.n	8005e00 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005de6:	f7fc ff83 	bl	8002cf0 <HAL_RCC_GetSysClockFreq>
 8005dea:	6178      	str	r0, [r7, #20]
        break;
 8005dec:	e008      	b.n	8005e00 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005dee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005df2:	617b      	str	r3, [r7, #20]
        break;
 8005df4:	e004      	b.n	8005e00 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8005df6:	2300      	movs	r3, #0
 8005df8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	76bb      	strb	r3, [r7, #26]
        break;
 8005dfe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d074      	beq.n	8005ef0 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	005a      	lsls	r2, r3, #1
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	085b      	lsrs	r3, r3, #1
 8005e10:	441a      	add	r2, r3
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e1a:	b29b      	uxth	r3, r3
 8005e1c:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	2b0f      	cmp	r3, #15
 8005e22:	d916      	bls.n	8005e52 <UART_SetConfig+0x45a>
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e2a:	d212      	bcs.n	8005e52 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	f023 030f 	bic.w	r3, r3, #15
 8005e34:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	085b      	lsrs	r3, r3, #1
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	f003 0307 	and.w	r3, r3, #7
 8005e40:	b29a      	uxth	r2, r3
 8005e42:	89fb      	ldrh	r3, [r7, #14]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	89fa      	ldrh	r2, [r7, #14]
 8005e4e:	60da      	str	r2, [r3, #12]
 8005e50:	e04e      	b.n	8005ef0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	76bb      	strb	r3, [r7, #26]
 8005e56:	e04b      	b.n	8005ef0 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005e58:	7efb      	ldrb	r3, [r7, #27]
 8005e5a:	2b08      	cmp	r3, #8
 8005e5c:	d827      	bhi.n	8005eae <UART_SetConfig+0x4b6>
 8005e5e:	a201      	add	r2, pc, #4	; (adr r2, 8005e64 <UART_SetConfig+0x46c>)
 8005e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e64:	08005e89 	.word	0x08005e89
 8005e68:	08005e91 	.word	0x08005e91
 8005e6c:	08005e99 	.word	0x08005e99
 8005e70:	08005eaf 	.word	0x08005eaf
 8005e74:	08005e9f 	.word	0x08005e9f
 8005e78:	08005eaf 	.word	0x08005eaf
 8005e7c:	08005eaf 	.word	0x08005eaf
 8005e80:	08005eaf 	.word	0x08005eaf
 8005e84:	08005ea7 	.word	0x08005ea7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e88:	f7fc ffca 	bl	8002e20 <HAL_RCC_GetPCLK1Freq>
 8005e8c:	6178      	str	r0, [r7, #20]
        break;
 8005e8e:	e013      	b.n	8005eb8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e90:	f7fc ffdc 	bl	8002e4c <HAL_RCC_GetPCLK2Freq>
 8005e94:	6178      	str	r0, [r7, #20]
        break;
 8005e96:	e00f      	b.n	8005eb8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e98:	4b1b      	ldr	r3, [pc, #108]	; (8005f08 <UART_SetConfig+0x510>)
 8005e9a:	617b      	str	r3, [r7, #20]
        break;
 8005e9c:	e00c      	b.n	8005eb8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e9e:	f7fc ff27 	bl	8002cf0 <HAL_RCC_GetSysClockFreq>
 8005ea2:	6178      	str	r0, [r7, #20]
        break;
 8005ea4:	e008      	b.n	8005eb8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ea6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005eaa:	617b      	str	r3, [r7, #20]
        break;
 8005eac:	e004      	b.n	8005eb8 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	76bb      	strb	r3, [r7, #26]
        break;
 8005eb6:	bf00      	nop
    }

    if (pclk != 0U)
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d018      	beq.n	8005ef0 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	085a      	lsrs	r2, r3, #1
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	441a      	add	r2, r3
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ed0:	b29b      	uxth	r3, r3
 8005ed2:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	2b0f      	cmp	r3, #15
 8005ed8:	d908      	bls.n	8005eec <UART_SetConfig+0x4f4>
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ee0:	d204      	bcs.n	8005eec <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	693a      	ldr	r2, [r7, #16]
 8005ee8:	60da      	str	r2, [r3, #12]
 8005eea:	e001      	b.n	8005ef0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005efc:	7ebb      	ldrb	r3, [r7, #26]
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3720      	adds	r7, #32
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bdb0      	pop	{r4, r5, r7, pc}
 8005f06:	bf00      	nop
 8005f08:	00f42400 	.word	0x00f42400

08005f0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b083      	sub	sp, #12
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f18:	f003 0301 	and.w	r3, r3, #1
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d00a      	beq.n	8005f36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	430a      	orrs	r2, r1
 8005f34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f3a:	f003 0302 	and.w	r3, r3, #2
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d00a      	beq.n	8005f58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	430a      	orrs	r2, r1
 8005f56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f5c:	f003 0304 	and.w	r3, r3, #4
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d00a      	beq.n	8005f7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	430a      	orrs	r2, r1
 8005f78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f7e:	f003 0308 	and.w	r3, r3, #8
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d00a      	beq.n	8005f9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	430a      	orrs	r2, r1
 8005f9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa0:	f003 0310 	and.w	r3, r3, #16
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d00a      	beq.n	8005fbe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	430a      	orrs	r2, r1
 8005fbc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc2:	f003 0320 	and.w	r3, r3, #32
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d00a      	beq.n	8005fe0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	430a      	orrs	r2, r1
 8005fde:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d01a      	beq.n	8006022 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	430a      	orrs	r2, r1
 8006000:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006006:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800600a:	d10a      	bne.n	8006022 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	430a      	orrs	r2, r1
 8006020:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800602a:	2b00      	cmp	r3, #0
 800602c:	d00a      	beq.n	8006044 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	430a      	orrs	r2, r1
 8006042:	605a      	str	r2, [r3, #4]
  }
}
 8006044:	bf00      	nop
 8006046:	370c      	adds	r7, #12
 8006048:	46bd      	mov	sp, r7
 800604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604e:	4770      	bx	lr

08006050 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b086      	sub	sp, #24
 8006054:	af02      	add	r7, sp, #8
 8006056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2200      	movs	r2, #0
 800605c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006060:	f7fb fe16 	bl	8001c90 <HAL_GetTick>
 8006064:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f003 0308 	and.w	r3, r3, #8
 8006070:	2b08      	cmp	r3, #8
 8006072:	d10e      	bne.n	8006092 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006074:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006078:	9300      	str	r3, [sp, #0]
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2200      	movs	r2, #0
 800607e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006082:	6878      	ldr	r0, [r7, #4]
 8006084:	f000 f82d 	bl	80060e2 <UART_WaitOnFlagUntilTimeout>
 8006088:	4603      	mov	r3, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d001      	beq.n	8006092 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800608e:	2303      	movs	r3, #3
 8006090:	e023      	b.n	80060da <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f003 0304 	and.w	r3, r3, #4
 800609c:	2b04      	cmp	r3, #4
 800609e:	d10e      	bne.n	80060be <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060a0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80060a4:	9300      	str	r3, [sp, #0]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f000 f817 	bl	80060e2 <UART_WaitOnFlagUntilTimeout>
 80060b4:	4603      	mov	r3, r0
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d001      	beq.n	80060be <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060ba:	2303      	movs	r3, #3
 80060bc:	e00d      	b.n	80060da <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2220      	movs	r2, #32
 80060c2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2220      	movs	r2, #32
 80060c8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2200      	movs	r2, #0
 80060ce:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2200      	movs	r2, #0
 80060d4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80060d8:	2300      	movs	r3, #0
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3710      	adds	r7, #16
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}

080060e2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80060e2:	b580      	push	{r7, lr}
 80060e4:	b084      	sub	sp, #16
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	60f8      	str	r0, [r7, #12]
 80060ea:	60b9      	str	r1, [r7, #8]
 80060ec:	603b      	str	r3, [r7, #0]
 80060ee:	4613      	mov	r3, r2
 80060f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060f2:	e05e      	b.n	80061b2 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060f4:	69bb      	ldr	r3, [r7, #24]
 80060f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060fa:	d05a      	beq.n	80061b2 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060fc:	f7fb fdc8 	bl	8001c90 <HAL_GetTick>
 8006100:	4602      	mov	r2, r0
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	1ad3      	subs	r3, r2, r3
 8006106:	69ba      	ldr	r2, [r7, #24]
 8006108:	429a      	cmp	r2, r3
 800610a:	d302      	bcc.n	8006112 <UART_WaitOnFlagUntilTimeout+0x30>
 800610c:	69bb      	ldr	r3, [r7, #24]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d11b      	bne.n	800614a <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	681a      	ldr	r2, [r3, #0]
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006120:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	689a      	ldr	r2, [r3, #8]
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f022 0201 	bic.w	r2, r2, #1
 8006130:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2220      	movs	r2, #32
 8006136:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2220      	movs	r2, #32
 800613c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2200      	movs	r2, #0
 8006142:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006146:	2303      	movs	r3, #3
 8006148:	e043      	b.n	80061d2 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f003 0304 	and.w	r3, r3, #4
 8006154:	2b00      	cmp	r3, #0
 8006156:	d02c      	beq.n	80061b2 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	69db      	ldr	r3, [r3, #28]
 800615e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006162:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006166:	d124      	bne.n	80061b2 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006170:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006180:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	689a      	ldr	r2, [r3, #8]
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f022 0201 	bic.w	r2, r2, #1
 8006190:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2220      	movs	r2, #32
 8006196:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2220      	movs	r2, #32
 800619c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2220      	movs	r2, #32
 80061a2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2200      	movs	r2, #0
 80061aa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80061ae:	2303      	movs	r3, #3
 80061b0:	e00f      	b.n	80061d2 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	69da      	ldr	r2, [r3, #28]
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	4013      	ands	r3, r2
 80061bc:	68ba      	ldr	r2, [r7, #8]
 80061be:	429a      	cmp	r2, r3
 80061c0:	bf0c      	ite	eq
 80061c2:	2301      	moveq	r3, #1
 80061c4:	2300      	movne	r3, #0
 80061c6:	b2db      	uxtb	r3, r3
 80061c8:	461a      	mov	r2, r3
 80061ca:	79fb      	ldrb	r3, [r7, #7]
 80061cc:	429a      	cmp	r2, r3
 80061ce:	d091      	beq.n	80060f4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80061d0:	2300      	movs	r3, #0
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	3710      	adds	r7, #16
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}
	...

080061dc <__errno>:
 80061dc:	4b01      	ldr	r3, [pc, #4]	; (80061e4 <__errno+0x8>)
 80061de:	6818      	ldr	r0, [r3, #0]
 80061e0:	4770      	bx	lr
 80061e2:	bf00      	nop
 80061e4:	2000000c 	.word	0x2000000c

080061e8 <__libc_init_array>:
 80061e8:	b570      	push	{r4, r5, r6, lr}
 80061ea:	4d0d      	ldr	r5, [pc, #52]	; (8006220 <__libc_init_array+0x38>)
 80061ec:	4c0d      	ldr	r4, [pc, #52]	; (8006224 <__libc_init_array+0x3c>)
 80061ee:	1b64      	subs	r4, r4, r5
 80061f0:	10a4      	asrs	r4, r4, #2
 80061f2:	2600      	movs	r6, #0
 80061f4:	42a6      	cmp	r6, r4
 80061f6:	d109      	bne.n	800620c <__libc_init_array+0x24>
 80061f8:	4d0b      	ldr	r5, [pc, #44]	; (8006228 <__libc_init_array+0x40>)
 80061fa:	4c0c      	ldr	r4, [pc, #48]	; (800622c <__libc_init_array+0x44>)
 80061fc:	f002 feb6 	bl	8008f6c <_init>
 8006200:	1b64      	subs	r4, r4, r5
 8006202:	10a4      	asrs	r4, r4, #2
 8006204:	2600      	movs	r6, #0
 8006206:	42a6      	cmp	r6, r4
 8006208:	d105      	bne.n	8006216 <__libc_init_array+0x2e>
 800620a:	bd70      	pop	{r4, r5, r6, pc}
 800620c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006210:	4798      	blx	r3
 8006212:	3601      	adds	r6, #1
 8006214:	e7ee      	b.n	80061f4 <__libc_init_array+0xc>
 8006216:	f855 3b04 	ldr.w	r3, [r5], #4
 800621a:	4798      	blx	r3
 800621c:	3601      	adds	r6, #1
 800621e:	e7f2      	b.n	8006206 <__libc_init_array+0x1e>
 8006220:	08009454 	.word	0x08009454
 8006224:	08009454 	.word	0x08009454
 8006228:	08009454 	.word	0x08009454
 800622c:	08009458 	.word	0x08009458

08006230 <memset>:
 8006230:	4402      	add	r2, r0
 8006232:	4603      	mov	r3, r0
 8006234:	4293      	cmp	r3, r2
 8006236:	d100      	bne.n	800623a <memset+0xa>
 8006238:	4770      	bx	lr
 800623a:	f803 1b01 	strb.w	r1, [r3], #1
 800623e:	e7f9      	b.n	8006234 <memset+0x4>

08006240 <__cvt>:
 8006240:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006244:	ec55 4b10 	vmov	r4, r5, d0
 8006248:	2d00      	cmp	r5, #0
 800624a:	460e      	mov	r6, r1
 800624c:	4619      	mov	r1, r3
 800624e:	462b      	mov	r3, r5
 8006250:	bfbb      	ittet	lt
 8006252:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006256:	461d      	movlt	r5, r3
 8006258:	2300      	movge	r3, #0
 800625a:	232d      	movlt	r3, #45	; 0x2d
 800625c:	700b      	strb	r3, [r1, #0]
 800625e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006260:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006264:	4691      	mov	r9, r2
 8006266:	f023 0820 	bic.w	r8, r3, #32
 800626a:	bfbc      	itt	lt
 800626c:	4622      	movlt	r2, r4
 800626e:	4614      	movlt	r4, r2
 8006270:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006274:	d005      	beq.n	8006282 <__cvt+0x42>
 8006276:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800627a:	d100      	bne.n	800627e <__cvt+0x3e>
 800627c:	3601      	adds	r6, #1
 800627e:	2102      	movs	r1, #2
 8006280:	e000      	b.n	8006284 <__cvt+0x44>
 8006282:	2103      	movs	r1, #3
 8006284:	ab03      	add	r3, sp, #12
 8006286:	9301      	str	r3, [sp, #4]
 8006288:	ab02      	add	r3, sp, #8
 800628a:	9300      	str	r3, [sp, #0]
 800628c:	ec45 4b10 	vmov	d0, r4, r5
 8006290:	4653      	mov	r3, sl
 8006292:	4632      	mov	r2, r6
 8006294:	f000 fcec 	bl	8006c70 <_dtoa_r>
 8006298:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800629c:	4607      	mov	r7, r0
 800629e:	d102      	bne.n	80062a6 <__cvt+0x66>
 80062a0:	f019 0f01 	tst.w	r9, #1
 80062a4:	d022      	beq.n	80062ec <__cvt+0xac>
 80062a6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80062aa:	eb07 0906 	add.w	r9, r7, r6
 80062ae:	d110      	bne.n	80062d2 <__cvt+0x92>
 80062b0:	783b      	ldrb	r3, [r7, #0]
 80062b2:	2b30      	cmp	r3, #48	; 0x30
 80062b4:	d10a      	bne.n	80062cc <__cvt+0x8c>
 80062b6:	2200      	movs	r2, #0
 80062b8:	2300      	movs	r3, #0
 80062ba:	4620      	mov	r0, r4
 80062bc:	4629      	mov	r1, r5
 80062be:	f7fa fc03 	bl	8000ac8 <__aeabi_dcmpeq>
 80062c2:	b918      	cbnz	r0, 80062cc <__cvt+0x8c>
 80062c4:	f1c6 0601 	rsb	r6, r6, #1
 80062c8:	f8ca 6000 	str.w	r6, [sl]
 80062cc:	f8da 3000 	ldr.w	r3, [sl]
 80062d0:	4499      	add	r9, r3
 80062d2:	2200      	movs	r2, #0
 80062d4:	2300      	movs	r3, #0
 80062d6:	4620      	mov	r0, r4
 80062d8:	4629      	mov	r1, r5
 80062da:	f7fa fbf5 	bl	8000ac8 <__aeabi_dcmpeq>
 80062de:	b108      	cbz	r0, 80062e4 <__cvt+0xa4>
 80062e0:	f8cd 900c 	str.w	r9, [sp, #12]
 80062e4:	2230      	movs	r2, #48	; 0x30
 80062e6:	9b03      	ldr	r3, [sp, #12]
 80062e8:	454b      	cmp	r3, r9
 80062ea:	d307      	bcc.n	80062fc <__cvt+0xbc>
 80062ec:	9b03      	ldr	r3, [sp, #12]
 80062ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80062f0:	1bdb      	subs	r3, r3, r7
 80062f2:	4638      	mov	r0, r7
 80062f4:	6013      	str	r3, [r2, #0]
 80062f6:	b004      	add	sp, #16
 80062f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062fc:	1c59      	adds	r1, r3, #1
 80062fe:	9103      	str	r1, [sp, #12]
 8006300:	701a      	strb	r2, [r3, #0]
 8006302:	e7f0      	b.n	80062e6 <__cvt+0xa6>

08006304 <__exponent>:
 8006304:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006306:	4603      	mov	r3, r0
 8006308:	2900      	cmp	r1, #0
 800630a:	bfb8      	it	lt
 800630c:	4249      	neglt	r1, r1
 800630e:	f803 2b02 	strb.w	r2, [r3], #2
 8006312:	bfb4      	ite	lt
 8006314:	222d      	movlt	r2, #45	; 0x2d
 8006316:	222b      	movge	r2, #43	; 0x2b
 8006318:	2909      	cmp	r1, #9
 800631a:	7042      	strb	r2, [r0, #1]
 800631c:	dd2a      	ble.n	8006374 <__exponent+0x70>
 800631e:	f10d 0407 	add.w	r4, sp, #7
 8006322:	46a4      	mov	ip, r4
 8006324:	270a      	movs	r7, #10
 8006326:	46a6      	mov	lr, r4
 8006328:	460a      	mov	r2, r1
 800632a:	fb91 f6f7 	sdiv	r6, r1, r7
 800632e:	fb07 1516 	mls	r5, r7, r6, r1
 8006332:	3530      	adds	r5, #48	; 0x30
 8006334:	2a63      	cmp	r2, #99	; 0x63
 8006336:	f104 34ff 	add.w	r4, r4, #4294967295
 800633a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800633e:	4631      	mov	r1, r6
 8006340:	dcf1      	bgt.n	8006326 <__exponent+0x22>
 8006342:	3130      	adds	r1, #48	; 0x30
 8006344:	f1ae 0502 	sub.w	r5, lr, #2
 8006348:	f804 1c01 	strb.w	r1, [r4, #-1]
 800634c:	1c44      	adds	r4, r0, #1
 800634e:	4629      	mov	r1, r5
 8006350:	4561      	cmp	r1, ip
 8006352:	d30a      	bcc.n	800636a <__exponent+0x66>
 8006354:	f10d 0209 	add.w	r2, sp, #9
 8006358:	eba2 020e 	sub.w	r2, r2, lr
 800635c:	4565      	cmp	r5, ip
 800635e:	bf88      	it	hi
 8006360:	2200      	movhi	r2, #0
 8006362:	4413      	add	r3, r2
 8006364:	1a18      	subs	r0, r3, r0
 8006366:	b003      	add	sp, #12
 8006368:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800636a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800636e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006372:	e7ed      	b.n	8006350 <__exponent+0x4c>
 8006374:	2330      	movs	r3, #48	; 0x30
 8006376:	3130      	adds	r1, #48	; 0x30
 8006378:	7083      	strb	r3, [r0, #2]
 800637a:	70c1      	strb	r1, [r0, #3]
 800637c:	1d03      	adds	r3, r0, #4
 800637e:	e7f1      	b.n	8006364 <__exponent+0x60>

08006380 <_printf_float>:
 8006380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006384:	ed2d 8b02 	vpush	{d8}
 8006388:	b08d      	sub	sp, #52	; 0x34
 800638a:	460c      	mov	r4, r1
 800638c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006390:	4616      	mov	r6, r2
 8006392:	461f      	mov	r7, r3
 8006394:	4605      	mov	r5, r0
 8006396:	f001 fa57 	bl	8007848 <_localeconv_r>
 800639a:	f8d0 a000 	ldr.w	sl, [r0]
 800639e:	4650      	mov	r0, sl
 80063a0:	f7f9 ff16 	bl	80001d0 <strlen>
 80063a4:	2300      	movs	r3, #0
 80063a6:	930a      	str	r3, [sp, #40]	; 0x28
 80063a8:	6823      	ldr	r3, [r4, #0]
 80063aa:	9305      	str	r3, [sp, #20]
 80063ac:	f8d8 3000 	ldr.w	r3, [r8]
 80063b0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80063b4:	3307      	adds	r3, #7
 80063b6:	f023 0307 	bic.w	r3, r3, #7
 80063ba:	f103 0208 	add.w	r2, r3, #8
 80063be:	f8c8 2000 	str.w	r2, [r8]
 80063c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063c6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80063ca:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80063ce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80063d2:	9307      	str	r3, [sp, #28]
 80063d4:	f8cd 8018 	str.w	r8, [sp, #24]
 80063d8:	ee08 0a10 	vmov	s16, r0
 80063dc:	4b9f      	ldr	r3, [pc, #636]	; (800665c <_printf_float+0x2dc>)
 80063de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063e2:	f04f 32ff 	mov.w	r2, #4294967295
 80063e6:	f7fa fba1 	bl	8000b2c <__aeabi_dcmpun>
 80063ea:	bb88      	cbnz	r0, 8006450 <_printf_float+0xd0>
 80063ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063f0:	4b9a      	ldr	r3, [pc, #616]	; (800665c <_printf_float+0x2dc>)
 80063f2:	f04f 32ff 	mov.w	r2, #4294967295
 80063f6:	f7fa fb7b 	bl	8000af0 <__aeabi_dcmple>
 80063fa:	bb48      	cbnz	r0, 8006450 <_printf_float+0xd0>
 80063fc:	2200      	movs	r2, #0
 80063fe:	2300      	movs	r3, #0
 8006400:	4640      	mov	r0, r8
 8006402:	4649      	mov	r1, r9
 8006404:	f7fa fb6a 	bl	8000adc <__aeabi_dcmplt>
 8006408:	b110      	cbz	r0, 8006410 <_printf_float+0x90>
 800640a:	232d      	movs	r3, #45	; 0x2d
 800640c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006410:	4b93      	ldr	r3, [pc, #588]	; (8006660 <_printf_float+0x2e0>)
 8006412:	4894      	ldr	r0, [pc, #592]	; (8006664 <_printf_float+0x2e4>)
 8006414:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006418:	bf94      	ite	ls
 800641a:	4698      	movls	r8, r3
 800641c:	4680      	movhi	r8, r0
 800641e:	2303      	movs	r3, #3
 8006420:	6123      	str	r3, [r4, #16]
 8006422:	9b05      	ldr	r3, [sp, #20]
 8006424:	f023 0204 	bic.w	r2, r3, #4
 8006428:	6022      	str	r2, [r4, #0]
 800642a:	f04f 0900 	mov.w	r9, #0
 800642e:	9700      	str	r7, [sp, #0]
 8006430:	4633      	mov	r3, r6
 8006432:	aa0b      	add	r2, sp, #44	; 0x2c
 8006434:	4621      	mov	r1, r4
 8006436:	4628      	mov	r0, r5
 8006438:	f000 f9d8 	bl	80067ec <_printf_common>
 800643c:	3001      	adds	r0, #1
 800643e:	f040 8090 	bne.w	8006562 <_printf_float+0x1e2>
 8006442:	f04f 30ff 	mov.w	r0, #4294967295
 8006446:	b00d      	add	sp, #52	; 0x34
 8006448:	ecbd 8b02 	vpop	{d8}
 800644c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006450:	4642      	mov	r2, r8
 8006452:	464b      	mov	r3, r9
 8006454:	4640      	mov	r0, r8
 8006456:	4649      	mov	r1, r9
 8006458:	f7fa fb68 	bl	8000b2c <__aeabi_dcmpun>
 800645c:	b140      	cbz	r0, 8006470 <_printf_float+0xf0>
 800645e:	464b      	mov	r3, r9
 8006460:	2b00      	cmp	r3, #0
 8006462:	bfbc      	itt	lt
 8006464:	232d      	movlt	r3, #45	; 0x2d
 8006466:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800646a:	487f      	ldr	r0, [pc, #508]	; (8006668 <_printf_float+0x2e8>)
 800646c:	4b7f      	ldr	r3, [pc, #508]	; (800666c <_printf_float+0x2ec>)
 800646e:	e7d1      	b.n	8006414 <_printf_float+0x94>
 8006470:	6863      	ldr	r3, [r4, #4]
 8006472:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006476:	9206      	str	r2, [sp, #24]
 8006478:	1c5a      	adds	r2, r3, #1
 800647a:	d13f      	bne.n	80064fc <_printf_float+0x17c>
 800647c:	2306      	movs	r3, #6
 800647e:	6063      	str	r3, [r4, #4]
 8006480:	9b05      	ldr	r3, [sp, #20]
 8006482:	6861      	ldr	r1, [r4, #4]
 8006484:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006488:	2300      	movs	r3, #0
 800648a:	9303      	str	r3, [sp, #12]
 800648c:	ab0a      	add	r3, sp, #40	; 0x28
 800648e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006492:	ab09      	add	r3, sp, #36	; 0x24
 8006494:	ec49 8b10 	vmov	d0, r8, r9
 8006498:	9300      	str	r3, [sp, #0]
 800649a:	6022      	str	r2, [r4, #0]
 800649c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80064a0:	4628      	mov	r0, r5
 80064a2:	f7ff fecd 	bl	8006240 <__cvt>
 80064a6:	9b06      	ldr	r3, [sp, #24]
 80064a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80064aa:	2b47      	cmp	r3, #71	; 0x47
 80064ac:	4680      	mov	r8, r0
 80064ae:	d108      	bne.n	80064c2 <_printf_float+0x142>
 80064b0:	1cc8      	adds	r0, r1, #3
 80064b2:	db02      	blt.n	80064ba <_printf_float+0x13a>
 80064b4:	6863      	ldr	r3, [r4, #4]
 80064b6:	4299      	cmp	r1, r3
 80064b8:	dd41      	ble.n	800653e <_printf_float+0x1be>
 80064ba:	f1ab 0b02 	sub.w	fp, fp, #2
 80064be:	fa5f fb8b 	uxtb.w	fp, fp
 80064c2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80064c6:	d820      	bhi.n	800650a <_printf_float+0x18a>
 80064c8:	3901      	subs	r1, #1
 80064ca:	465a      	mov	r2, fp
 80064cc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80064d0:	9109      	str	r1, [sp, #36]	; 0x24
 80064d2:	f7ff ff17 	bl	8006304 <__exponent>
 80064d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80064d8:	1813      	adds	r3, r2, r0
 80064da:	2a01      	cmp	r2, #1
 80064dc:	4681      	mov	r9, r0
 80064de:	6123      	str	r3, [r4, #16]
 80064e0:	dc02      	bgt.n	80064e8 <_printf_float+0x168>
 80064e2:	6822      	ldr	r2, [r4, #0]
 80064e4:	07d2      	lsls	r2, r2, #31
 80064e6:	d501      	bpl.n	80064ec <_printf_float+0x16c>
 80064e8:	3301      	adds	r3, #1
 80064ea:	6123      	str	r3, [r4, #16]
 80064ec:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d09c      	beq.n	800642e <_printf_float+0xae>
 80064f4:	232d      	movs	r3, #45	; 0x2d
 80064f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064fa:	e798      	b.n	800642e <_printf_float+0xae>
 80064fc:	9a06      	ldr	r2, [sp, #24]
 80064fe:	2a47      	cmp	r2, #71	; 0x47
 8006500:	d1be      	bne.n	8006480 <_printf_float+0x100>
 8006502:	2b00      	cmp	r3, #0
 8006504:	d1bc      	bne.n	8006480 <_printf_float+0x100>
 8006506:	2301      	movs	r3, #1
 8006508:	e7b9      	b.n	800647e <_printf_float+0xfe>
 800650a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800650e:	d118      	bne.n	8006542 <_printf_float+0x1c2>
 8006510:	2900      	cmp	r1, #0
 8006512:	6863      	ldr	r3, [r4, #4]
 8006514:	dd0b      	ble.n	800652e <_printf_float+0x1ae>
 8006516:	6121      	str	r1, [r4, #16]
 8006518:	b913      	cbnz	r3, 8006520 <_printf_float+0x1a0>
 800651a:	6822      	ldr	r2, [r4, #0]
 800651c:	07d0      	lsls	r0, r2, #31
 800651e:	d502      	bpl.n	8006526 <_printf_float+0x1a6>
 8006520:	3301      	adds	r3, #1
 8006522:	440b      	add	r3, r1
 8006524:	6123      	str	r3, [r4, #16]
 8006526:	65a1      	str	r1, [r4, #88]	; 0x58
 8006528:	f04f 0900 	mov.w	r9, #0
 800652c:	e7de      	b.n	80064ec <_printf_float+0x16c>
 800652e:	b913      	cbnz	r3, 8006536 <_printf_float+0x1b6>
 8006530:	6822      	ldr	r2, [r4, #0]
 8006532:	07d2      	lsls	r2, r2, #31
 8006534:	d501      	bpl.n	800653a <_printf_float+0x1ba>
 8006536:	3302      	adds	r3, #2
 8006538:	e7f4      	b.n	8006524 <_printf_float+0x1a4>
 800653a:	2301      	movs	r3, #1
 800653c:	e7f2      	b.n	8006524 <_printf_float+0x1a4>
 800653e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006542:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006544:	4299      	cmp	r1, r3
 8006546:	db05      	blt.n	8006554 <_printf_float+0x1d4>
 8006548:	6823      	ldr	r3, [r4, #0]
 800654a:	6121      	str	r1, [r4, #16]
 800654c:	07d8      	lsls	r0, r3, #31
 800654e:	d5ea      	bpl.n	8006526 <_printf_float+0x1a6>
 8006550:	1c4b      	adds	r3, r1, #1
 8006552:	e7e7      	b.n	8006524 <_printf_float+0x1a4>
 8006554:	2900      	cmp	r1, #0
 8006556:	bfd4      	ite	le
 8006558:	f1c1 0202 	rsble	r2, r1, #2
 800655c:	2201      	movgt	r2, #1
 800655e:	4413      	add	r3, r2
 8006560:	e7e0      	b.n	8006524 <_printf_float+0x1a4>
 8006562:	6823      	ldr	r3, [r4, #0]
 8006564:	055a      	lsls	r2, r3, #21
 8006566:	d407      	bmi.n	8006578 <_printf_float+0x1f8>
 8006568:	6923      	ldr	r3, [r4, #16]
 800656a:	4642      	mov	r2, r8
 800656c:	4631      	mov	r1, r6
 800656e:	4628      	mov	r0, r5
 8006570:	47b8      	blx	r7
 8006572:	3001      	adds	r0, #1
 8006574:	d12c      	bne.n	80065d0 <_printf_float+0x250>
 8006576:	e764      	b.n	8006442 <_printf_float+0xc2>
 8006578:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800657c:	f240 80e0 	bls.w	8006740 <_printf_float+0x3c0>
 8006580:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006584:	2200      	movs	r2, #0
 8006586:	2300      	movs	r3, #0
 8006588:	f7fa fa9e 	bl	8000ac8 <__aeabi_dcmpeq>
 800658c:	2800      	cmp	r0, #0
 800658e:	d034      	beq.n	80065fa <_printf_float+0x27a>
 8006590:	4a37      	ldr	r2, [pc, #220]	; (8006670 <_printf_float+0x2f0>)
 8006592:	2301      	movs	r3, #1
 8006594:	4631      	mov	r1, r6
 8006596:	4628      	mov	r0, r5
 8006598:	47b8      	blx	r7
 800659a:	3001      	adds	r0, #1
 800659c:	f43f af51 	beq.w	8006442 <_printf_float+0xc2>
 80065a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065a4:	429a      	cmp	r2, r3
 80065a6:	db02      	blt.n	80065ae <_printf_float+0x22e>
 80065a8:	6823      	ldr	r3, [r4, #0]
 80065aa:	07d8      	lsls	r0, r3, #31
 80065ac:	d510      	bpl.n	80065d0 <_printf_float+0x250>
 80065ae:	ee18 3a10 	vmov	r3, s16
 80065b2:	4652      	mov	r2, sl
 80065b4:	4631      	mov	r1, r6
 80065b6:	4628      	mov	r0, r5
 80065b8:	47b8      	blx	r7
 80065ba:	3001      	adds	r0, #1
 80065bc:	f43f af41 	beq.w	8006442 <_printf_float+0xc2>
 80065c0:	f04f 0800 	mov.w	r8, #0
 80065c4:	f104 091a 	add.w	r9, r4, #26
 80065c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065ca:	3b01      	subs	r3, #1
 80065cc:	4543      	cmp	r3, r8
 80065ce:	dc09      	bgt.n	80065e4 <_printf_float+0x264>
 80065d0:	6823      	ldr	r3, [r4, #0]
 80065d2:	079b      	lsls	r3, r3, #30
 80065d4:	f100 8105 	bmi.w	80067e2 <_printf_float+0x462>
 80065d8:	68e0      	ldr	r0, [r4, #12]
 80065da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065dc:	4298      	cmp	r0, r3
 80065de:	bfb8      	it	lt
 80065e0:	4618      	movlt	r0, r3
 80065e2:	e730      	b.n	8006446 <_printf_float+0xc6>
 80065e4:	2301      	movs	r3, #1
 80065e6:	464a      	mov	r2, r9
 80065e8:	4631      	mov	r1, r6
 80065ea:	4628      	mov	r0, r5
 80065ec:	47b8      	blx	r7
 80065ee:	3001      	adds	r0, #1
 80065f0:	f43f af27 	beq.w	8006442 <_printf_float+0xc2>
 80065f4:	f108 0801 	add.w	r8, r8, #1
 80065f8:	e7e6      	b.n	80065c8 <_printf_float+0x248>
 80065fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	dc39      	bgt.n	8006674 <_printf_float+0x2f4>
 8006600:	4a1b      	ldr	r2, [pc, #108]	; (8006670 <_printf_float+0x2f0>)
 8006602:	2301      	movs	r3, #1
 8006604:	4631      	mov	r1, r6
 8006606:	4628      	mov	r0, r5
 8006608:	47b8      	blx	r7
 800660a:	3001      	adds	r0, #1
 800660c:	f43f af19 	beq.w	8006442 <_printf_float+0xc2>
 8006610:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006614:	4313      	orrs	r3, r2
 8006616:	d102      	bne.n	800661e <_printf_float+0x29e>
 8006618:	6823      	ldr	r3, [r4, #0]
 800661a:	07d9      	lsls	r1, r3, #31
 800661c:	d5d8      	bpl.n	80065d0 <_printf_float+0x250>
 800661e:	ee18 3a10 	vmov	r3, s16
 8006622:	4652      	mov	r2, sl
 8006624:	4631      	mov	r1, r6
 8006626:	4628      	mov	r0, r5
 8006628:	47b8      	blx	r7
 800662a:	3001      	adds	r0, #1
 800662c:	f43f af09 	beq.w	8006442 <_printf_float+0xc2>
 8006630:	f04f 0900 	mov.w	r9, #0
 8006634:	f104 0a1a 	add.w	sl, r4, #26
 8006638:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800663a:	425b      	negs	r3, r3
 800663c:	454b      	cmp	r3, r9
 800663e:	dc01      	bgt.n	8006644 <_printf_float+0x2c4>
 8006640:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006642:	e792      	b.n	800656a <_printf_float+0x1ea>
 8006644:	2301      	movs	r3, #1
 8006646:	4652      	mov	r2, sl
 8006648:	4631      	mov	r1, r6
 800664a:	4628      	mov	r0, r5
 800664c:	47b8      	blx	r7
 800664e:	3001      	adds	r0, #1
 8006650:	f43f aef7 	beq.w	8006442 <_printf_float+0xc2>
 8006654:	f109 0901 	add.w	r9, r9, #1
 8006658:	e7ee      	b.n	8006638 <_printf_float+0x2b8>
 800665a:	bf00      	nop
 800665c:	7fefffff 	.word	0x7fefffff
 8006660:	0800906c 	.word	0x0800906c
 8006664:	08009070 	.word	0x08009070
 8006668:	08009078 	.word	0x08009078
 800666c:	08009074 	.word	0x08009074
 8006670:	0800907c 	.word	0x0800907c
 8006674:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006676:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006678:	429a      	cmp	r2, r3
 800667a:	bfa8      	it	ge
 800667c:	461a      	movge	r2, r3
 800667e:	2a00      	cmp	r2, #0
 8006680:	4691      	mov	r9, r2
 8006682:	dc37      	bgt.n	80066f4 <_printf_float+0x374>
 8006684:	f04f 0b00 	mov.w	fp, #0
 8006688:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800668c:	f104 021a 	add.w	r2, r4, #26
 8006690:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006692:	9305      	str	r3, [sp, #20]
 8006694:	eba3 0309 	sub.w	r3, r3, r9
 8006698:	455b      	cmp	r3, fp
 800669a:	dc33      	bgt.n	8006704 <_printf_float+0x384>
 800669c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066a0:	429a      	cmp	r2, r3
 80066a2:	db3b      	blt.n	800671c <_printf_float+0x39c>
 80066a4:	6823      	ldr	r3, [r4, #0]
 80066a6:	07da      	lsls	r2, r3, #31
 80066a8:	d438      	bmi.n	800671c <_printf_float+0x39c>
 80066aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80066ac:	9b05      	ldr	r3, [sp, #20]
 80066ae:	9909      	ldr	r1, [sp, #36]	; 0x24
 80066b0:	1ad3      	subs	r3, r2, r3
 80066b2:	eba2 0901 	sub.w	r9, r2, r1
 80066b6:	4599      	cmp	r9, r3
 80066b8:	bfa8      	it	ge
 80066ba:	4699      	movge	r9, r3
 80066bc:	f1b9 0f00 	cmp.w	r9, #0
 80066c0:	dc35      	bgt.n	800672e <_printf_float+0x3ae>
 80066c2:	f04f 0800 	mov.w	r8, #0
 80066c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066ca:	f104 0a1a 	add.w	sl, r4, #26
 80066ce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066d2:	1a9b      	subs	r3, r3, r2
 80066d4:	eba3 0309 	sub.w	r3, r3, r9
 80066d8:	4543      	cmp	r3, r8
 80066da:	f77f af79 	ble.w	80065d0 <_printf_float+0x250>
 80066de:	2301      	movs	r3, #1
 80066e0:	4652      	mov	r2, sl
 80066e2:	4631      	mov	r1, r6
 80066e4:	4628      	mov	r0, r5
 80066e6:	47b8      	blx	r7
 80066e8:	3001      	adds	r0, #1
 80066ea:	f43f aeaa 	beq.w	8006442 <_printf_float+0xc2>
 80066ee:	f108 0801 	add.w	r8, r8, #1
 80066f2:	e7ec      	b.n	80066ce <_printf_float+0x34e>
 80066f4:	4613      	mov	r3, r2
 80066f6:	4631      	mov	r1, r6
 80066f8:	4642      	mov	r2, r8
 80066fa:	4628      	mov	r0, r5
 80066fc:	47b8      	blx	r7
 80066fe:	3001      	adds	r0, #1
 8006700:	d1c0      	bne.n	8006684 <_printf_float+0x304>
 8006702:	e69e      	b.n	8006442 <_printf_float+0xc2>
 8006704:	2301      	movs	r3, #1
 8006706:	4631      	mov	r1, r6
 8006708:	4628      	mov	r0, r5
 800670a:	9205      	str	r2, [sp, #20]
 800670c:	47b8      	blx	r7
 800670e:	3001      	adds	r0, #1
 8006710:	f43f ae97 	beq.w	8006442 <_printf_float+0xc2>
 8006714:	9a05      	ldr	r2, [sp, #20]
 8006716:	f10b 0b01 	add.w	fp, fp, #1
 800671a:	e7b9      	b.n	8006690 <_printf_float+0x310>
 800671c:	ee18 3a10 	vmov	r3, s16
 8006720:	4652      	mov	r2, sl
 8006722:	4631      	mov	r1, r6
 8006724:	4628      	mov	r0, r5
 8006726:	47b8      	blx	r7
 8006728:	3001      	adds	r0, #1
 800672a:	d1be      	bne.n	80066aa <_printf_float+0x32a>
 800672c:	e689      	b.n	8006442 <_printf_float+0xc2>
 800672e:	9a05      	ldr	r2, [sp, #20]
 8006730:	464b      	mov	r3, r9
 8006732:	4442      	add	r2, r8
 8006734:	4631      	mov	r1, r6
 8006736:	4628      	mov	r0, r5
 8006738:	47b8      	blx	r7
 800673a:	3001      	adds	r0, #1
 800673c:	d1c1      	bne.n	80066c2 <_printf_float+0x342>
 800673e:	e680      	b.n	8006442 <_printf_float+0xc2>
 8006740:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006742:	2a01      	cmp	r2, #1
 8006744:	dc01      	bgt.n	800674a <_printf_float+0x3ca>
 8006746:	07db      	lsls	r3, r3, #31
 8006748:	d538      	bpl.n	80067bc <_printf_float+0x43c>
 800674a:	2301      	movs	r3, #1
 800674c:	4642      	mov	r2, r8
 800674e:	4631      	mov	r1, r6
 8006750:	4628      	mov	r0, r5
 8006752:	47b8      	blx	r7
 8006754:	3001      	adds	r0, #1
 8006756:	f43f ae74 	beq.w	8006442 <_printf_float+0xc2>
 800675a:	ee18 3a10 	vmov	r3, s16
 800675e:	4652      	mov	r2, sl
 8006760:	4631      	mov	r1, r6
 8006762:	4628      	mov	r0, r5
 8006764:	47b8      	blx	r7
 8006766:	3001      	adds	r0, #1
 8006768:	f43f ae6b 	beq.w	8006442 <_printf_float+0xc2>
 800676c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006770:	2200      	movs	r2, #0
 8006772:	2300      	movs	r3, #0
 8006774:	f7fa f9a8 	bl	8000ac8 <__aeabi_dcmpeq>
 8006778:	b9d8      	cbnz	r0, 80067b2 <_printf_float+0x432>
 800677a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800677c:	f108 0201 	add.w	r2, r8, #1
 8006780:	3b01      	subs	r3, #1
 8006782:	4631      	mov	r1, r6
 8006784:	4628      	mov	r0, r5
 8006786:	47b8      	blx	r7
 8006788:	3001      	adds	r0, #1
 800678a:	d10e      	bne.n	80067aa <_printf_float+0x42a>
 800678c:	e659      	b.n	8006442 <_printf_float+0xc2>
 800678e:	2301      	movs	r3, #1
 8006790:	4652      	mov	r2, sl
 8006792:	4631      	mov	r1, r6
 8006794:	4628      	mov	r0, r5
 8006796:	47b8      	blx	r7
 8006798:	3001      	adds	r0, #1
 800679a:	f43f ae52 	beq.w	8006442 <_printf_float+0xc2>
 800679e:	f108 0801 	add.w	r8, r8, #1
 80067a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067a4:	3b01      	subs	r3, #1
 80067a6:	4543      	cmp	r3, r8
 80067a8:	dcf1      	bgt.n	800678e <_printf_float+0x40e>
 80067aa:	464b      	mov	r3, r9
 80067ac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80067b0:	e6dc      	b.n	800656c <_printf_float+0x1ec>
 80067b2:	f04f 0800 	mov.w	r8, #0
 80067b6:	f104 0a1a 	add.w	sl, r4, #26
 80067ba:	e7f2      	b.n	80067a2 <_printf_float+0x422>
 80067bc:	2301      	movs	r3, #1
 80067be:	4642      	mov	r2, r8
 80067c0:	e7df      	b.n	8006782 <_printf_float+0x402>
 80067c2:	2301      	movs	r3, #1
 80067c4:	464a      	mov	r2, r9
 80067c6:	4631      	mov	r1, r6
 80067c8:	4628      	mov	r0, r5
 80067ca:	47b8      	blx	r7
 80067cc:	3001      	adds	r0, #1
 80067ce:	f43f ae38 	beq.w	8006442 <_printf_float+0xc2>
 80067d2:	f108 0801 	add.w	r8, r8, #1
 80067d6:	68e3      	ldr	r3, [r4, #12]
 80067d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80067da:	1a5b      	subs	r3, r3, r1
 80067dc:	4543      	cmp	r3, r8
 80067de:	dcf0      	bgt.n	80067c2 <_printf_float+0x442>
 80067e0:	e6fa      	b.n	80065d8 <_printf_float+0x258>
 80067e2:	f04f 0800 	mov.w	r8, #0
 80067e6:	f104 0919 	add.w	r9, r4, #25
 80067ea:	e7f4      	b.n	80067d6 <_printf_float+0x456>

080067ec <_printf_common>:
 80067ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067f0:	4616      	mov	r6, r2
 80067f2:	4699      	mov	r9, r3
 80067f4:	688a      	ldr	r2, [r1, #8]
 80067f6:	690b      	ldr	r3, [r1, #16]
 80067f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80067fc:	4293      	cmp	r3, r2
 80067fe:	bfb8      	it	lt
 8006800:	4613      	movlt	r3, r2
 8006802:	6033      	str	r3, [r6, #0]
 8006804:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006808:	4607      	mov	r7, r0
 800680a:	460c      	mov	r4, r1
 800680c:	b10a      	cbz	r2, 8006812 <_printf_common+0x26>
 800680e:	3301      	adds	r3, #1
 8006810:	6033      	str	r3, [r6, #0]
 8006812:	6823      	ldr	r3, [r4, #0]
 8006814:	0699      	lsls	r1, r3, #26
 8006816:	bf42      	ittt	mi
 8006818:	6833      	ldrmi	r3, [r6, #0]
 800681a:	3302      	addmi	r3, #2
 800681c:	6033      	strmi	r3, [r6, #0]
 800681e:	6825      	ldr	r5, [r4, #0]
 8006820:	f015 0506 	ands.w	r5, r5, #6
 8006824:	d106      	bne.n	8006834 <_printf_common+0x48>
 8006826:	f104 0a19 	add.w	sl, r4, #25
 800682a:	68e3      	ldr	r3, [r4, #12]
 800682c:	6832      	ldr	r2, [r6, #0]
 800682e:	1a9b      	subs	r3, r3, r2
 8006830:	42ab      	cmp	r3, r5
 8006832:	dc26      	bgt.n	8006882 <_printf_common+0x96>
 8006834:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006838:	1e13      	subs	r3, r2, #0
 800683a:	6822      	ldr	r2, [r4, #0]
 800683c:	bf18      	it	ne
 800683e:	2301      	movne	r3, #1
 8006840:	0692      	lsls	r2, r2, #26
 8006842:	d42b      	bmi.n	800689c <_printf_common+0xb0>
 8006844:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006848:	4649      	mov	r1, r9
 800684a:	4638      	mov	r0, r7
 800684c:	47c0      	blx	r8
 800684e:	3001      	adds	r0, #1
 8006850:	d01e      	beq.n	8006890 <_printf_common+0xa4>
 8006852:	6823      	ldr	r3, [r4, #0]
 8006854:	68e5      	ldr	r5, [r4, #12]
 8006856:	6832      	ldr	r2, [r6, #0]
 8006858:	f003 0306 	and.w	r3, r3, #6
 800685c:	2b04      	cmp	r3, #4
 800685e:	bf08      	it	eq
 8006860:	1aad      	subeq	r5, r5, r2
 8006862:	68a3      	ldr	r3, [r4, #8]
 8006864:	6922      	ldr	r2, [r4, #16]
 8006866:	bf0c      	ite	eq
 8006868:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800686c:	2500      	movne	r5, #0
 800686e:	4293      	cmp	r3, r2
 8006870:	bfc4      	itt	gt
 8006872:	1a9b      	subgt	r3, r3, r2
 8006874:	18ed      	addgt	r5, r5, r3
 8006876:	2600      	movs	r6, #0
 8006878:	341a      	adds	r4, #26
 800687a:	42b5      	cmp	r5, r6
 800687c:	d11a      	bne.n	80068b4 <_printf_common+0xc8>
 800687e:	2000      	movs	r0, #0
 8006880:	e008      	b.n	8006894 <_printf_common+0xa8>
 8006882:	2301      	movs	r3, #1
 8006884:	4652      	mov	r2, sl
 8006886:	4649      	mov	r1, r9
 8006888:	4638      	mov	r0, r7
 800688a:	47c0      	blx	r8
 800688c:	3001      	adds	r0, #1
 800688e:	d103      	bne.n	8006898 <_printf_common+0xac>
 8006890:	f04f 30ff 	mov.w	r0, #4294967295
 8006894:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006898:	3501      	adds	r5, #1
 800689a:	e7c6      	b.n	800682a <_printf_common+0x3e>
 800689c:	18e1      	adds	r1, r4, r3
 800689e:	1c5a      	adds	r2, r3, #1
 80068a0:	2030      	movs	r0, #48	; 0x30
 80068a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80068a6:	4422      	add	r2, r4
 80068a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80068ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80068b0:	3302      	adds	r3, #2
 80068b2:	e7c7      	b.n	8006844 <_printf_common+0x58>
 80068b4:	2301      	movs	r3, #1
 80068b6:	4622      	mov	r2, r4
 80068b8:	4649      	mov	r1, r9
 80068ba:	4638      	mov	r0, r7
 80068bc:	47c0      	blx	r8
 80068be:	3001      	adds	r0, #1
 80068c0:	d0e6      	beq.n	8006890 <_printf_common+0xa4>
 80068c2:	3601      	adds	r6, #1
 80068c4:	e7d9      	b.n	800687a <_printf_common+0x8e>
	...

080068c8 <_printf_i>:
 80068c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80068cc:	460c      	mov	r4, r1
 80068ce:	4691      	mov	r9, r2
 80068d0:	7e27      	ldrb	r7, [r4, #24]
 80068d2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80068d4:	2f78      	cmp	r7, #120	; 0x78
 80068d6:	4680      	mov	r8, r0
 80068d8:	469a      	mov	sl, r3
 80068da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80068de:	d807      	bhi.n	80068f0 <_printf_i+0x28>
 80068e0:	2f62      	cmp	r7, #98	; 0x62
 80068e2:	d80a      	bhi.n	80068fa <_printf_i+0x32>
 80068e4:	2f00      	cmp	r7, #0
 80068e6:	f000 80d8 	beq.w	8006a9a <_printf_i+0x1d2>
 80068ea:	2f58      	cmp	r7, #88	; 0x58
 80068ec:	f000 80a3 	beq.w	8006a36 <_printf_i+0x16e>
 80068f0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80068f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80068f8:	e03a      	b.n	8006970 <_printf_i+0xa8>
 80068fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80068fe:	2b15      	cmp	r3, #21
 8006900:	d8f6      	bhi.n	80068f0 <_printf_i+0x28>
 8006902:	a001      	add	r0, pc, #4	; (adr r0, 8006908 <_printf_i+0x40>)
 8006904:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006908:	08006961 	.word	0x08006961
 800690c:	08006975 	.word	0x08006975
 8006910:	080068f1 	.word	0x080068f1
 8006914:	080068f1 	.word	0x080068f1
 8006918:	080068f1 	.word	0x080068f1
 800691c:	080068f1 	.word	0x080068f1
 8006920:	08006975 	.word	0x08006975
 8006924:	080068f1 	.word	0x080068f1
 8006928:	080068f1 	.word	0x080068f1
 800692c:	080068f1 	.word	0x080068f1
 8006930:	080068f1 	.word	0x080068f1
 8006934:	08006a81 	.word	0x08006a81
 8006938:	080069a5 	.word	0x080069a5
 800693c:	08006a63 	.word	0x08006a63
 8006940:	080068f1 	.word	0x080068f1
 8006944:	080068f1 	.word	0x080068f1
 8006948:	08006aa3 	.word	0x08006aa3
 800694c:	080068f1 	.word	0x080068f1
 8006950:	080069a5 	.word	0x080069a5
 8006954:	080068f1 	.word	0x080068f1
 8006958:	080068f1 	.word	0x080068f1
 800695c:	08006a6b 	.word	0x08006a6b
 8006960:	680b      	ldr	r3, [r1, #0]
 8006962:	1d1a      	adds	r2, r3, #4
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	600a      	str	r2, [r1, #0]
 8006968:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800696c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006970:	2301      	movs	r3, #1
 8006972:	e0a3      	b.n	8006abc <_printf_i+0x1f4>
 8006974:	6825      	ldr	r5, [r4, #0]
 8006976:	6808      	ldr	r0, [r1, #0]
 8006978:	062e      	lsls	r6, r5, #24
 800697a:	f100 0304 	add.w	r3, r0, #4
 800697e:	d50a      	bpl.n	8006996 <_printf_i+0xce>
 8006980:	6805      	ldr	r5, [r0, #0]
 8006982:	600b      	str	r3, [r1, #0]
 8006984:	2d00      	cmp	r5, #0
 8006986:	da03      	bge.n	8006990 <_printf_i+0xc8>
 8006988:	232d      	movs	r3, #45	; 0x2d
 800698a:	426d      	negs	r5, r5
 800698c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006990:	485e      	ldr	r0, [pc, #376]	; (8006b0c <_printf_i+0x244>)
 8006992:	230a      	movs	r3, #10
 8006994:	e019      	b.n	80069ca <_printf_i+0x102>
 8006996:	f015 0f40 	tst.w	r5, #64	; 0x40
 800699a:	6805      	ldr	r5, [r0, #0]
 800699c:	600b      	str	r3, [r1, #0]
 800699e:	bf18      	it	ne
 80069a0:	b22d      	sxthne	r5, r5
 80069a2:	e7ef      	b.n	8006984 <_printf_i+0xbc>
 80069a4:	680b      	ldr	r3, [r1, #0]
 80069a6:	6825      	ldr	r5, [r4, #0]
 80069a8:	1d18      	adds	r0, r3, #4
 80069aa:	6008      	str	r0, [r1, #0]
 80069ac:	0628      	lsls	r0, r5, #24
 80069ae:	d501      	bpl.n	80069b4 <_printf_i+0xec>
 80069b0:	681d      	ldr	r5, [r3, #0]
 80069b2:	e002      	b.n	80069ba <_printf_i+0xf2>
 80069b4:	0669      	lsls	r1, r5, #25
 80069b6:	d5fb      	bpl.n	80069b0 <_printf_i+0xe8>
 80069b8:	881d      	ldrh	r5, [r3, #0]
 80069ba:	4854      	ldr	r0, [pc, #336]	; (8006b0c <_printf_i+0x244>)
 80069bc:	2f6f      	cmp	r7, #111	; 0x6f
 80069be:	bf0c      	ite	eq
 80069c0:	2308      	moveq	r3, #8
 80069c2:	230a      	movne	r3, #10
 80069c4:	2100      	movs	r1, #0
 80069c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80069ca:	6866      	ldr	r6, [r4, #4]
 80069cc:	60a6      	str	r6, [r4, #8]
 80069ce:	2e00      	cmp	r6, #0
 80069d0:	bfa2      	ittt	ge
 80069d2:	6821      	ldrge	r1, [r4, #0]
 80069d4:	f021 0104 	bicge.w	r1, r1, #4
 80069d8:	6021      	strge	r1, [r4, #0]
 80069da:	b90d      	cbnz	r5, 80069e0 <_printf_i+0x118>
 80069dc:	2e00      	cmp	r6, #0
 80069de:	d04d      	beq.n	8006a7c <_printf_i+0x1b4>
 80069e0:	4616      	mov	r6, r2
 80069e2:	fbb5 f1f3 	udiv	r1, r5, r3
 80069e6:	fb03 5711 	mls	r7, r3, r1, r5
 80069ea:	5dc7      	ldrb	r7, [r0, r7]
 80069ec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80069f0:	462f      	mov	r7, r5
 80069f2:	42bb      	cmp	r3, r7
 80069f4:	460d      	mov	r5, r1
 80069f6:	d9f4      	bls.n	80069e2 <_printf_i+0x11a>
 80069f8:	2b08      	cmp	r3, #8
 80069fa:	d10b      	bne.n	8006a14 <_printf_i+0x14c>
 80069fc:	6823      	ldr	r3, [r4, #0]
 80069fe:	07df      	lsls	r7, r3, #31
 8006a00:	d508      	bpl.n	8006a14 <_printf_i+0x14c>
 8006a02:	6923      	ldr	r3, [r4, #16]
 8006a04:	6861      	ldr	r1, [r4, #4]
 8006a06:	4299      	cmp	r1, r3
 8006a08:	bfde      	ittt	le
 8006a0a:	2330      	movle	r3, #48	; 0x30
 8006a0c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006a10:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006a14:	1b92      	subs	r2, r2, r6
 8006a16:	6122      	str	r2, [r4, #16]
 8006a18:	f8cd a000 	str.w	sl, [sp]
 8006a1c:	464b      	mov	r3, r9
 8006a1e:	aa03      	add	r2, sp, #12
 8006a20:	4621      	mov	r1, r4
 8006a22:	4640      	mov	r0, r8
 8006a24:	f7ff fee2 	bl	80067ec <_printf_common>
 8006a28:	3001      	adds	r0, #1
 8006a2a:	d14c      	bne.n	8006ac6 <_printf_i+0x1fe>
 8006a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a30:	b004      	add	sp, #16
 8006a32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a36:	4835      	ldr	r0, [pc, #212]	; (8006b0c <_printf_i+0x244>)
 8006a38:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006a3c:	6823      	ldr	r3, [r4, #0]
 8006a3e:	680e      	ldr	r6, [r1, #0]
 8006a40:	061f      	lsls	r7, r3, #24
 8006a42:	f856 5b04 	ldr.w	r5, [r6], #4
 8006a46:	600e      	str	r6, [r1, #0]
 8006a48:	d514      	bpl.n	8006a74 <_printf_i+0x1ac>
 8006a4a:	07d9      	lsls	r1, r3, #31
 8006a4c:	bf44      	itt	mi
 8006a4e:	f043 0320 	orrmi.w	r3, r3, #32
 8006a52:	6023      	strmi	r3, [r4, #0]
 8006a54:	b91d      	cbnz	r5, 8006a5e <_printf_i+0x196>
 8006a56:	6823      	ldr	r3, [r4, #0]
 8006a58:	f023 0320 	bic.w	r3, r3, #32
 8006a5c:	6023      	str	r3, [r4, #0]
 8006a5e:	2310      	movs	r3, #16
 8006a60:	e7b0      	b.n	80069c4 <_printf_i+0xfc>
 8006a62:	6823      	ldr	r3, [r4, #0]
 8006a64:	f043 0320 	orr.w	r3, r3, #32
 8006a68:	6023      	str	r3, [r4, #0]
 8006a6a:	2378      	movs	r3, #120	; 0x78
 8006a6c:	4828      	ldr	r0, [pc, #160]	; (8006b10 <_printf_i+0x248>)
 8006a6e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006a72:	e7e3      	b.n	8006a3c <_printf_i+0x174>
 8006a74:	065e      	lsls	r6, r3, #25
 8006a76:	bf48      	it	mi
 8006a78:	b2ad      	uxthmi	r5, r5
 8006a7a:	e7e6      	b.n	8006a4a <_printf_i+0x182>
 8006a7c:	4616      	mov	r6, r2
 8006a7e:	e7bb      	b.n	80069f8 <_printf_i+0x130>
 8006a80:	680b      	ldr	r3, [r1, #0]
 8006a82:	6826      	ldr	r6, [r4, #0]
 8006a84:	6960      	ldr	r0, [r4, #20]
 8006a86:	1d1d      	adds	r5, r3, #4
 8006a88:	600d      	str	r5, [r1, #0]
 8006a8a:	0635      	lsls	r5, r6, #24
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	d501      	bpl.n	8006a94 <_printf_i+0x1cc>
 8006a90:	6018      	str	r0, [r3, #0]
 8006a92:	e002      	b.n	8006a9a <_printf_i+0x1d2>
 8006a94:	0671      	lsls	r1, r6, #25
 8006a96:	d5fb      	bpl.n	8006a90 <_printf_i+0x1c8>
 8006a98:	8018      	strh	r0, [r3, #0]
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	6123      	str	r3, [r4, #16]
 8006a9e:	4616      	mov	r6, r2
 8006aa0:	e7ba      	b.n	8006a18 <_printf_i+0x150>
 8006aa2:	680b      	ldr	r3, [r1, #0]
 8006aa4:	1d1a      	adds	r2, r3, #4
 8006aa6:	600a      	str	r2, [r1, #0]
 8006aa8:	681e      	ldr	r6, [r3, #0]
 8006aaa:	6862      	ldr	r2, [r4, #4]
 8006aac:	2100      	movs	r1, #0
 8006aae:	4630      	mov	r0, r6
 8006ab0:	f7f9 fb96 	bl	80001e0 <memchr>
 8006ab4:	b108      	cbz	r0, 8006aba <_printf_i+0x1f2>
 8006ab6:	1b80      	subs	r0, r0, r6
 8006ab8:	6060      	str	r0, [r4, #4]
 8006aba:	6863      	ldr	r3, [r4, #4]
 8006abc:	6123      	str	r3, [r4, #16]
 8006abe:	2300      	movs	r3, #0
 8006ac0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ac4:	e7a8      	b.n	8006a18 <_printf_i+0x150>
 8006ac6:	6923      	ldr	r3, [r4, #16]
 8006ac8:	4632      	mov	r2, r6
 8006aca:	4649      	mov	r1, r9
 8006acc:	4640      	mov	r0, r8
 8006ace:	47d0      	blx	sl
 8006ad0:	3001      	adds	r0, #1
 8006ad2:	d0ab      	beq.n	8006a2c <_printf_i+0x164>
 8006ad4:	6823      	ldr	r3, [r4, #0]
 8006ad6:	079b      	lsls	r3, r3, #30
 8006ad8:	d413      	bmi.n	8006b02 <_printf_i+0x23a>
 8006ada:	68e0      	ldr	r0, [r4, #12]
 8006adc:	9b03      	ldr	r3, [sp, #12]
 8006ade:	4298      	cmp	r0, r3
 8006ae0:	bfb8      	it	lt
 8006ae2:	4618      	movlt	r0, r3
 8006ae4:	e7a4      	b.n	8006a30 <_printf_i+0x168>
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	4632      	mov	r2, r6
 8006aea:	4649      	mov	r1, r9
 8006aec:	4640      	mov	r0, r8
 8006aee:	47d0      	blx	sl
 8006af0:	3001      	adds	r0, #1
 8006af2:	d09b      	beq.n	8006a2c <_printf_i+0x164>
 8006af4:	3501      	adds	r5, #1
 8006af6:	68e3      	ldr	r3, [r4, #12]
 8006af8:	9903      	ldr	r1, [sp, #12]
 8006afa:	1a5b      	subs	r3, r3, r1
 8006afc:	42ab      	cmp	r3, r5
 8006afe:	dcf2      	bgt.n	8006ae6 <_printf_i+0x21e>
 8006b00:	e7eb      	b.n	8006ada <_printf_i+0x212>
 8006b02:	2500      	movs	r5, #0
 8006b04:	f104 0619 	add.w	r6, r4, #25
 8006b08:	e7f5      	b.n	8006af6 <_printf_i+0x22e>
 8006b0a:	bf00      	nop
 8006b0c:	0800907e 	.word	0x0800907e
 8006b10:	0800908f 	.word	0x0800908f

08006b14 <siprintf>:
 8006b14:	b40e      	push	{r1, r2, r3}
 8006b16:	b500      	push	{lr}
 8006b18:	b09c      	sub	sp, #112	; 0x70
 8006b1a:	ab1d      	add	r3, sp, #116	; 0x74
 8006b1c:	9002      	str	r0, [sp, #8]
 8006b1e:	9006      	str	r0, [sp, #24]
 8006b20:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006b24:	4809      	ldr	r0, [pc, #36]	; (8006b4c <siprintf+0x38>)
 8006b26:	9107      	str	r1, [sp, #28]
 8006b28:	9104      	str	r1, [sp, #16]
 8006b2a:	4909      	ldr	r1, [pc, #36]	; (8006b50 <siprintf+0x3c>)
 8006b2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b30:	9105      	str	r1, [sp, #20]
 8006b32:	6800      	ldr	r0, [r0, #0]
 8006b34:	9301      	str	r3, [sp, #4]
 8006b36:	a902      	add	r1, sp, #8
 8006b38:	f001 fb34 	bl	80081a4 <_svfiprintf_r>
 8006b3c:	9b02      	ldr	r3, [sp, #8]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	701a      	strb	r2, [r3, #0]
 8006b42:	b01c      	add	sp, #112	; 0x70
 8006b44:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b48:	b003      	add	sp, #12
 8006b4a:	4770      	bx	lr
 8006b4c:	2000000c 	.word	0x2000000c
 8006b50:	ffff0208 	.word	0xffff0208

08006b54 <quorem>:
 8006b54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b58:	6903      	ldr	r3, [r0, #16]
 8006b5a:	690c      	ldr	r4, [r1, #16]
 8006b5c:	42a3      	cmp	r3, r4
 8006b5e:	4607      	mov	r7, r0
 8006b60:	f2c0 8081 	blt.w	8006c66 <quorem+0x112>
 8006b64:	3c01      	subs	r4, #1
 8006b66:	f101 0814 	add.w	r8, r1, #20
 8006b6a:	f100 0514 	add.w	r5, r0, #20
 8006b6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b72:	9301      	str	r3, [sp, #4]
 8006b74:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b78:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b7c:	3301      	adds	r3, #1
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006b84:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006b88:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b8c:	d331      	bcc.n	8006bf2 <quorem+0x9e>
 8006b8e:	f04f 0e00 	mov.w	lr, #0
 8006b92:	4640      	mov	r0, r8
 8006b94:	46ac      	mov	ip, r5
 8006b96:	46f2      	mov	sl, lr
 8006b98:	f850 2b04 	ldr.w	r2, [r0], #4
 8006b9c:	b293      	uxth	r3, r2
 8006b9e:	fb06 e303 	mla	r3, r6, r3, lr
 8006ba2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006ba6:	b29b      	uxth	r3, r3
 8006ba8:	ebaa 0303 	sub.w	r3, sl, r3
 8006bac:	0c12      	lsrs	r2, r2, #16
 8006bae:	f8dc a000 	ldr.w	sl, [ip]
 8006bb2:	fb06 e202 	mla	r2, r6, r2, lr
 8006bb6:	fa13 f38a 	uxtah	r3, r3, sl
 8006bba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006bbe:	fa1f fa82 	uxth.w	sl, r2
 8006bc2:	f8dc 2000 	ldr.w	r2, [ip]
 8006bc6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006bca:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006bce:	b29b      	uxth	r3, r3
 8006bd0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006bd4:	4581      	cmp	r9, r0
 8006bd6:	f84c 3b04 	str.w	r3, [ip], #4
 8006bda:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006bde:	d2db      	bcs.n	8006b98 <quorem+0x44>
 8006be0:	f855 300b 	ldr.w	r3, [r5, fp]
 8006be4:	b92b      	cbnz	r3, 8006bf2 <quorem+0x9e>
 8006be6:	9b01      	ldr	r3, [sp, #4]
 8006be8:	3b04      	subs	r3, #4
 8006bea:	429d      	cmp	r5, r3
 8006bec:	461a      	mov	r2, r3
 8006bee:	d32e      	bcc.n	8006c4e <quorem+0xfa>
 8006bf0:	613c      	str	r4, [r7, #16]
 8006bf2:	4638      	mov	r0, r7
 8006bf4:	f001 f8c0 	bl	8007d78 <__mcmp>
 8006bf8:	2800      	cmp	r0, #0
 8006bfa:	db24      	blt.n	8006c46 <quorem+0xf2>
 8006bfc:	3601      	adds	r6, #1
 8006bfe:	4628      	mov	r0, r5
 8006c00:	f04f 0c00 	mov.w	ip, #0
 8006c04:	f858 2b04 	ldr.w	r2, [r8], #4
 8006c08:	f8d0 e000 	ldr.w	lr, [r0]
 8006c0c:	b293      	uxth	r3, r2
 8006c0e:	ebac 0303 	sub.w	r3, ip, r3
 8006c12:	0c12      	lsrs	r2, r2, #16
 8006c14:	fa13 f38e 	uxtah	r3, r3, lr
 8006c18:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006c1c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006c20:	b29b      	uxth	r3, r3
 8006c22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c26:	45c1      	cmp	r9, r8
 8006c28:	f840 3b04 	str.w	r3, [r0], #4
 8006c2c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006c30:	d2e8      	bcs.n	8006c04 <quorem+0xb0>
 8006c32:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c36:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c3a:	b922      	cbnz	r2, 8006c46 <quorem+0xf2>
 8006c3c:	3b04      	subs	r3, #4
 8006c3e:	429d      	cmp	r5, r3
 8006c40:	461a      	mov	r2, r3
 8006c42:	d30a      	bcc.n	8006c5a <quorem+0x106>
 8006c44:	613c      	str	r4, [r7, #16]
 8006c46:	4630      	mov	r0, r6
 8006c48:	b003      	add	sp, #12
 8006c4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c4e:	6812      	ldr	r2, [r2, #0]
 8006c50:	3b04      	subs	r3, #4
 8006c52:	2a00      	cmp	r2, #0
 8006c54:	d1cc      	bne.n	8006bf0 <quorem+0x9c>
 8006c56:	3c01      	subs	r4, #1
 8006c58:	e7c7      	b.n	8006bea <quorem+0x96>
 8006c5a:	6812      	ldr	r2, [r2, #0]
 8006c5c:	3b04      	subs	r3, #4
 8006c5e:	2a00      	cmp	r2, #0
 8006c60:	d1f0      	bne.n	8006c44 <quorem+0xf0>
 8006c62:	3c01      	subs	r4, #1
 8006c64:	e7eb      	b.n	8006c3e <quorem+0xea>
 8006c66:	2000      	movs	r0, #0
 8006c68:	e7ee      	b.n	8006c48 <quorem+0xf4>
 8006c6a:	0000      	movs	r0, r0
 8006c6c:	0000      	movs	r0, r0
	...

08006c70 <_dtoa_r>:
 8006c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c74:	ed2d 8b02 	vpush	{d8}
 8006c78:	ec57 6b10 	vmov	r6, r7, d0
 8006c7c:	b095      	sub	sp, #84	; 0x54
 8006c7e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006c80:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006c84:	9105      	str	r1, [sp, #20]
 8006c86:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006c8a:	4604      	mov	r4, r0
 8006c8c:	9209      	str	r2, [sp, #36]	; 0x24
 8006c8e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006c90:	b975      	cbnz	r5, 8006cb0 <_dtoa_r+0x40>
 8006c92:	2010      	movs	r0, #16
 8006c94:	f000 fddc 	bl	8007850 <malloc>
 8006c98:	4602      	mov	r2, r0
 8006c9a:	6260      	str	r0, [r4, #36]	; 0x24
 8006c9c:	b920      	cbnz	r0, 8006ca8 <_dtoa_r+0x38>
 8006c9e:	4bb2      	ldr	r3, [pc, #712]	; (8006f68 <_dtoa_r+0x2f8>)
 8006ca0:	21ea      	movs	r1, #234	; 0xea
 8006ca2:	48b2      	ldr	r0, [pc, #712]	; (8006f6c <_dtoa_r+0x2fc>)
 8006ca4:	f001 fb8e 	bl	80083c4 <__assert_func>
 8006ca8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006cac:	6005      	str	r5, [r0, #0]
 8006cae:	60c5      	str	r5, [r0, #12]
 8006cb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006cb2:	6819      	ldr	r1, [r3, #0]
 8006cb4:	b151      	cbz	r1, 8006ccc <_dtoa_r+0x5c>
 8006cb6:	685a      	ldr	r2, [r3, #4]
 8006cb8:	604a      	str	r2, [r1, #4]
 8006cba:	2301      	movs	r3, #1
 8006cbc:	4093      	lsls	r3, r2
 8006cbe:	608b      	str	r3, [r1, #8]
 8006cc0:	4620      	mov	r0, r4
 8006cc2:	f000 fe1b 	bl	80078fc <_Bfree>
 8006cc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006cc8:	2200      	movs	r2, #0
 8006cca:	601a      	str	r2, [r3, #0]
 8006ccc:	1e3b      	subs	r3, r7, #0
 8006cce:	bfb9      	ittee	lt
 8006cd0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006cd4:	9303      	strlt	r3, [sp, #12]
 8006cd6:	2300      	movge	r3, #0
 8006cd8:	f8c8 3000 	strge.w	r3, [r8]
 8006cdc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006ce0:	4ba3      	ldr	r3, [pc, #652]	; (8006f70 <_dtoa_r+0x300>)
 8006ce2:	bfbc      	itt	lt
 8006ce4:	2201      	movlt	r2, #1
 8006ce6:	f8c8 2000 	strlt.w	r2, [r8]
 8006cea:	ea33 0309 	bics.w	r3, r3, r9
 8006cee:	d11b      	bne.n	8006d28 <_dtoa_r+0xb8>
 8006cf0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006cf2:	f242 730f 	movw	r3, #9999	; 0x270f
 8006cf6:	6013      	str	r3, [r2, #0]
 8006cf8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006cfc:	4333      	orrs	r3, r6
 8006cfe:	f000 857a 	beq.w	80077f6 <_dtoa_r+0xb86>
 8006d02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d04:	b963      	cbnz	r3, 8006d20 <_dtoa_r+0xb0>
 8006d06:	4b9b      	ldr	r3, [pc, #620]	; (8006f74 <_dtoa_r+0x304>)
 8006d08:	e024      	b.n	8006d54 <_dtoa_r+0xe4>
 8006d0a:	4b9b      	ldr	r3, [pc, #620]	; (8006f78 <_dtoa_r+0x308>)
 8006d0c:	9300      	str	r3, [sp, #0]
 8006d0e:	3308      	adds	r3, #8
 8006d10:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006d12:	6013      	str	r3, [r2, #0]
 8006d14:	9800      	ldr	r0, [sp, #0]
 8006d16:	b015      	add	sp, #84	; 0x54
 8006d18:	ecbd 8b02 	vpop	{d8}
 8006d1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d20:	4b94      	ldr	r3, [pc, #592]	; (8006f74 <_dtoa_r+0x304>)
 8006d22:	9300      	str	r3, [sp, #0]
 8006d24:	3303      	adds	r3, #3
 8006d26:	e7f3      	b.n	8006d10 <_dtoa_r+0xa0>
 8006d28:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	ec51 0b17 	vmov	r0, r1, d7
 8006d32:	2300      	movs	r3, #0
 8006d34:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006d38:	f7f9 fec6 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d3c:	4680      	mov	r8, r0
 8006d3e:	b158      	cbz	r0, 8006d58 <_dtoa_r+0xe8>
 8006d40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006d42:	2301      	movs	r3, #1
 8006d44:	6013      	str	r3, [r2, #0]
 8006d46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	f000 8551 	beq.w	80077f0 <_dtoa_r+0xb80>
 8006d4e:	488b      	ldr	r0, [pc, #556]	; (8006f7c <_dtoa_r+0x30c>)
 8006d50:	6018      	str	r0, [r3, #0]
 8006d52:	1e43      	subs	r3, r0, #1
 8006d54:	9300      	str	r3, [sp, #0]
 8006d56:	e7dd      	b.n	8006d14 <_dtoa_r+0xa4>
 8006d58:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006d5c:	aa12      	add	r2, sp, #72	; 0x48
 8006d5e:	a913      	add	r1, sp, #76	; 0x4c
 8006d60:	4620      	mov	r0, r4
 8006d62:	f001 f8ad 	bl	8007ec0 <__d2b>
 8006d66:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006d6a:	4683      	mov	fp, r0
 8006d6c:	2d00      	cmp	r5, #0
 8006d6e:	d07c      	beq.n	8006e6a <_dtoa_r+0x1fa>
 8006d70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d72:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8006d76:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d7a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8006d7e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006d82:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006d86:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006d8a:	4b7d      	ldr	r3, [pc, #500]	; (8006f80 <_dtoa_r+0x310>)
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	4630      	mov	r0, r6
 8006d90:	4639      	mov	r1, r7
 8006d92:	f7f9 fa79 	bl	8000288 <__aeabi_dsub>
 8006d96:	a36e      	add	r3, pc, #440	; (adr r3, 8006f50 <_dtoa_r+0x2e0>)
 8006d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d9c:	f7f9 fc2c 	bl	80005f8 <__aeabi_dmul>
 8006da0:	a36d      	add	r3, pc, #436	; (adr r3, 8006f58 <_dtoa_r+0x2e8>)
 8006da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da6:	f7f9 fa71 	bl	800028c <__adddf3>
 8006daa:	4606      	mov	r6, r0
 8006dac:	4628      	mov	r0, r5
 8006dae:	460f      	mov	r7, r1
 8006db0:	f7f9 fbb8 	bl	8000524 <__aeabi_i2d>
 8006db4:	a36a      	add	r3, pc, #424	; (adr r3, 8006f60 <_dtoa_r+0x2f0>)
 8006db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dba:	f7f9 fc1d 	bl	80005f8 <__aeabi_dmul>
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	460b      	mov	r3, r1
 8006dc2:	4630      	mov	r0, r6
 8006dc4:	4639      	mov	r1, r7
 8006dc6:	f7f9 fa61 	bl	800028c <__adddf3>
 8006dca:	4606      	mov	r6, r0
 8006dcc:	460f      	mov	r7, r1
 8006dce:	f7f9 fec3 	bl	8000b58 <__aeabi_d2iz>
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	4682      	mov	sl, r0
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	4630      	mov	r0, r6
 8006dda:	4639      	mov	r1, r7
 8006ddc:	f7f9 fe7e 	bl	8000adc <__aeabi_dcmplt>
 8006de0:	b148      	cbz	r0, 8006df6 <_dtoa_r+0x186>
 8006de2:	4650      	mov	r0, sl
 8006de4:	f7f9 fb9e 	bl	8000524 <__aeabi_i2d>
 8006de8:	4632      	mov	r2, r6
 8006dea:	463b      	mov	r3, r7
 8006dec:	f7f9 fe6c 	bl	8000ac8 <__aeabi_dcmpeq>
 8006df0:	b908      	cbnz	r0, 8006df6 <_dtoa_r+0x186>
 8006df2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006df6:	f1ba 0f16 	cmp.w	sl, #22
 8006dfa:	d854      	bhi.n	8006ea6 <_dtoa_r+0x236>
 8006dfc:	4b61      	ldr	r3, [pc, #388]	; (8006f84 <_dtoa_r+0x314>)
 8006dfe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e06:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006e0a:	f7f9 fe67 	bl	8000adc <__aeabi_dcmplt>
 8006e0e:	2800      	cmp	r0, #0
 8006e10:	d04b      	beq.n	8006eaa <_dtoa_r+0x23a>
 8006e12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e16:	2300      	movs	r3, #0
 8006e18:	930e      	str	r3, [sp, #56]	; 0x38
 8006e1a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006e1c:	1b5d      	subs	r5, r3, r5
 8006e1e:	1e6b      	subs	r3, r5, #1
 8006e20:	9304      	str	r3, [sp, #16]
 8006e22:	bf43      	ittte	mi
 8006e24:	2300      	movmi	r3, #0
 8006e26:	f1c5 0801 	rsbmi	r8, r5, #1
 8006e2a:	9304      	strmi	r3, [sp, #16]
 8006e2c:	f04f 0800 	movpl.w	r8, #0
 8006e30:	f1ba 0f00 	cmp.w	sl, #0
 8006e34:	db3b      	blt.n	8006eae <_dtoa_r+0x23e>
 8006e36:	9b04      	ldr	r3, [sp, #16]
 8006e38:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8006e3c:	4453      	add	r3, sl
 8006e3e:	9304      	str	r3, [sp, #16]
 8006e40:	2300      	movs	r3, #0
 8006e42:	9306      	str	r3, [sp, #24]
 8006e44:	9b05      	ldr	r3, [sp, #20]
 8006e46:	2b09      	cmp	r3, #9
 8006e48:	d869      	bhi.n	8006f1e <_dtoa_r+0x2ae>
 8006e4a:	2b05      	cmp	r3, #5
 8006e4c:	bfc4      	itt	gt
 8006e4e:	3b04      	subgt	r3, #4
 8006e50:	9305      	strgt	r3, [sp, #20]
 8006e52:	9b05      	ldr	r3, [sp, #20]
 8006e54:	f1a3 0302 	sub.w	r3, r3, #2
 8006e58:	bfcc      	ite	gt
 8006e5a:	2500      	movgt	r5, #0
 8006e5c:	2501      	movle	r5, #1
 8006e5e:	2b03      	cmp	r3, #3
 8006e60:	d869      	bhi.n	8006f36 <_dtoa_r+0x2c6>
 8006e62:	e8df f003 	tbb	[pc, r3]
 8006e66:	4e2c      	.short	0x4e2c
 8006e68:	5a4c      	.short	0x5a4c
 8006e6a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006e6e:	441d      	add	r5, r3
 8006e70:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006e74:	2b20      	cmp	r3, #32
 8006e76:	bfc1      	itttt	gt
 8006e78:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006e7c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006e80:	fa09 f303 	lslgt.w	r3, r9, r3
 8006e84:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006e88:	bfda      	itte	le
 8006e8a:	f1c3 0320 	rsble	r3, r3, #32
 8006e8e:	fa06 f003 	lslle.w	r0, r6, r3
 8006e92:	4318      	orrgt	r0, r3
 8006e94:	f7f9 fb36 	bl	8000504 <__aeabi_ui2d>
 8006e98:	2301      	movs	r3, #1
 8006e9a:	4606      	mov	r6, r0
 8006e9c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006ea0:	3d01      	subs	r5, #1
 8006ea2:	9310      	str	r3, [sp, #64]	; 0x40
 8006ea4:	e771      	b.n	8006d8a <_dtoa_r+0x11a>
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	e7b6      	b.n	8006e18 <_dtoa_r+0x1a8>
 8006eaa:	900e      	str	r0, [sp, #56]	; 0x38
 8006eac:	e7b5      	b.n	8006e1a <_dtoa_r+0x1aa>
 8006eae:	f1ca 0300 	rsb	r3, sl, #0
 8006eb2:	9306      	str	r3, [sp, #24]
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	eba8 080a 	sub.w	r8, r8, sl
 8006eba:	930d      	str	r3, [sp, #52]	; 0x34
 8006ebc:	e7c2      	b.n	8006e44 <_dtoa_r+0x1d4>
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	9308      	str	r3, [sp, #32]
 8006ec2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	dc39      	bgt.n	8006f3c <_dtoa_r+0x2cc>
 8006ec8:	f04f 0901 	mov.w	r9, #1
 8006ecc:	f8cd 9004 	str.w	r9, [sp, #4]
 8006ed0:	464b      	mov	r3, r9
 8006ed2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006ed6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006ed8:	2200      	movs	r2, #0
 8006eda:	6042      	str	r2, [r0, #4]
 8006edc:	2204      	movs	r2, #4
 8006ede:	f102 0614 	add.w	r6, r2, #20
 8006ee2:	429e      	cmp	r6, r3
 8006ee4:	6841      	ldr	r1, [r0, #4]
 8006ee6:	d92f      	bls.n	8006f48 <_dtoa_r+0x2d8>
 8006ee8:	4620      	mov	r0, r4
 8006eea:	f000 fcc7 	bl	800787c <_Balloc>
 8006eee:	9000      	str	r0, [sp, #0]
 8006ef0:	2800      	cmp	r0, #0
 8006ef2:	d14b      	bne.n	8006f8c <_dtoa_r+0x31c>
 8006ef4:	4b24      	ldr	r3, [pc, #144]	; (8006f88 <_dtoa_r+0x318>)
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006efc:	e6d1      	b.n	8006ca2 <_dtoa_r+0x32>
 8006efe:	2301      	movs	r3, #1
 8006f00:	e7de      	b.n	8006ec0 <_dtoa_r+0x250>
 8006f02:	2300      	movs	r3, #0
 8006f04:	9308      	str	r3, [sp, #32]
 8006f06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f08:	eb0a 0903 	add.w	r9, sl, r3
 8006f0c:	f109 0301 	add.w	r3, r9, #1
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	9301      	str	r3, [sp, #4]
 8006f14:	bfb8      	it	lt
 8006f16:	2301      	movlt	r3, #1
 8006f18:	e7dd      	b.n	8006ed6 <_dtoa_r+0x266>
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	e7f2      	b.n	8006f04 <_dtoa_r+0x294>
 8006f1e:	2501      	movs	r5, #1
 8006f20:	2300      	movs	r3, #0
 8006f22:	9305      	str	r3, [sp, #20]
 8006f24:	9508      	str	r5, [sp, #32]
 8006f26:	f04f 39ff 	mov.w	r9, #4294967295
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006f30:	2312      	movs	r3, #18
 8006f32:	9209      	str	r2, [sp, #36]	; 0x24
 8006f34:	e7cf      	b.n	8006ed6 <_dtoa_r+0x266>
 8006f36:	2301      	movs	r3, #1
 8006f38:	9308      	str	r3, [sp, #32]
 8006f3a:	e7f4      	b.n	8006f26 <_dtoa_r+0x2b6>
 8006f3c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006f40:	f8cd 9004 	str.w	r9, [sp, #4]
 8006f44:	464b      	mov	r3, r9
 8006f46:	e7c6      	b.n	8006ed6 <_dtoa_r+0x266>
 8006f48:	3101      	adds	r1, #1
 8006f4a:	6041      	str	r1, [r0, #4]
 8006f4c:	0052      	lsls	r2, r2, #1
 8006f4e:	e7c6      	b.n	8006ede <_dtoa_r+0x26e>
 8006f50:	636f4361 	.word	0x636f4361
 8006f54:	3fd287a7 	.word	0x3fd287a7
 8006f58:	8b60c8b3 	.word	0x8b60c8b3
 8006f5c:	3fc68a28 	.word	0x3fc68a28
 8006f60:	509f79fb 	.word	0x509f79fb
 8006f64:	3fd34413 	.word	0x3fd34413
 8006f68:	080090ad 	.word	0x080090ad
 8006f6c:	080090c4 	.word	0x080090c4
 8006f70:	7ff00000 	.word	0x7ff00000
 8006f74:	080090a9 	.word	0x080090a9
 8006f78:	080090a0 	.word	0x080090a0
 8006f7c:	0800907d 	.word	0x0800907d
 8006f80:	3ff80000 	.word	0x3ff80000
 8006f84:	080091c0 	.word	0x080091c0
 8006f88:	08009123 	.word	0x08009123
 8006f8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f8e:	9a00      	ldr	r2, [sp, #0]
 8006f90:	601a      	str	r2, [r3, #0]
 8006f92:	9b01      	ldr	r3, [sp, #4]
 8006f94:	2b0e      	cmp	r3, #14
 8006f96:	f200 80ad 	bhi.w	80070f4 <_dtoa_r+0x484>
 8006f9a:	2d00      	cmp	r5, #0
 8006f9c:	f000 80aa 	beq.w	80070f4 <_dtoa_r+0x484>
 8006fa0:	f1ba 0f00 	cmp.w	sl, #0
 8006fa4:	dd36      	ble.n	8007014 <_dtoa_r+0x3a4>
 8006fa6:	4ac3      	ldr	r2, [pc, #780]	; (80072b4 <_dtoa_r+0x644>)
 8006fa8:	f00a 030f 	and.w	r3, sl, #15
 8006fac:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006fb0:	ed93 7b00 	vldr	d7, [r3]
 8006fb4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006fb8:	ea4f 172a 	mov.w	r7, sl, asr #4
 8006fbc:	eeb0 8a47 	vmov.f32	s16, s14
 8006fc0:	eef0 8a67 	vmov.f32	s17, s15
 8006fc4:	d016      	beq.n	8006ff4 <_dtoa_r+0x384>
 8006fc6:	4bbc      	ldr	r3, [pc, #752]	; (80072b8 <_dtoa_r+0x648>)
 8006fc8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006fcc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006fd0:	f7f9 fc3c 	bl	800084c <__aeabi_ddiv>
 8006fd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fd8:	f007 070f 	and.w	r7, r7, #15
 8006fdc:	2503      	movs	r5, #3
 8006fde:	4eb6      	ldr	r6, [pc, #728]	; (80072b8 <_dtoa_r+0x648>)
 8006fe0:	b957      	cbnz	r7, 8006ff8 <_dtoa_r+0x388>
 8006fe2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fe6:	ec53 2b18 	vmov	r2, r3, d8
 8006fea:	f7f9 fc2f 	bl	800084c <__aeabi_ddiv>
 8006fee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ff2:	e029      	b.n	8007048 <_dtoa_r+0x3d8>
 8006ff4:	2502      	movs	r5, #2
 8006ff6:	e7f2      	b.n	8006fde <_dtoa_r+0x36e>
 8006ff8:	07f9      	lsls	r1, r7, #31
 8006ffa:	d508      	bpl.n	800700e <_dtoa_r+0x39e>
 8006ffc:	ec51 0b18 	vmov	r0, r1, d8
 8007000:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007004:	f7f9 faf8 	bl	80005f8 <__aeabi_dmul>
 8007008:	ec41 0b18 	vmov	d8, r0, r1
 800700c:	3501      	adds	r5, #1
 800700e:	107f      	asrs	r7, r7, #1
 8007010:	3608      	adds	r6, #8
 8007012:	e7e5      	b.n	8006fe0 <_dtoa_r+0x370>
 8007014:	f000 80a6 	beq.w	8007164 <_dtoa_r+0x4f4>
 8007018:	f1ca 0600 	rsb	r6, sl, #0
 800701c:	4ba5      	ldr	r3, [pc, #660]	; (80072b4 <_dtoa_r+0x644>)
 800701e:	4fa6      	ldr	r7, [pc, #664]	; (80072b8 <_dtoa_r+0x648>)
 8007020:	f006 020f 	and.w	r2, r6, #15
 8007024:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800702c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007030:	f7f9 fae2 	bl	80005f8 <__aeabi_dmul>
 8007034:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007038:	1136      	asrs	r6, r6, #4
 800703a:	2300      	movs	r3, #0
 800703c:	2502      	movs	r5, #2
 800703e:	2e00      	cmp	r6, #0
 8007040:	f040 8085 	bne.w	800714e <_dtoa_r+0x4de>
 8007044:	2b00      	cmp	r3, #0
 8007046:	d1d2      	bne.n	8006fee <_dtoa_r+0x37e>
 8007048:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800704a:	2b00      	cmp	r3, #0
 800704c:	f000 808c 	beq.w	8007168 <_dtoa_r+0x4f8>
 8007050:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007054:	4b99      	ldr	r3, [pc, #612]	; (80072bc <_dtoa_r+0x64c>)
 8007056:	2200      	movs	r2, #0
 8007058:	4630      	mov	r0, r6
 800705a:	4639      	mov	r1, r7
 800705c:	f7f9 fd3e 	bl	8000adc <__aeabi_dcmplt>
 8007060:	2800      	cmp	r0, #0
 8007062:	f000 8081 	beq.w	8007168 <_dtoa_r+0x4f8>
 8007066:	9b01      	ldr	r3, [sp, #4]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d07d      	beq.n	8007168 <_dtoa_r+0x4f8>
 800706c:	f1b9 0f00 	cmp.w	r9, #0
 8007070:	dd3c      	ble.n	80070ec <_dtoa_r+0x47c>
 8007072:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007076:	9307      	str	r3, [sp, #28]
 8007078:	2200      	movs	r2, #0
 800707a:	4b91      	ldr	r3, [pc, #580]	; (80072c0 <_dtoa_r+0x650>)
 800707c:	4630      	mov	r0, r6
 800707e:	4639      	mov	r1, r7
 8007080:	f7f9 faba 	bl	80005f8 <__aeabi_dmul>
 8007084:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007088:	3501      	adds	r5, #1
 800708a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800708e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007092:	4628      	mov	r0, r5
 8007094:	f7f9 fa46 	bl	8000524 <__aeabi_i2d>
 8007098:	4632      	mov	r2, r6
 800709a:	463b      	mov	r3, r7
 800709c:	f7f9 faac 	bl	80005f8 <__aeabi_dmul>
 80070a0:	4b88      	ldr	r3, [pc, #544]	; (80072c4 <_dtoa_r+0x654>)
 80070a2:	2200      	movs	r2, #0
 80070a4:	f7f9 f8f2 	bl	800028c <__adddf3>
 80070a8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80070ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070b0:	9303      	str	r3, [sp, #12]
 80070b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d15c      	bne.n	8007172 <_dtoa_r+0x502>
 80070b8:	4b83      	ldr	r3, [pc, #524]	; (80072c8 <_dtoa_r+0x658>)
 80070ba:	2200      	movs	r2, #0
 80070bc:	4630      	mov	r0, r6
 80070be:	4639      	mov	r1, r7
 80070c0:	f7f9 f8e2 	bl	8000288 <__aeabi_dsub>
 80070c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80070c8:	4606      	mov	r6, r0
 80070ca:	460f      	mov	r7, r1
 80070cc:	f7f9 fd24 	bl	8000b18 <__aeabi_dcmpgt>
 80070d0:	2800      	cmp	r0, #0
 80070d2:	f040 8296 	bne.w	8007602 <_dtoa_r+0x992>
 80070d6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80070da:	4630      	mov	r0, r6
 80070dc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80070e0:	4639      	mov	r1, r7
 80070e2:	f7f9 fcfb 	bl	8000adc <__aeabi_dcmplt>
 80070e6:	2800      	cmp	r0, #0
 80070e8:	f040 8288 	bne.w	80075fc <_dtoa_r+0x98c>
 80070ec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80070f0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80070f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	f2c0 8158 	blt.w	80073ac <_dtoa_r+0x73c>
 80070fc:	f1ba 0f0e 	cmp.w	sl, #14
 8007100:	f300 8154 	bgt.w	80073ac <_dtoa_r+0x73c>
 8007104:	4b6b      	ldr	r3, [pc, #428]	; (80072b4 <_dtoa_r+0x644>)
 8007106:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800710a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800710e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007110:	2b00      	cmp	r3, #0
 8007112:	f280 80e3 	bge.w	80072dc <_dtoa_r+0x66c>
 8007116:	9b01      	ldr	r3, [sp, #4]
 8007118:	2b00      	cmp	r3, #0
 800711a:	f300 80df 	bgt.w	80072dc <_dtoa_r+0x66c>
 800711e:	f040 826d 	bne.w	80075fc <_dtoa_r+0x98c>
 8007122:	4b69      	ldr	r3, [pc, #420]	; (80072c8 <_dtoa_r+0x658>)
 8007124:	2200      	movs	r2, #0
 8007126:	4640      	mov	r0, r8
 8007128:	4649      	mov	r1, r9
 800712a:	f7f9 fa65 	bl	80005f8 <__aeabi_dmul>
 800712e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007132:	f7f9 fce7 	bl	8000b04 <__aeabi_dcmpge>
 8007136:	9e01      	ldr	r6, [sp, #4]
 8007138:	4637      	mov	r7, r6
 800713a:	2800      	cmp	r0, #0
 800713c:	f040 8243 	bne.w	80075c6 <_dtoa_r+0x956>
 8007140:	9d00      	ldr	r5, [sp, #0]
 8007142:	2331      	movs	r3, #49	; 0x31
 8007144:	f805 3b01 	strb.w	r3, [r5], #1
 8007148:	f10a 0a01 	add.w	sl, sl, #1
 800714c:	e23f      	b.n	80075ce <_dtoa_r+0x95e>
 800714e:	07f2      	lsls	r2, r6, #31
 8007150:	d505      	bpl.n	800715e <_dtoa_r+0x4ee>
 8007152:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007156:	f7f9 fa4f 	bl	80005f8 <__aeabi_dmul>
 800715a:	3501      	adds	r5, #1
 800715c:	2301      	movs	r3, #1
 800715e:	1076      	asrs	r6, r6, #1
 8007160:	3708      	adds	r7, #8
 8007162:	e76c      	b.n	800703e <_dtoa_r+0x3ce>
 8007164:	2502      	movs	r5, #2
 8007166:	e76f      	b.n	8007048 <_dtoa_r+0x3d8>
 8007168:	9b01      	ldr	r3, [sp, #4]
 800716a:	f8cd a01c 	str.w	sl, [sp, #28]
 800716e:	930c      	str	r3, [sp, #48]	; 0x30
 8007170:	e78d      	b.n	800708e <_dtoa_r+0x41e>
 8007172:	9900      	ldr	r1, [sp, #0]
 8007174:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007176:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007178:	4b4e      	ldr	r3, [pc, #312]	; (80072b4 <_dtoa_r+0x644>)
 800717a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800717e:	4401      	add	r1, r0
 8007180:	9102      	str	r1, [sp, #8]
 8007182:	9908      	ldr	r1, [sp, #32]
 8007184:	eeb0 8a47 	vmov.f32	s16, s14
 8007188:	eef0 8a67 	vmov.f32	s17, s15
 800718c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007190:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007194:	2900      	cmp	r1, #0
 8007196:	d045      	beq.n	8007224 <_dtoa_r+0x5b4>
 8007198:	494c      	ldr	r1, [pc, #304]	; (80072cc <_dtoa_r+0x65c>)
 800719a:	2000      	movs	r0, #0
 800719c:	f7f9 fb56 	bl	800084c <__aeabi_ddiv>
 80071a0:	ec53 2b18 	vmov	r2, r3, d8
 80071a4:	f7f9 f870 	bl	8000288 <__aeabi_dsub>
 80071a8:	9d00      	ldr	r5, [sp, #0]
 80071aa:	ec41 0b18 	vmov	d8, r0, r1
 80071ae:	4639      	mov	r1, r7
 80071b0:	4630      	mov	r0, r6
 80071b2:	f7f9 fcd1 	bl	8000b58 <__aeabi_d2iz>
 80071b6:	900c      	str	r0, [sp, #48]	; 0x30
 80071b8:	f7f9 f9b4 	bl	8000524 <__aeabi_i2d>
 80071bc:	4602      	mov	r2, r0
 80071be:	460b      	mov	r3, r1
 80071c0:	4630      	mov	r0, r6
 80071c2:	4639      	mov	r1, r7
 80071c4:	f7f9 f860 	bl	8000288 <__aeabi_dsub>
 80071c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80071ca:	3330      	adds	r3, #48	; 0x30
 80071cc:	f805 3b01 	strb.w	r3, [r5], #1
 80071d0:	ec53 2b18 	vmov	r2, r3, d8
 80071d4:	4606      	mov	r6, r0
 80071d6:	460f      	mov	r7, r1
 80071d8:	f7f9 fc80 	bl	8000adc <__aeabi_dcmplt>
 80071dc:	2800      	cmp	r0, #0
 80071de:	d165      	bne.n	80072ac <_dtoa_r+0x63c>
 80071e0:	4632      	mov	r2, r6
 80071e2:	463b      	mov	r3, r7
 80071e4:	4935      	ldr	r1, [pc, #212]	; (80072bc <_dtoa_r+0x64c>)
 80071e6:	2000      	movs	r0, #0
 80071e8:	f7f9 f84e 	bl	8000288 <__aeabi_dsub>
 80071ec:	ec53 2b18 	vmov	r2, r3, d8
 80071f0:	f7f9 fc74 	bl	8000adc <__aeabi_dcmplt>
 80071f4:	2800      	cmp	r0, #0
 80071f6:	f040 80b9 	bne.w	800736c <_dtoa_r+0x6fc>
 80071fa:	9b02      	ldr	r3, [sp, #8]
 80071fc:	429d      	cmp	r5, r3
 80071fe:	f43f af75 	beq.w	80070ec <_dtoa_r+0x47c>
 8007202:	4b2f      	ldr	r3, [pc, #188]	; (80072c0 <_dtoa_r+0x650>)
 8007204:	ec51 0b18 	vmov	r0, r1, d8
 8007208:	2200      	movs	r2, #0
 800720a:	f7f9 f9f5 	bl	80005f8 <__aeabi_dmul>
 800720e:	4b2c      	ldr	r3, [pc, #176]	; (80072c0 <_dtoa_r+0x650>)
 8007210:	ec41 0b18 	vmov	d8, r0, r1
 8007214:	2200      	movs	r2, #0
 8007216:	4630      	mov	r0, r6
 8007218:	4639      	mov	r1, r7
 800721a:	f7f9 f9ed 	bl	80005f8 <__aeabi_dmul>
 800721e:	4606      	mov	r6, r0
 8007220:	460f      	mov	r7, r1
 8007222:	e7c4      	b.n	80071ae <_dtoa_r+0x53e>
 8007224:	ec51 0b17 	vmov	r0, r1, d7
 8007228:	f7f9 f9e6 	bl	80005f8 <__aeabi_dmul>
 800722c:	9b02      	ldr	r3, [sp, #8]
 800722e:	9d00      	ldr	r5, [sp, #0]
 8007230:	930c      	str	r3, [sp, #48]	; 0x30
 8007232:	ec41 0b18 	vmov	d8, r0, r1
 8007236:	4639      	mov	r1, r7
 8007238:	4630      	mov	r0, r6
 800723a:	f7f9 fc8d 	bl	8000b58 <__aeabi_d2iz>
 800723e:	9011      	str	r0, [sp, #68]	; 0x44
 8007240:	f7f9 f970 	bl	8000524 <__aeabi_i2d>
 8007244:	4602      	mov	r2, r0
 8007246:	460b      	mov	r3, r1
 8007248:	4630      	mov	r0, r6
 800724a:	4639      	mov	r1, r7
 800724c:	f7f9 f81c 	bl	8000288 <__aeabi_dsub>
 8007250:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007252:	3330      	adds	r3, #48	; 0x30
 8007254:	f805 3b01 	strb.w	r3, [r5], #1
 8007258:	9b02      	ldr	r3, [sp, #8]
 800725a:	429d      	cmp	r5, r3
 800725c:	4606      	mov	r6, r0
 800725e:	460f      	mov	r7, r1
 8007260:	f04f 0200 	mov.w	r2, #0
 8007264:	d134      	bne.n	80072d0 <_dtoa_r+0x660>
 8007266:	4b19      	ldr	r3, [pc, #100]	; (80072cc <_dtoa_r+0x65c>)
 8007268:	ec51 0b18 	vmov	r0, r1, d8
 800726c:	f7f9 f80e 	bl	800028c <__adddf3>
 8007270:	4602      	mov	r2, r0
 8007272:	460b      	mov	r3, r1
 8007274:	4630      	mov	r0, r6
 8007276:	4639      	mov	r1, r7
 8007278:	f7f9 fc4e 	bl	8000b18 <__aeabi_dcmpgt>
 800727c:	2800      	cmp	r0, #0
 800727e:	d175      	bne.n	800736c <_dtoa_r+0x6fc>
 8007280:	ec53 2b18 	vmov	r2, r3, d8
 8007284:	4911      	ldr	r1, [pc, #68]	; (80072cc <_dtoa_r+0x65c>)
 8007286:	2000      	movs	r0, #0
 8007288:	f7f8 fffe 	bl	8000288 <__aeabi_dsub>
 800728c:	4602      	mov	r2, r0
 800728e:	460b      	mov	r3, r1
 8007290:	4630      	mov	r0, r6
 8007292:	4639      	mov	r1, r7
 8007294:	f7f9 fc22 	bl	8000adc <__aeabi_dcmplt>
 8007298:	2800      	cmp	r0, #0
 800729a:	f43f af27 	beq.w	80070ec <_dtoa_r+0x47c>
 800729e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80072a0:	1e6b      	subs	r3, r5, #1
 80072a2:	930c      	str	r3, [sp, #48]	; 0x30
 80072a4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80072a8:	2b30      	cmp	r3, #48	; 0x30
 80072aa:	d0f8      	beq.n	800729e <_dtoa_r+0x62e>
 80072ac:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80072b0:	e04a      	b.n	8007348 <_dtoa_r+0x6d8>
 80072b2:	bf00      	nop
 80072b4:	080091c0 	.word	0x080091c0
 80072b8:	08009198 	.word	0x08009198
 80072bc:	3ff00000 	.word	0x3ff00000
 80072c0:	40240000 	.word	0x40240000
 80072c4:	401c0000 	.word	0x401c0000
 80072c8:	40140000 	.word	0x40140000
 80072cc:	3fe00000 	.word	0x3fe00000
 80072d0:	4baf      	ldr	r3, [pc, #700]	; (8007590 <_dtoa_r+0x920>)
 80072d2:	f7f9 f991 	bl	80005f8 <__aeabi_dmul>
 80072d6:	4606      	mov	r6, r0
 80072d8:	460f      	mov	r7, r1
 80072da:	e7ac      	b.n	8007236 <_dtoa_r+0x5c6>
 80072dc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80072e0:	9d00      	ldr	r5, [sp, #0]
 80072e2:	4642      	mov	r2, r8
 80072e4:	464b      	mov	r3, r9
 80072e6:	4630      	mov	r0, r6
 80072e8:	4639      	mov	r1, r7
 80072ea:	f7f9 faaf 	bl	800084c <__aeabi_ddiv>
 80072ee:	f7f9 fc33 	bl	8000b58 <__aeabi_d2iz>
 80072f2:	9002      	str	r0, [sp, #8]
 80072f4:	f7f9 f916 	bl	8000524 <__aeabi_i2d>
 80072f8:	4642      	mov	r2, r8
 80072fa:	464b      	mov	r3, r9
 80072fc:	f7f9 f97c 	bl	80005f8 <__aeabi_dmul>
 8007300:	4602      	mov	r2, r0
 8007302:	460b      	mov	r3, r1
 8007304:	4630      	mov	r0, r6
 8007306:	4639      	mov	r1, r7
 8007308:	f7f8 ffbe 	bl	8000288 <__aeabi_dsub>
 800730c:	9e02      	ldr	r6, [sp, #8]
 800730e:	9f01      	ldr	r7, [sp, #4]
 8007310:	3630      	adds	r6, #48	; 0x30
 8007312:	f805 6b01 	strb.w	r6, [r5], #1
 8007316:	9e00      	ldr	r6, [sp, #0]
 8007318:	1bae      	subs	r6, r5, r6
 800731a:	42b7      	cmp	r7, r6
 800731c:	4602      	mov	r2, r0
 800731e:	460b      	mov	r3, r1
 8007320:	d137      	bne.n	8007392 <_dtoa_r+0x722>
 8007322:	f7f8 ffb3 	bl	800028c <__adddf3>
 8007326:	4642      	mov	r2, r8
 8007328:	464b      	mov	r3, r9
 800732a:	4606      	mov	r6, r0
 800732c:	460f      	mov	r7, r1
 800732e:	f7f9 fbf3 	bl	8000b18 <__aeabi_dcmpgt>
 8007332:	b9c8      	cbnz	r0, 8007368 <_dtoa_r+0x6f8>
 8007334:	4642      	mov	r2, r8
 8007336:	464b      	mov	r3, r9
 8007338:	4630      	mov	r0, r6
 800733a:	4639      	mov	r1, r7
 800733c:	f7f9 fbc4 	bl	8000ac8 <__aeabi_dcmpeq>
 8007340:	b110      	cbz	r0, 8007348 <_dtoa_r+0x6d8>
 8007342:	9b02      	ldr	r3, [sp, #8]
 8007344:	07d9      	lsls	r1, r3, #31
 8007346:	d40f      	bmi.n	8007368 <_dtoa_r+0x6f8>
 8007348:	4620      	mov	r0, r4
 800734a:	4659      	mov	r1, fp
 800734c:	f000 fad6 	bl	80078fc <_Bfree>
 8007350:	2300      	movs	r3, #0
 8007352:	702b      	strb	r3, [r5, #0]
 8007354:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007356:	f10a 0001 	add.w	r0, sl, #1
 800735a:	6018      	str	r0, [r3, #0]
 800735c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800735e:	2b00      	cmp	r3, #0
 8007360:	f43f acd8 	beq.w	8006d14 <_dtoa_r+0xa4>
 8007364:	601d      	str	r5, [r3, #0]
 8007366:	e4d5      	b.n	8006d14 <_dtoa_r+0xa4>
 8007368:	f8cd a01c 	str.w	sl, [sp, #28]
 800736c:	462b      	mov	r3, r5
 800736e:	461d      	mov	r5, r3
 8007370:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007374:	2a39      	cmp	r2, #57	; 0x39
 8007376:	d108      	bne.n	800738a <_dtoa_r+0x71a>
 8007378:	9a00      	ldr	r2, [sp, #0]
 800737a:	429a      	cmp	r2, r3
 800737c:	d1f7      	bne.n	800736e <_dtoa_r+0x6fe>
 800737e:	9a07      	ldr	r2, [sp, #28]
 8007380:	9900      	ldr	r1, [sp, #0]
 8007382:	3201      	adds	r2, #1
 8007384:	9207      	str	r2, [sp, #28]
 8007386:	2230      	movs	r2, #48	; 0x30
 8007388:	700a      	strb	r2, [r1, #0]
 800738a:	781a      	ldrb	r2, [r3, #0]
 800738c:	3201      	adds	r2, #1
 800738e:	701a      	strb	r2, [r3, #0]
 8007390:	e78c      	b.n	80072ac <_dtoa_r+0x63c>
 8007392:	4b7f      	ldr	r3, [pc, #508]	; (8007590 <_dtoa_r+0x920>)
 8007394:	2200      	movs	r2, #0
 8007396:	f7f9 f92f 	bl	80005f8 <__aeabi_dmul>
 800739a:	2200      	movs	r2, #0
 800739c:	2300      	movs	r3, #0
 800739e:	4606      	mov	r6, r0
 80073a0:	460f      	mov	r7, r1
 80073a2:	f7f9 fb91 	bl	8000ac8 <__aeabi_dcmpeq>
 80073a6:	2800      	cmp	r0, #0
 80073a8:	d09b      	beq.n	80072e2 <_dtoa_r+0x672>
 80073aa:	e7cd      	b.n	8007348 <_dtoa_r+0x6d8>
 80073ac:	9a08      	ldr	r2, [sp, #32]
 80073ae:	2a00      	cmp	r2, #0
 80073b0:	f000 80c4 	beq.w	800753c <_dtoa_r+0x8cc>
 80073b4:	9a05      	ldr	r2, [sp, #20]
 80073b6:	2a01      	cmp	r2, #1
 80073b8:	f300 80a8 	bgt.w	800750c <_dtoa_r+0x89c>
 80073bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80073be:	2a00      	cmp	r2, #0
 80073c0:	f000 80a0 	beq.w	8007504 <_dtoa_r+0x894>
 80073c4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80073c8:	9e06      	ldr	r6, [sp, #24]
 80073ca:	4645      	mov	r5, r8
 80073cc:	9a04      	ldr	r2, [sp, #16]
 80073ce:	2101      	movs	r1, #1
 80073d0:	441a      	add	r2, r3
 80073d2:	4620      	mov	r0, r4
 80073d4:	4498      	add	r8, r3
 80073d6:	9204      	str	r2, [sp, #16]
 80073d8:	f000 fb4c 	bl	8007a74 <__i2b>
 80073dc:	4607      	mov	r7, r0
 80073de:	2d00      	cmp	r5, #0
 80073e0:	dd0b      	ble.n	80073fa <_dtoa_r+0x78a>
 80073e2:	9b04      	ldr	r3, [sp, #16]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	dd08      	ble.n	80073fa <_dtoa_r+0x78a>
 80073e8:	42ab      	cmp	r3, r5
 80073ea:	9a04      	ldr	r2, [sp, #16]
 80073ec:	bfa8      	it	ge
 80073ee:	462b      	movge	r3, r5
 80073f0:	eba8 0803 	sub.w	r8, r8, r3
 80073f4:	1aed      	subs	r5, r5, r3
 80073f6:	1ad3      	subs	r3, r2, r3
 80073f8:	9304      	str	r3, [sp, #16]
 80073fa:	9b06      	ldr	r3, [sp, #24]
 80073fc:	b1fb      	cbz	r3, 800743e <_dtoa_r+0x7ce>
 80073fe:	9b08      	ldr	r3, [sp, #32]
 8007400:	2b00      	cmp	r3, #0
 8007402:	f000 809f 	beq.w	8007544 <_dtoa_r+0x8d4>
 8007406:	2e00      	cmp	r6, #0
 8007408:	dd11      	ble.n	800742e <_dtoa_r+0x7be>
 800740a:	4639      	mov	r1, r7
 800740c:	4632      	mov	r2, r6
 800740e:	4620      	mov	r0, r4
 8007410:	f000 fbec 	bl	8007bec <__pow5mult>
 8007414:	465a      	mov	r2, fp
 8007416:	4601      	mov	r1, r0
 8007418:	4607      	mov	r7, r0
 800741a:	4620      	mov	r0, r4
 800741c:	f000 fb40 	bl	8007aa0 <__multiply>
 8007420:	4659      	mov	r1, fp
 8007422:	9007      	str	r0, [sp, #28]
 8007424:	4620      	mov	r0, r4
 8007426:	f000 fa69 	bl	80078fc <_Bfree>
 800742a:	9b07      	ldr	r3, [sp, #28]
 800742c:	469b      	mov	fp, r3
 800742e:	9b06      	ldr	r3, [sp, #24]
 8007430:	1b9a      	subs	r2, r3, r6
 8007432:	d004      	beq.n	800743e <_dtoa_r+0x7ce>
 8007434:	4659      	mov	r1, fp
 8007436:	4620      	mov	r0, r4
 8007438:	f000 fbd8 	bl	8007bec <__pow5mult>
 800743c:	4683      	mov	fp, r0
 800743e:	2101      	movs	r1, #1
 8007440:	4620      	mov	r0, r4
 8007442:	f000 fb17 	bl	8007a74 <__i2b>
 8007446:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007448:	2b00      	cmp	r3, #0
 800744a:	4606      	mov	r6, r0
 800744c:	dd7c      	ble.n	8007548 <_dtoa_r+0x8d8>
 800744e:	461a      	mov	r2, r3
 8007450:	4601      	mov	r1, r0
 8007452:	4620      	mov	r0, r4
 8007454:	f000 fbca 	bl	8007bec <__pow5mult>
 8007458:	9b05      	ldr	r3, [sp, #20]
 800745a:	2b01      	cmp	r3, #1
 800745c:	4606      	mov	r6, r0
 800745e:	dd76      	ble.n	800754e <_dtoa_r+0x8de>
 8007460:	2300      	movs	r3, #0
 8007462:	9306      	str	r3, [sp, #24]
 8007464:	6933      	ldr	r3, [r6, #16]
 8007466:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800746a:	6918      	ldr	r0, [r3, #16]
 800746c:	f000 fab2 	bl	80079d4 <__hi0bits>
 8007470:	f1c0 0020 	rsb	r0, r0, #32
 8007474:	9b04      	ldr	r3, [sp, #16]
 8007476:	4418      	add	r0, r3
 8007478:	f010 001f 	ands.w	r0, r0, #31
 800747c:	f000 8086 	beq.w	800758c <_dtoa_r+0x91c>
 8007480:	f1c0 0320 	rsb	r3, r0, #32
 8007484:	2b04      	cmp	r3, #4
 8007486:	dd7f      	ble.n	8007588 <_dtoa_r+0x918>
 8007488:	f1c0 001c 	rsb	r0, r0, #28
 800748c:	9b04      	ldr	r3, [sp, #16]
 800748e:	4403      	add	r3, r0
 8007490:	4480      	add	r8, r0
 8007492:	4405      	add	r5, r0
 8007494:	9304      	str	r3, [sp, #16]
 8007496:	f1b8 0f00 	cmp.w	r8, #0
 800749a:	dd05      	ble.n	80074a8 <_dtoa_r+0x838>
 800749c:	4659      	mov	r1, fp
 800749e:	4642      	mov	r2, r8
 80074a0:	4620      	mov	r0, r4
 80074a2:	f000 fbfd 	bl	8007ca0 <__lshift>
 80074a6:	4683      	mov	fp, r0
 80074a8:	9b04      	ldr	r3, [sp, #16]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	dd05      	ble.n	80074ba <_dtoa_r+0x84a>
 80074ae:	4631      	mov	r1, r6
 80074b0:	461a      	mov	r2, r3
 80074b2:	4620      	mov	r0, r4
 80074b4:	f000 fbf4 	bl	8007ca0 <__lshift>
 80074b8:	4606      	mov	r6, r0
 80074ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d069      	beq.n	8007594 <_dtoa_r+0x924>
 80074c0:	4631      	mov	r1, r6
 80074c2:	4658      	mov	r0, fp
 80074c4:	f000 fc58 	bl	8007d78 <__mcmp>
 80074c8:	2800      	cmp	r0, #0
 80074ca:	da63      	bge.n	8007594 <_dtoa_r+0x924>
 80074cc:	2300      	movs	r3, #0
 80074ce:	4659      	mov	r1, fp
 80074d0:	220a      	movs	r2, #10
 80074d2:	4620      	mov	r0, r4
 80074d4:	f000 fa34 	bl	8007940 <__multadd>
 80074d8:	9b08      	ldr	r3, [sp, #32]
 80074da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80074de:	4683      	mov	fp, r0
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	f000 818f 	beq.w	8007804 <_dtoa_r+0xb94>
 80074e6:	4639      	mov	r1, r7
 80074e8:	2300      	movs	r3, #0
 80074ea:	220a      	movs	r2, #10
 80074ec:	4620      	mov	r0, r4
 80074ee:	f000 fa27 	bl	8007940 <__multadd>
 80074f2:	f1b9 0f00 	cmp.w	r9, #0
 80074f6:	4607      	mov	r7, r0
 80074f8:	f300 808e 	bgt.w	8007618 <_dtoa_r+0x9a8>
 80074fc:	9b05      	ldr	r3, [sp, #20]
 80074fe:	2b02      	cmp	r3, #2
 8007500:	dc50      	bgt.n	80075a4 <_dtoa_r+0x934>
 8007502:	e089      	b.n	8007618 <_dtoa_r+0x9a8>
 8007504:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007506:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800750a:	e75d      	b.n	80073c8 <_dtoa_r+0x758>
 800750c:	9b01      	ldr	r3, [sp, #4]
 800750e:	1e5e      	subs	r6, r3, #1
 8007510:	9b06      	ldr	r3, [sp, #24]
 8007512:	42b3      	cmp	r3, r6
 8007514:	bfbf      	itttt	lt
 8007516:	9b06      	ldrlt	r3, [sp, #24]
 8007518:	9606      	strlt	r6, [sp, #24]
 800751a:	1af2      	sublt	r2, r6, r3
 800751c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800751e:	bfb6      	itet	lt
 8007520:	189b      	addlt	r3, r3, r2
 8007522:	1b9e      	subge	r6, r3, r6
 8007524:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007526:	9b01      	ldr	r3, [sp, #4]
 8007528:	bfb8      	it	lt
 800752a:	2600      	movlt	r6, #0
 800752c:	2b00      	cmp	r3, #0
 800752e:	bfb5      	itete	lt
 8007530:	eba8 0503 	sublt.w	r5, r8, r3
 8007534:	9b01      	ldrge	r3, [sp, #4]
 8007536:	2300      	movlt	r3, #0
 8007538:	4645      	movge	r5, r8
 800753a:	e747      	b.n	80073cc <_dtoa_r+0x75c>
 800753c:	9e06      	ldr	r6, [sp, #24]
 800753e:	9f08      	ldr	r7, [sp, #32]
 8007540:	4645      	mov	r5, r8
 8007542:	e74c      	b.n	80073de <_dtoa_r+0x76e>
 8007544:	9a06      	ldr	r2, [sp, #24]
 8007546:	e775      	b.n	8007434 <_dtoa_r+0x7c4>
 8007548:	9b05      	ldr	r3, [sp, #20]
 800754a:	2b01      	cmp	r3, #1
 800754c:	dc18      	bgt.n	8007580 <_dtoa_r+0x910>
 800754e:	9b02      	ldr	r3, [sp, #8]
 8007550:	b9b3      	cbnz	r3, 8007580 <_dtoa_r+0x910>
 8007552:	9b03      	ldr	r3, [sp, #12]
 8007554:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007558:	b9a3      	cbnz	r3, 8007584 <_dtoa_r+0x914>
 800755a:	9b03      	ldr	r3, [sp, #12]
 800755c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007560:	0d1b      	lsrs	r3, r3, #20
 8007562:	051b      	lsls	r3, r3, #20
 8007564:	b12b      	cbz	r3, 8007572 <_dtoa_r+0x902>
 8007566:	9b04      	ldr	r3, [sp, #16]
 8007568:	3301      	adds	r3, #1
 800756a:	9304      	str	r3, [sp, #16]
 800756c:	f108 0801 	add.w	r8, r8, #1
 8007570:	2301      	movs	r3, #1
 8007572:	9306      	str	r3, [sp, #24]
 8007574:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007576:	2b00      	cmp	r3, #0
 8007578:	f47f af74 	bne.w	8007464 <_dtoa_r+0x7f4>
 800757c:	2001      	movs	r0, #1
 800757e:	e779      	b.n	8007474 <_dtoa_r+0x804>
 8007580:	2300      	movs	r3, #0
 8007582:	e7f6      	b.n	8007572 <_dtoa_r+0x902>
 8007584:	9b02      	ldr	r3, [sp, #8]
 8007586:	e7f4      	b.n	8007572 <_dtoa_r+0x902>
 8007588:	d085      	beq.n	8007496 <_dtoa_r+0x826>
 800758a:	4618      	mov	r0, r3
 800758c:	301c      	adds	r0, #28
 800758e:	e77d      	b.n	800748c <_dtoa_r+0x81c>
 8007590:	40240000 	.word	0x40240000
 8007594:	9b01      	ldr	r3, [sp, #4]
 8007596:	2b00      	cmp	r3, #0
 8007598:	dc38      	bgt.n	800760c <_dtoa_r+0x99c>
 800759a:	9b05      	ldr	r3, [sp, #20]
 800759c:	2b02      	cmp	r3, #2
 800759e:	dd35      	ble.n	800760c <_dtoa_r+0x99c>
 80075a0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80075a4:	f1b9 0f00 	cmp.w	r9, #0
 80075a8:	d10d      	bne.n	80075c6 <_dtoa_r+0x956>
 80075aa:	4631      	mov	r1, r6
 80075ac:	464b      	mov	r3, r9
 80075ae:	2205      	movs	r2, #5
 80075b0:	4620      	mov	r0, r4
 80075b2:	f000 f9c5 	bl	8007940 <__multadd>
 80075b6:	4601      	mov	r1, r0
 80075b8:	4606      	mov	r6, r0
 80075ba:	4658      	mov	r0, fp
 80075bc:	f000 fbdc 	bl	8007d78 <__mcmp>
 80075c0:	2800      	cmp	r0, #0
 80075c2:	f73f adbd 	bgt.w	8007140 <_dtoa_r+0x4d0>
 80075c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075c8:	9d00      	ldr	r5, [sp, #0]
 80075ca:	ea6f 0a03 	mvn.w	sl, r3
 80075ce:	f04f 0800 	mov.w	r8, #0
 80075d2:	4631      	mov	r1, r6
 80075d4:	4620      	mov	r0, r4
 80075d6:	f000 f991 	bl	80078fc <_Bfree>
 80075da:	2f00      	cmp	r7, #0
 80075dc:	f43f aeb4 	beq.w	8007348 <_dtoa_r+0x6d8>
 80075e0:	f1b8 0f00 	cmp.w	r8, #0
 80075e4:	d005      	beq.n	80075f2 <_dtoa_r+0x982>
 80075e6:	45b8      	cmp	r8, r7
 80075e8:	d003      	beq.n	80075f2 <_dtoa_r+0x982>
 80075ea:	4641      	mov	r1, r8
 80075ec:	4620      	mov	r0, r4
 80075ee:	f000 f985 	bl	80078fc <_Bfree>
 80075f2:	4639      	mov	r1, r7
 80075f4:	4620      	mov	r0, r4
 80075f6:	f000 f981 	bl	80078fc <_Bfree>
 80075fa:	e6a5      	b.n	8007348 <_dtoa_r+0x6d8>
 80075fc:	2600      	movs	r6, #0
 80075fe:	4637      	mov	r7, r6
 8007600:	e7e1      	b.n	80075c6 <_dtoa_r+0x956>
 8007602:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007604:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007608:	4637      	mov	r7, r6
 800760a:	e599      	b.n	8007140 <_dtoa_r+0x4d0>
 800760c:	9b08      	ldr	r3, [sp, #32]
 800760e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007612:	2b00      	cmp	r3, #0
 8007614:	f000 80fd 	beq.w	8007812 <_dtoa_r+0xba2>
 8007618:	2d00      	cmp	r5, #0
 800761a:	dd05      	ble.n	8007628 <_dtoa_r+0x9b8>
 800761c:	4639      	mov	r1, r7
 800761e:	462a      	mov	r2, r5
 8007620:	4620      	mov	r0, r4
 8007622:	f000 fb3d 	bl	8007ca0 <__lshift>
 8007626:	4607      	mov	r7, r0
 8007628:	9b06      	ldr	r3, [sp, #24]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d05c      	beq.n	80076e8 <_dtoa_r+0xa78>
 800762e:	6879      	ldr	r1, [r7, #4]
 8007630:	4620      	mov	r0, r4
 8007632:	f000 f923 	bl	800787c <_Balloc>
 8007636:	4605      	mov	r5, r0
 8007638:	b928      	cbnz	r0, 8007646 <_dtoa_r+0x9d6>
 800763a:	4b80      	ldr	r3, [pc, #512]	; (800783c <_dtoa_r+0xbcc>)
 800763c:	4602      	mov	r2, r0
 800763e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007642:	f7ff bb2e 	b.w	8006ca2 <_dtoa_r+0x32>
 8007646:	693a      	ldr	r2, [r7, #16]
 8007648:	3202      	adds	r2, #2
 800764a:	0092      	lsls	r2, r2, #2
 800764c:	f107 010c 	add.w	r1, r7, #12
 8007650:	300c      	adds	r0, #12
 8007652:	f000 f905 	bl	8007860 <memcpy>
 8007656:	2201      	movs	r2, #1
 8007658:	4629      	mov	r1, r5
 800765a:	4620      	mov	r0, r4
 800765c:	f000 fb20 	bl	8007ca0 <__lshift>
 8007660:	9b00      	ldr	r3, [sp, #0]
 8007662:	3301      	adds	r3, #1
 8007664:	9301      	str	r3, [sp, #4]
 8007666:	9b00      	ldr	r3, [sp, #0]
 8007668:	444b      	add	r3, r9
 800766a:	9307      	str	r3, [sp, #28]
 800766c:	9b02      	ldr	r3, [sp, #8]
 800766e:	f003 0301 	and.w	r3, r3, #1
 8007672:	46b8      	mov	r8, r7
 8007674:	9306      	str	r3, [sp, #24]
 8007676:	4607      	mov	r7, r0
 8007678:	9b01      	ldr	r3, [sp, #4]
 800767a:	4631      	mov	r1, r6
 800767c:	3b01      	subs	r3, #1
 800767e:	4658      	mov	r0, fp
 8007680:	9302      	str	r3, [sp, #8]
 8007682:	f7ff fa67 	bl	8006b54 <quorem>
 8007686:	4603      	mov	r3, r0
 8007688:	3330      	adds	r3, #48	; 0x30
 800768a:	9004      	str	r0, [sp, #16]
 800768c:	4641      	mov	r1, r8
 800768e:	4658      	mov	r0, fp
 8007690:	9308      	str	r3, [sp, #32]
 8007692:	f000 fb71 	bl	8007d78 <__mcmp>
 8007696:	463a      	mov	r2, r7
 8007698:	4681      	mov	r9, r0
 800769a:	4631      	mov	r1, r6
 800769c:	4620      	mov	r0, r4
 800769e:	f000 fb87 	bl	8007db0 <__mdiff>
 80076a2:	68c2      	ldr	r2, [r0, #12]
 80076a4:	9b08      	ldr	r3, [sp, #32]
 80076a6:	4605      	mov	r5, r0
 80076a8:	bb02      	cbnz	r2, 80076ec <_dtoa_r+0xa7c>
 80076aa:	4601      	mov	r1, r0
 80076ac:	4658      	mov	r0, fp
 80076ae:	f000 fb63 	bl	8007d78 <__mcmp>
 80076b2:	9b08      	ldr	r3, [sp, #32]
 80076b4:	4602      	mov	r2, r0
 80076b6:	4629      	mov	r1, r5
 80076b8:	4620      	mov	r0, r4
 80076ba:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80076be:	f000 f91d 	bl	80078fc <_Bfree>
 80076c2:	9b05      	ldr	r3, [sp, #20]
 80076c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076c6:	9d01      	ldr	r5, [sp, #4]
 80076c8:	ea43 0102 	orr.w	r1, r3, r2
 80076cc:	9b06      	ldr	r3, [sp, #24]
 80076ce:	430b      	orrs	r3, r1
 80076d0:	9b08      	ldr	r3, [sp, #32]
 80076d2:	d10d      	bne.n	80076f0 <_dtoa_r+0xa80>
 80076d4:	2b39      	cmp	r3, #57	; 0x39
 80076d6:	d029      	beq.n	800772c <_dtoa_r+0xabc>
 80076d8:	f1b9 0f00 	cmp.w	r9, #0
 80076dc:	dd01      	ble.n	80076e2 <_dtoa_r+0xa72>
 80076de:	9b04      	ldr	r3, [sp, #16]
 80076e0:	3331      	adds	r3, #49	; 0x31
 80076e2:	9a02      	ldr	r2, [sp, #8]
 80076e4:	7013      	strb	r3, [r2, #0]
 80076e6:	e774      	b.n	80075d2 <_dtoa_r+0x962>
 80076e8:	4638      	mov	r0, r7
 80076ea:	e7b9      	b.n	8007660 <_dtoa_r+0x9f0>
 80076ec:	2201      	movs	r2, #1
 80076ee:	e7e2      	b.n	80076b6 <_dtoa_r+0xa46>
 80076f0:	f1b9 0f00 	cmp.w	r9, #0
 80076f4:	db06      	blt.n	8007704 <_dtoa_r+0xa94>
 80076f6:	9905      	ldr	r1, [sp, #20]
 80076f8:	ea41 0909 	orr.w	r9, r1, r9
 80076fc:	9906      	ldr	r1, [sp, #24]
 80076fe:	ea59 0101 	orrs.w	r1, r9, r1
 8007702:	d120      	bne.n	8007746 <_dtoa_r+0xad6>
 8007704:	2a00      	cmp	r2, #0
 8007706:	ddec      	ble.n	80076e2 <_dtoa_r+0xa72>
 8007708:	4659      	mov	r1, fp
 800770a:	2201      	movs	r2, #1
 800770c:	4620      	mov	r0, r4
 800770e:	9301      	str	r3, [sp, #4]
 8007710:	f000 fac6 	bl	8007ca0 <__lshift>
 8007714:	4631      	mov	r1, r6
 8007716:	4683      	mov	fp, r0
 8007718:	f000 fb2e 	bl	8007d78 <__mcmp>
 800771c:	2800      	cmp	r0, #0
 800771e:	9b01      	ldr	r3, [sp, #4]
 8007720:	dc02      	bgt.n	8007728 <_dtoa_r+0xab8>
 8007722:	d1de      	bne.n	80076e2 <_dtoa_r+0xa72>
 8007724:	07da      	lsls	r2, r3, #31
 8007726:	d5dc      	bpl.n	80076e2 <_dtoa_r+0xa72>
 8007728:	2b39      	cmp	r3, #57	; 0x39
 800772a:	d1d8      	bne.n	80076de <_dtoa_r+0xa6e>
 800772c:	9a02      	ldr	r2, [sp, #8]
 800772e:	2339      	movs	r3, #57	; 0x39
 8007730:	7013      	strb	r3, [r2, #0]
 8007732:	462b      	mov	r3, r5
 8007734:	461d      	mov	r5, r3
 8007736:	3b01      	subs	r3, #1
 8007738:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800773c:	2a39      	cmp	r2, #57	; 0x39
 800773e:	d050      	beq.n	80077e2 <_dtoa_r+0xb72>
 8007740:	3201      	adds	r2, #1
 8007742:	701a      	strb	r2, [r3, #0]
 8007744:	e745      	b.n	80075d2 <_dtoa_r+0x962>
 8007746:	2a00      	cmp	r2, #0
 8007748:	dd03      	ble.n	8007752 <_dtoa_r+0xae2>
 800774a:	2b39      	cmp	r3, #57	; 0x39
 800774c:	d0ee      	beq.n	800772c <_dtoa_r+0xabc>
 800774e:	3301      	adds	r3, #1
 8007750:	e7c7      	b.n	80076e2 <_dtoa_r+0xa72>
 8007752:	9a01      	ldr	r2, [sp, #4]
 8007754:	9907      	ldr	r1, [sp, #28]
 8007756:	f802 3c01 	strb.w	r3, [r2, #-1]
 800775a:	428a      	cmp	r2, r1
 800775c:	d02a      	beq.n	80077b4 <_dtoa_r+0xb44>
 800775e:	4659      	mov	r1, fp
 8007760:	2300      	movs	r3, #0
 8007762:	220a      	movs	r2, #10
 8007764:	4620      	mov	r0, r4
 8007766:	f000 f8eb 	bl	8007940 <__multadd>
 800776a:	45b8      	cmp	r8, r7
 800776c:	4683      	mov	fp, r0
 800776e:	f04f 0300 	mov.w	r3, #0
 8007772:	f04f 020a 	mov.w	r2, #10
 8007776:	4641      	mov	r1, r8
 8007778:	4620      	mov	r0, r4
 800777a:	d107      	bne.n	800778c <_dtoa_r+0xb1c>
 800777c:	f000 f8e0 	bl	8007940 <__multadd>
 8007780:	4680      	mov	r8, r0
 8007782:	4607      	mov	r7, r0
 8007784:	9b01      	ldr	r3, [sp, #4]
 8007786:	3301      	adds	r3, #1
 8007788:	9301      	str	r3, [sp, #4]
 800778a:	e775      	b.n	8007678 <_dtoa_r+0xa08>
 800778c:	f000 f8d8 	bl	8007940 <__multadd>
 8007790:	4639      	mov	r1, r7
 8007792:	4680      	mov	r8, r0
 8007794:	2300      	movs	r3, #0
 8007796:	220a      	movs	r2, #10
 8007798:	4620      	mov	r0, r4
 800779a:	f000 f8d1 	bl	8007940 <__multadd>
 800779e:	4607      	mov	r7, r0
 80077a0:	e7f0      	b.n	8007784 <_dtoa_r+0xb14>
 80077a2:	f1b9 0f00 	cmp.w	r9, #0
 80077a6:	9a00      	ldr	r2, [sp, #0]
 80077a8:	bfcc      	ite	gt
 80077aa:	464d      	movgt	r5, r9
 80077ac:	2501      	movle	r5, #1
 80077ae:	4415      	add	r5, r2
 80077b0:	f04f 0800 	mov.w	r8, #0
 80077b4:	4659      	mov	r1, fp
 80077b6:	2201      	movs	r2, #1
 80077b8:	4620      	mov	r0, r4
 80077ba:	9301      	str	r3, [sp, #4]
 80077bc:	f000 fa70 	bl	8007ca0 <__lshift>
 80077c0:	4631      	mov	r1, r6
 80077c2:	4683      	mov	fp, r0
 80077c4:	f000 fad8 	bl	8007d78 <__mcmp>
 80077c8:	2800      	cmp	r0, #0
 80077ca:	dcb2      	bgt.n	8007732 <_dtoa_r+0xac2>
 80077cc:	d102      	bne.n	80077d4 <_dtoa_r+0xb64>
 80077ce:	9b01      	ldr	r3, [sp, #4]
 80077d0:	07db      	lsls	r3, r3, #31
 80077d2:	d4ae      	bmi.n	8007732 <_dtoa_r+0xac2>
 80077d4:	462b      	mov	r3, r5
 80077d6:	461d      	mov	r5, r3
 80077d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80077dc:	2a30      	cmp	r2, #48	; 0x30
 80077de:	d0fa      	beq.n	80077d6 <_dtoa_r+0xb66>
 80077e0:	e6f7      	b.n	80075d2 <_dtoa_r+0x962>
 80077e2:	9a00      	ldr	r2, [sp, #0]
 80077e4:	429a      	cmp	r2, r3
 80077e6:	d1a5      	bne.n	8007734 <_dtoa_r+0xac4>
 80077e8:	f10a 0a01 	add.w	sl, sl, #1
 80077ec:	2331      	movs	r3, #49	; 0x31
 80077ee:	e779      	b.n	80076e4 <_dtoa_r+0xa74>
 80077f0:	4b13      	ldr	r3, [pc, #76]	; (8007840 <_dtoa_r+0xbd0>)
 80077f2:	f7ff baaf 	b.w	8006d54 <_dtoa_r+0xe4>
 80077f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	f47f aa86 	bne.w	8006d0a <_dtoa_r+0x9a>
 80077fe:	4b11      	ldr	r3, [pc, #68]	; (8007844 <_dtoa_r+0xbd4>)
 8007800:	f7ff baa8 	b.w	8006d54 <_dtoa_r+0xe4>
 8007804:	f1b9 0f00 	cmp.w	r9, #0
 8007808:	dc03      	bgt.n	8007812 <_dtoa_r+0xba2>
 800780a:	9b05      	ldr	r3, [sp, #20]
 800780c:	2b02      	cmp	r3, #2
 800780e:	f73f aec9 	bgt.w	80075a4 <_dtoa_r+0x934>
 8007812:	9d00      	ldr	r5, [sp, #0]
 8007814:	4631      	mov	r1, r6
 8007816:	4658      	mov	r0, fp
 8007818:	f7ff f99c 	bl	8006b54 <quorem>
 800781c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007820:	f805 3b01 	strb.w	r3, [r5], #1
 8007824:	9a00      	ldr	r2, [sp, #0]
 8007826:	1aaa      	subs	r2, r5, r2
 8007828:	4591      	cmp	r9, r2
 800782a:	ddba      	ble.n	80077a2 <_dtoa_r+0xb32>
 800782c:	4659      	mov	r1, fp
 800782e:	2300      	movs	r3, #0
 8007830:	220a      	movs	r2, #10
 8007832:	4620      	mov	r0, r4
 8007834:	f000 f884 	bl	8007940 <__multadd>
 8007838:	4683      	mov	fp, r0
 800783a:	e7eb      	b.n	8007814 <_dtoa_r+0xba4>
 800783c:	08009123 	.word	0x08009123
 8007840:	0800907c 	.word	0x0800907c
 8007844:	080090a0 	.word	0x080090a0

08007848 <_localeconv_r>:
 8007848:	4800      	ldr	r0, [pc, #0]	; (800784c <_localeconv_r+0x4>)
 800784a:	4770      	bx	lr
 800784c:	20000160 	.word	0x20000160

08007850 <malloc>:
 8007850:	4b02      	ldr	r3, [pc, #8]	; (800785c <malloc+0xc>)
 8007852:	4601      	mov	r1, r0
 8007854:	6818      	ldr	r0, [r3, #0]
 8007856:	f000 bbef 	b.w	8008038 <_malloc_r>
 800785a:	bf00      	nop
 800785c:	2000000c 	.word	0x2000000c

08007860 <memcpy>:
 8007860:	440a      	add	r2, r1
 8007862:	4291      	cmp	r1, r2
 8007864:	f100 33ff 	add.w	r3, r0, #4294967295
 8007868:	d100      	bne.n	800786c <memcpy+0xc>
 800786a:	4770      	bx	lr
 800786c:	b510      	push	{r4, lr}
 800786e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007872:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007876:	4291      	cmp	r1, r2
 8007878:	d1f9      	bne.n	800786e <memcpy+0xe>
 800787a:	bd10      	pop	{r4, pc}

0800787c <_Balloc>:
 800787c:	b570      	push	{r4, r5, r6, lr}
 800787e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007880:	4604      	mov	r4, r0
 8007882:	460d      	mov	r5, r1
 8007884:	b976      	cbnz	r6, 80078a4 <_Balloc+0x28>
 8007886:	2010      	movs	r0, #16
 8007888:	f7ff ffe2 	bl	8007850 <malloc>
 800788c:	4602      	mov	r2, r0
 800788e:	6260      	str	r0, [r4, #36]	; 0x24
 8007890:	b920      	cbnz	r0, 800789c <_Balloc+0x20>
 8007892:	4b18      	ldr	r3, [pc, #96]	; (80078f4 <_Balloc+0x78>)
 8007894:	4818      	ldr	r0, [pc, #96]	; (80078f8 <_Balloc+0x7c>)
 8007896:	2166      	movs	r1, #102	; 0x66
 8007898:	f000 fd94 	bl	80083c4 <__assert_func>
 800789c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078a0:	6006      	str	r6, [r0, #0]
 80078a2:	60c6      	str	r6, [r0, #12]
 80078a4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80078a6:	68f3      	ldr	r3, [r6, #12]
 80078a8:	b183      	cbz	r3, 80078cc <_Balloc+0x50>
 80078aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078ac:	68db      	ldr	r3, [r3, #12]
 80078ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80078b2:	b9b8      	cbnz	r0, 80078e4 <_Balloc+0x68>
 80078b4:	2101      	movs	r1, #1
 80078b6:	fa01 f605 	lsl.w	r6, r1, r5
 80078ba:	1d72      	adds	r2, r6, #5
 80078bc:	0092      	lsls	r2, r2, #2
 80078be:	4620      	mov	r0, r4
 80078c0:	f000 fb5a 	bl	8007f78 <_calloc_r>
 80078c4:	b160      	cbz	r0, 80078e0 <_Balloc+0x64>
 80078c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80078ca:	e00e      	b.n	80078ea <_Balloc+0x6e>
 80078cc:	2221      	movs	r2, #33	; 0x21
 80078ce:	2104      	movs	r1, #4
 80078d0:	4620      	mov	r0, r4
 80078d2:	f000 fb51 	bl	8007f78 <_calloc_r>
 80078d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078d8:	60f0      	str	r0, [r6, #12]
 80078da:	68db      	ldr	r3, [r3, #12]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d1e4      	bne.n	80078aa <_Balloc+0x2e>
 80078e0:	2000      	movs	r0, #0
 80078e2:	bd70      	pop	{r4, r5, r6, pc}
 80078e4:	6802      	ldr	r2, [r0, #0]
 80078e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80078ea:	2300      	movs	r3, #0
 80078ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80078f0:	e7f7      	b.n	80078e2 <_Balloc+0x66>
 80078f2:	bf00      	nop
 80078f4:	080090ad 	.word	0x080090ad
 80078f8:	08009134 	.word	0x08009134

080078fc <_Bfree>:
 80078fc:	b570      	push	{r4, r5, r6, lr}
 80078fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007900:	4605      	mov	r5, r0
 8007902:	460c      	mov	r4, r1
 8007904:	b976      	cbnz	r6, 8007924 <_Bfree+0x28>
 8007906:	2010      	movs	r0, #16
 8007908:	f7ff ffa2 	bl	8007850 <malloc>
 800790c:	4602      	mov	r2, r0
 800790e:	6268      	str	r0, [r5, #36]	; 0x24
 8007910:	b920      	cbnz	r0, 800791c <_Bfree+0x20>
 8007912:	4b09      	ldr	r3, [pc, #36]	; (8007938 <_Bfree+0x3c>)
 8007914:	4809      	ldr	r0, [pc, #36]	; (800793c <_Bfree+0x40>)
 8007916:	218a      	movs	r1, #138	; 0x8a
 8007918:	f000 fd54 	bl	80083c4 <__assert_func>
 800791c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007920:	6006      	str	r6, [r0, #0]
 8007922:	60c6      	str	r6, [r0, #12]
 8007924:	b13c      	cbz	r4, 8007936 <_Bfree+0x3a>
 8007926:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007928:	6862      	ldr	r2, [r4, #4]
 800792a:	68db      	ldr	r3, [r3, #12]
 800792c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007930:	6021      	str	r1, [r4, #0]
 8007932:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007936:	bd70      	pop	{r4, r5, r6, pc}
 8007938:	080090ad 	.word	0x080090ad
 800793c:	08009134 	.word	0x08009134

08007940 <__multadd>:
 8007940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007944:	690e      	ldr	r6, [r1, #16]
 8007946:	4607      	mov	r7, r0
 8007948:	4698      	mov	r8, r3
 800794a:	460c      	mov	r4, r1
 800794c:	f101 0014 	add.w	r0, r1, #20
 8007950:	2300      	movs	r3, #0
 8007952:	6805      	ldr	r5, [r0, #0]
 8007954:	b2a9      	uxth	r1, r5
 8007956:	fb02 8101 	mla	r1, r2, r1, r8
 800795a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800795e:	0c2d      	lsrs	r5, r5, #16
 8007960:	fb02 c505 	mla	r5, r2, r5, ip
 8007964:	b289      	uxth	r1, r1
 8007966:	3301      	adds	r3, #1
 8007968:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800796c:	429e      	cmp	r6, r3
 800796e:	f840 1b04 	str.w	r1, [r0], #4
 8007972:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007976:	dcec      	bgt.n	8007952 <__multadd+0x12>
 8007978:	f1b8 0f00 	cmp.w	r8, #0
 800797c:	d022      	beq.n	80079c4 <__multadd+0x84>
 800797e:	68a3      	ldr	r3, [r4, #8]
 8007980:	42b3      	cmp	r3, r6
 8007982:	dc19      	bgt.n	80079b8 <__multadd+0x78>
 8007984:	6861      	ldr	r1, [r4, #4]
 8007986:	4638      	mov	r0, r7
 8007988:	3101      	adds	r1, #1
 800798a:	f7ff ff77 	bl	800787c <_Balloc>
 800798e:	4605      	mov	r5, r0
 8007990:	b928      	cbnz	r0, 800799e <__multadd+0x5e>
 8007992:	4602      	mov	r2, r0
 8007994:	4b0d      	ldr	r3, [pc, #52]	; (80079cc <__multadd+0x8c>)
 8007996:	480e      	ldr	r0, [pc, #56]	; (80079d0 <__multadd+0x90>)
 8007998:	21b5      	movs	r1, #181	; 0xb5
 800799a:	f000 fd13 	bl	80083c4 <__assert_func>
 800799e:	6922      	ldr	r2, [r4, #16]
 80079a0:	3202      	adds	r2, #2
 80079a2:	f104 010c 	add.w	r1, r4, #12
 80079a6:	0092      	lsls	r2, r2, #2
 80079a8:	300c      	adds	r0, #12
 80079aa:	f7ff ff59 	bl	8007860 <memcpy>
 80079ae:	4621      	mov	r1, r4
 80079b0:	4638      	mov	r0, r7
 80079b2:	f7ff ffa3 	bl	80078fc <_Bfree>
 80079b6:	462c      	mov	r4, r5
 80079b8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80079bc:	3601      	adds	r6, #1
 80079be:	f8c3 8014 	str.w	r8, [r3, #20]
 80079c2:	6126      	str	r6, [r4, #16]
 80079c4:	4620      	mov	r0, r4
 80079c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079ca:	bf00      	nop
 80079cc:	08009123 	.word	0x08009123
 80079d0:	08009134 	.word	0x08009134

080079d4 <__hi0bits>:
 80079d4:	0c03      	lsrs	r3, r0, #16
 80079d6:	041b      	lsls	r3, r3, #16
 80079d8:	b9d3      	cbnz	r3, 8007a10 <__hi0bits+0x3c>
 80079da:	0400      	lsls	r0, r0, #16
 80079dc:	2310      	movs	r3, #16
 80079de:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80079e2:	bf04      	itt	eq
 80079e4:	0200      	lsleq	r0, r0, #8
 80079e6:	3308      	addeq	r3, #8
 80079e8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80079ec:	bf04      	itt	eq
 80079ee:	0100      	lsleq	r0, r0, #4
 80079f0:	3304      	addeq	r3, #4
 80079f2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80079f6:	bf04      	itt	eq
 80079f8:	0080      	lsleq	r0, r0, #2
 80079fa:	3302      	addeq	r3, #2
 80079fc:	2800      	cmp	r0, #0
 80079fe:	db05      	blt.n	8007a0c <__hi0bits+0x38>
 8007a00:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007a04:	f103 0301 	add.w	r3, r3, #1
 8007a08:	bf08      	it	eq
 8007a0a:	2320      	moveq	r3, #32
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	4770      	bx	lr
 8007a10:	2300      	movs	r3, #0
 8007a12:	e7e4      	b.n	80079de <__hi0bits+0xa>

08007a14 <__lo0bits>:
 8007a14:	6803      	ldr	r3, [r0, #0]
 8007a16:	f013 0207 	ands.w	r2, r3, #7
 8007a1a:	4601      	mov	r1, r0
 8007a1c:	d00b      	beq.n	8007a36 <__lo0bits+0x22>
 8007a1e:	07da      	lsls	r2, r3, #31
 8007a20:	d424      	bmi.n	8007a6c <__lo0bits+0x58>
 8007a22:	0798      	lsls	r0, r3, #30
 8007a24:	bf49      	itett	mi
 8007a26:	085b      	lsrmi	r3, r3, #1
 8007a28:	089b      	lsrpl	r3, r3, #2
 8007a2a:	2001      	movmi	r0, #1
 8007a2c:	600b      	strmi	r3, [r1, #0]
 8007a2e:	bf5c      	itt	pl
 8007a30:	600b      	strpl	r3, [r1, #0]
 8007a32:	2002      	movpl	r0, #2
 8007a34:	4770      	bx	lr
 8007a36:	b298      	uxth	r0, r3
 8007a38:	b9b0      	cbnz	r0, 8007a68 <__lo0bits+0x54>
 8007a3a:	0c1b      	lsrs	r3, r3, #16
 8007a3c:	2010      	movs	r0, #16
 8007a3e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007a42:	bf04      	itt	eq
 8007a44:	0a1b      	lsreq	r3, r3, #8
 8007a46:	3008      	addeq	r0, #8
 8007a48:	071a      	lsls	r2, r3, #28
 8007a4a:	bf04      	itt	eq
 8007a4c:	091b      	lsreq	r3, r3, #4
 8007a4e:	3004      	addeq	r0, #4
 8007a50:	079a      	lsls	r2, r3, #30
 8007a52:	bf04      	itt	eq
 8007a54:	089b      	lsreq	r3, r3, #2
 8007a56:	3002      	addeq	r0, #2
 8007a58:	07da      	lsls	r2, r3, #31
 8007a5a:	d403      	bmi.n	8007a64 <__lo0bits+0x50>
 8007a5c:	085b      	lsrs	r3, r3, #1
 8007a5e:	f100 0001 	add.w	r0, r0, #1
 8007a62:	d005      	beq.n	8007a70 <__lo0bits+0x5c>
 8007a64:	600b      	str	r3, [r1, #0]
 8007a66:	4770      	bx	lr
 8007a68:	4610      	mov	r0, r2
 8007a6a:	e7e8      	b.n	8007a3e <__lo0bits+0x2a>
 8007a6c:	2000      	movs	r0, #0
 8007a6e:	4770      	bx	lr
 8007a70:	2020      	movs	r0, #32
 8007a72:	4770      	bx	lr

08007a74 <__i2b>:
 8007a74:	b510      	push	{r4, lr}
 8007a76:	460c      	mov	r4, r1
 8007a78:	2101      	movs	r1, #1
 8007a7a:	f7ff feff 	bl	800787c <_Balloc>
 8007a7e:	4602      	mov	r2, r0
 8007a80:	b928      	cbnz	r0, 8007a8e <__i2b+0x1a>
 8007a82:	4b05      	ldr	r3, [pc, #20]	; (8007a98 <__i2b+0x24>)
 8007a84:	4805      	ldr	r0, [pc, #20]	; (8007a9c <__i2b+0x28>)
 8007a86:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007a8a:	f000 fc9b 	bl	80083c4 <__assert_func>
 8007a8e:	2301      	movs	r3, #1
 8007a90:	6144      	str	r4, [r0, #20]
 8007a92:	6103      	str	r3, [r0, #16]
 8007a94:	bd10      	pop	{r4, pc}
 8007a96:	bf00      	nop
 8007a98:	08009123 	.word	0x08009123
 8007a9c:	08009134 	.word	0x08009134

08007aa0 <__multiply>:
 8007aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aa4:	4614      	mov	r4, r2
 8007aa6:	690a      	ldr	r2, [r1, #16]
 8007aa8:	6923      	ldr	r3, [r4, #16]
 8007aaa:	429a      	cmp	r2, r3
 8007aac:	bfb8      	it	lt
 8007aae:	460b      	movlt	r3, r1
 8007ab0:	460d      	mov	r5, r1
 8007ab2:	bfbc      	itt	lt
 8007ab4:	4625      	movlt	r5, r4
 8007ab6:	461c      	movlt	r4, r3
 8007ab8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007abc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007ac0:	68ab      	ldr	r3, [r5, #8]
 8007ac2:	6869      	ldr	r1, [r5, #4]
 8007ac4:	eb0a 0709 	add.w	r7, sl, r9
 8007ac8:	42bb      	cmp	r3, r7
 8007aca:	b085      	sub	sp, #20
 8007acc:	bfb8      	it	lt
 8007ace:	3101      	addlt	r1, #1
 8007ad0:	f7ff fed4 	bl	800787c <_Balloc>
 8007ad4:	b930      	cbnz	r0, 8007ae4 <__multiply+0x44>
 8007ad6:	4602      	mov	r2, r0
 8007ad8:	4b42      	ldr	r3, [pc, #264]	; (8007be4 <__multiply+0x144>)
 8007ada:	4843      	ldr	r0, [pc, #268]	; (8007be8 <__multiply+0x148>)
 8007adc:	f240 115d 	movw	r1, #349	; 0x15d
 8007ae0:	f000 fc70 	bl	80083c4 <__assert_func>
 8007ae4:	f100 0614 	add.w	r6, r0, #20
 8007ae8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007aec:	4633      	mov	r3, r6
 8007aee:	2200      	movs	r2, #0
 8007af0:	4543      	cmp	r3, r8
 8007af2:	d31e      	bcc.n	8007b32 <__multiply+0x92>
 8007af4:	f105 0c14 	add.w	ip, r5, #20
 8007af8:	f104 0314 	add.w	r3, r4, #20
 8007afc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007b00:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007b04:	9202      	str	r2, [sp, #8]
 8007b06:	ebac 0205 	sub.w	r2, ip, r5
 8007b0a:	3a15      	subs	r2, #21
 8007b0c:	f022 0203 	bic.w	r2, r2, #3
 8007b10:	3204      	adds	r2, #4
 8007b12:	f105 0115 	add.w	r1, r5, #21
 8007b16:	458c      	cmp	ip, r1
 8007b18:	bf38      	it	cc
 8007b1a:	2204      	movcc	r2, #4
 8007b1c:	9201      	str	r2, [sp, #4]
 8007b1e:	9a02      	ldr	r2, [sp, #8]
 8007b20:	9303      	str	r3, [sp, #12]
 8007b22:	429a      	cmp	r2, r3
 8007b24:	d808      	bhi.n	8007b38 <__multiply+0x98>
 8007b26:	2f00      	cmp	r7, #0
 8007b28:	dc55      	bgt.n	8007bd6 <__multiply+0x136>
 8007b2a:	6107      	str	r7, [r0, #16]
 8007b2c:	b005      	add	sp, #20
 8007b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b32:	f843 2b04 	str.w	r2, [r3], #4
 8007b36:	e7db      	b.n	8007af0 <__multiply+0x50>
 8007b38:	f8b3 a000 	ldrh.w	sl, [r3]
 8007b3c:	f1ba 0f00 	cmp.w	sl, #0
 8007b40:	d020      	beq.n	8007b84 <__multiply+0xe4>
 8007b42:	f105 0e14 	add.w	lr, r5, #20
 8007b46:	46b1      	mov	r9, r6
 8007b48:	2200      	movs	r2, #0
 8007b4a:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007b4e:	f8d9 b000 	ldr.w	fp, [r9]
 8007b52:	b2a1      	uxth	r1, r4
 8007b54:	fa1f fb8b 	uxth.w	fp, fp
 8007b58:	fb0a b101 	mla	r1, sl, r1, fp
 8007b5c:	4411      	add	r1, r2
 8007b5e:	f8d9 2000 	ldr.w	r2, [r9]
 8007b62:	0c24      	lsrs	r4, r4, #16
 8007b64:	0c12      	lsrs	r2, r2, #16
 8007b66:	fb0a 2404 	mla	r4, sl, r4, r2
 8007b6a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007b6e:	b289      	uxth	r1, r1
 8007b70:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007b74:	45f4      	cmp	ip, lr
 8007b76:	f849 1b04 	str.w	r1, [r9], #4
 8007b7a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007b7e:	d8e4      	bhi.n	8007b4a <__multiply+0xaa>
 8007b80:	9901      	ldr	r1, [sp, #4]
 8007b82:	5072      	str	r2, [r6, r1]
 8007b84:	9a03      	ldr	r2, [sp, #12]
 8007b86:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007b8a:	3304      	adds	r3, #4
 8007b8c:	f1b9 0f00 	cmp.w	r9, #0
 8007b90:	d01f      	beq.n	8007bd2 <__multiply+0x132>
 8007b92:	6834      	ldr	r4, [r6, #0]
 8007b94:	f105 0114 	add.w	r1, r5, #20
 8007b98:	46b6      	mov	lr, r6
 8007b9a:	f04f 0a00 	mov.w	sl, #0
 8007b9e:	880a      	ldrh	r2, [r1, #0]
 8007ba0:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007ba4:	fb09 b202 	mla	r2, r9, r2, fp
 8007ba8:	4492      	add	sl, r2
 8007baa:	b2a4      	uxth	r4, r4
 8007bac:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007bb0:	f84e 4b04 	str.w	r4, [lr], #4
 8007bb4:	f851 4b04 	ldr.w	r4, [r1], #4
 8007bb8:	f8be 2000 	ldrh.w	r2, [lr]
 8007bbc:	0c24      	lsrs	r4, r4, #16
 8007bbe:	fb09 2404 	mla	r4, r9, r4, r2
 8007bc2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007bc6:	458c      	cmp	ip, r1
 8007bc8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007bcc:	d8e7      	bhi.n	8007b9e <__multiply+0xfe>
 8007bce:	9a01      	ldr	r2, [sp, #4]
 8007bd0:	50b4      	str	r4, [r6, r2]
 8007bd2:	3604      	adds	r6, #4
 8007bd4:	e7a3      	b.n	8007b1e <__multiply+0x7e>
 8007bd6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d1a5      	bne.n	8007b2a <__multiply+0x8a>
 8007bde:	3f01      	subs	r7, #1
 8007be0:	e7a1      	b.n	8007b26 <__multiply+0x86>
 8007be2:	bf00      	nop
 8007be4:	08009123 	.word	0x08009123
 8007be8:	08009134 	.word	0x08009134

08007bec <__pow5mult>:
 8007bec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bf0:	4615      	mov	r5, r2
 8007bf2:	f012 0203 	ands.w	r2, r2, #3
 8007bf6:	4606      	mov	r6, r0
 8007bf8:	460f      	mov	r7, r1
 8007bfa:	d007      	beq.n	8007c0c <__pow5mult+0x20>
 8007bfc:	4c25      	ldr	r4, [pc, #148]	; (8007c94 <__pow5mult+0xa8>)
 8007bfe:	3a01      	subs	r2, #1
 8007c00:	2300      	movs	r3, #0
 8007c02:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c06:	f7ff fe9b 	bl	8007940 <__multadd>
 8007c0a:	4607      	mov	r7, r0
 8007c0c:	10ad      	asrs	r5, r5, #2
 8007c0e:	d03d      	beq.n	8007c8c <__pow5mult+0xa0>
 8007c10:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007c12:	b97c      	cbnz	r4, 8007c34 <__pow5mult+0x48>
 8007c14:	2010      	movs	r0, #16
 8007c16:	f7ff fe1b 	bl	8007850 <malloc>
 8007c1a:	4602      	mov	r2, r0
 8007c1c:	6270      	str	r0, [r6, #36]	; 0x24
 8007c1e:	b928      	cbnz	r0, 8007c2c <__pow5mult+0x40>
 8007c20:	4b1d      	ldr	r3, [pc, #116]	; (8007c98 <__pow5mult+0xac>)
 8007c22:	481e      	ldr	r0, [pc, #120]	; (8007c9c <__pow5mult+0xb0>)
 8007c24:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007c28:	f000 fbcc 	bl	80083c4 <__assert_func>
 8007c2c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c30:	6004      	str	r4, [r0, #0]
 8007c32:	60c4      	str	r4, [r0, #12]
 8007c34:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007c38:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c3c:	b94c      	cbnz	r4, 8007c52 <__pow5mult+0x66>
 8007c3e:	f240 2171 	movw	r1, #625	; 0x271
 8007c42:	4630      	mov	r0, r6
 8007c44:	f7ff ff16 	bl	8007a74 <__i2b>
 8007c48:	2300      	movs	r3, #0
 8007c4a:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c4e:	4604      	mov	r4, r0
 8007c50:	6003      	str	r3, [r0, #0]
 8007c52:	f04f 0900 	mov.w	r9, #0
 8007c56:	07eb      	lsls	r3, r5, #31
 8007c58:	d50a      	bpl.n	8007c70 <__pow5mult+0x84>
 8007c5a:	4639      	mov	r1, r7
 8007c5c:	4622      	mov	r2, r4
 8007c5e:	4630      	mov	r0, r6
 8007c60:	f7ff ff1e 	bl	8007aa0 <__multiply>
 8007c64:	4639      	mov	r1, r7
 8007c66:	4680      	mov	r8, r0
 8007c68:	4630      	mov	r0, r6
 8007c6a:	f7ff fe47 	bl	80078fc <_Bfree>
 8007c6e:	4647      	mov	r7, r8
 8007c70:	106d      	asrs	r5, r5, #1
 8007c72:	d00b      	beq.n	8007c8c <__pow5mult+0xa0>
 8007c74:	6820      	ldr	r0, [r4, #0]
 8007c76:	b938      	cbnz	r0, 8007c88 <__pow5mult+0x9c>
 8007c78:	4622      	mov	r2, r4
 8007c7a:	4621      	mov	r1, r4
 8007c7c:	4630      	mov	r0, r6
 8007c7e:	f7ff ff0f 	bl	8007aa0 <__multiply>
 8007c82:	6020      	str	r0, [r4, #0]
 8007c84:	f8c0 9000 	str.w	r9, [r0]
 8007c88:	4604      	mov	r4, r0
 8007c8a:	e7e4      	b.n	8007c56 <__pow5mult+0x6a>
 8007c8c:	4638      	mov	r0, r7
 8007c8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c92:	bf00      	nop
 8007c94:	08009288 	.word	0x08009288
 8007c98:	080090ad 	.word	0x080090ad
 8007c9c:	08009134 	.word	0x08009134

08007ca0 <__lshift>:
 8007ca0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ca4:	460c      	mov	r4, r1
 8007ca6:	6849      	ldr	r1, [r1, #4]
 8007ca8:	6923      	ldr	r3, [r4, #16]
 8007caa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007cae:	68a3      	ldr	r3, [r4, #8]
 8007cb0:	4607      	mov	r7, r0
 8007cb2:	4691      	mov	r9, r2
 8007cb4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007cb8:	f108 0601 	add.w	r6, r8, #1
 8007cbc:	42b3      	cmp	r3, r6
 8007cbe:	db0b      	blt.n	8007cd8 <__lshift+0x38>
 8007cc0:	4638      	mov	r0, r7
 8007cc2:	f7ff fddb 	bl	800787c <_Balloc>
 8007cc6:	4605      	mov	r5, r0
 8007cc8:	b948      	cbnz	r0, 8007cde <__lshift+0x3e>
 8007cca:	4602      	mov	r2, r0
 8007ccc:	4b28      	ldr	r3, [pc, #160]	; (8007d70 <__lshift+0xd0>)
 8007cce:	4829      	ldr	r0, [pc, #164]	; (8007d74 <__lshift+0xd4>)
 8007cd0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007cd4:	f000 fb76 	bl	80083c4 <__assert_func>
 8007cd8:	3101      	adds	r1, #1
 8007cda:	005b      	lsls	r3, r3, #1
 8007cdc:	e7ee      	b.n	8007cbc <__lshift+0x1c>
 8007cde:	2300      	movs	r3, #0
 8007ce0:	f100 0114 	add.w	r1, r0, #20
 8007ce4:	f100 0210 	add.w	r2, r0, #16
 8007ce8:	4618      	mov	r0, r3
 8007cea:	4553      	cmp	r3, sl
 8007cec:	db33      	blt.n	8007d56 <__lshift+0xb6>
 8007cee:	6920      	ldr	r0, [r4, #16]
 8007cf0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007cf4:	f104 0314 	add.w	r3, r4, #20
 8007cf8:	f019 091f 	ands.w	r9, r9, #31
 8007cfc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007d00:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007d04:	d02b      	beq.n	8007d5e <__lshift+0xbe>
 8007d06:	f1c9 0e20 	rsb	lr, r9, #32
 8007d0a:	468a      	mov	sl, r1
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	6818      	ldr	r0, [r3, #0]
 8007d10:	fa00 f009 	lsl.w	r0, r0, r9
 8007d14:	4302      	orrs	r2, r0
 8007d16:	f84a 2b04 	str.w	r2, [sl], #4
 8007d1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d1e:	459c      	cmp	ip, r3
 8007d20:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d24:	d8f3      	bhi.n	8007d0e <__lshift+0x6e>
 8007d26:	ebac 0304 	sub.w	r3, ip, r4
 8007d2a:	3b15      	subs	r3, #21
 8007d2c:	f023 0303 	bic.w	r3, r3, #3
 8007d30:	3304      	adds	r3, #4
 8007d32:	f104 0015 	add.w	r0, r4, #21
 8007d36:	4584      	cmp	ip, r0
 8007d38:	bf38      	it	cc
 8007d3a:	2304      	movcc	r3, #4
 8007d3c:	50ca      	str	r2, [r1, r3]
 8007d3e:	b10a      	cbz	r2, 8007d44 <__lshift+0xa4>
 8007d40:	f108 0602 	add.w	r6, r8, #2
 8007d44:	3e01      	subs	r6, #1
 8007d46:	4638      	mov	r0, r7
 8007d48:	612e      	str	r6, [r5, #16]
 8007d4a:	4621      	mov	r1, r4
 8007d4c:	f7ff fdd6 	bl	80078fc <_Bfree>
 8007d50:	4628      	mov	r0, r5
 8007d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d56:	f842 0f04 	str.w	r0, [r2, #4]!
 8007d5a:	3301      	adds	r3, #1
 8007d5c:	e7c5      	b.n	8007cea <__lshift+0x4a>
 8007d5e:	3904      	subs	r1, #4
 8007d60:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d64:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d68:	459c      	cmp	ip, r3
 8007d6a:	d8f9      	bhi.n	8007d60 <__lshift+0xc0>
 8007d6c:	e7ea      	b.n	8007d44 <__lshift+0xa4>
 8007d6e:	bf00      	nop
 8007d70:	08009123 	.word	0x08009123
 8007d74:	08009134 	.word	0x08009134

08007d78 <__mcmp>:
 8007d78:	b530      	push	{r4, r5, lr}
 8007d7a:	6902      	ldr	r2, [r0, #16]
 8007d7c:	690c      	ldr	r4, [r1, #16]
 8007d7e:	1b12      	subs	r2, r2, r4
 8007d80:	d10e      	bne.n	8007da0 <__mcmp+0x28>
 8007d82:	f100 0314 	add.w	r3, r0, #20
 8007d86:	3114      	adds	r1, #20
 8007d88:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007d8c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007d90:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007d94:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007d98:	42a5      	cmp	r5, r4
 8007d9a:	d003      	beq.n	8007da4 <__mcmp+0x2c>
 8007d9c:	d305      	bcc.n	8007daa <__mcmp+0x32>
 8007d9e:	2201      	movs	r2, #1
 8007da0:	4610      	mov	r0, r2
 8007da2:	bd30      	pop	{r4, r5, pc}
 8007da4:	4283      	cmp	r3, r0
 8007da6:	d3f3      	bcc.n	8007d90 <__mcmp+0x18>
 8007da8:	e7fa      	b.n	8007da0 <__mcmp+0x28>
 8007daa:	f04f 32ff 	mov.w	r2, #4294967295
 8007dae:	e7f7      	b.n	8007da0 <__mcmp+0x28>

08007db0 <__mdiff>:
 8007db0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007db4:	460c      	mov	r4, r1
 8007db6:	4606      	mov	r6, r0
 8007db8:	4611      	mov	r1, r2
 8007dba:	4620      	mov	r0, r4
 8007dbc:	4617      	mov	r7, r2
 8007dbe:	f7ff ffdb 	bl	8007d78 <__mcmp>
 8007dc2:	1e05      	subs	r5, r0, #0
 8007dc4:	d110      	bne.n	8007de8 <__mdiff+0x38>
 8007dc6:	4629      	mov	r1, r5
 8007dc8:	4630      	mov	r0, r6
 8007dca:	f7ff fd57 	bl	800787c <_Balloc>
 8007dce:	b930      	cbnz	r0, 8007dde <__mdiff+0x2e>
 8007dd0:	4b39      	ldr	r3, [pc, #228]	; (8007eb8 <__mdiff+0x108>)
 8007dd2:	4602      	mov	r2, r0
 8007dd4:	f240 2132 	movw	r1, #562	; 0x232
 8007dd8:	4838      	ldr	r0, [pc, #224]	; (8007ebc <__mdiff+0x10c>)
 8007dda:	f000 faf3 	bl	80083c4 <__assert_func>
 8007dde:	2301      	movs	r3, #1
 8007de0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007de4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007de8:	bfa4      	itt	ge
 8007dea:	463b      	movge	r3, r7
 8007dec:	4627      	movge	r7, r4
 8007dee:	4630      	mov	r0, r6
 8007df0:	6879      	ldr	r1, [r7, #4]
 8007df2:	bfa6      	itte	ge
 8007df4:	461c      	movge	r4, r3
 8007df6:	2500      	movge	r5, #0
 8007df8:	2501      	movlt	r5, #1
 8007dfa:	f7ff fd3f 	bl	800787c <_Balloc>
 8007dfe:	b920      	cbnz	r0, 8007e0a <__mdiff+0x5a>
 8007e00:	4b2d      	ldr	r3, [pc, #180]	; (8007eb8 <__mdiff+0x108>)
 8007e02:	4602      	mov	r2, r0
 8007e04:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007e08:	e7e6      	b.n	8007dd8 <__mdiff+0x28>
 8007e0a:	693e      	ldr	r6, [r7, #16]
 8007e0c:	60c5      	str	r5, [r0, #12]
 8007e0e:	6925      	ldr	r5, [r4, #16]
 8007e10:	f107 0114 	add.w	r1, r7, #20
 8007e14:	f104 0914 	add.w	r9, r4, #20
 8007e18:	f100 0e14 	add.w	lr, r0, #20
 8007e1c:	f107 0210 	add.w	r2, r7, #16
 8007e20:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8007e24:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007e28:	46f2      	mov	sl, lr
 8007e2a:	2700      	movs	r7, #0
 8007e2c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007e30:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007e34:	fa1f f883 	uxth.w	r8, r3
 8007e38:	fa17 f78b 	uxtah	r7, r7, fp
 8007e3c:	0c1b      	lsrs	r3, r3, #16
 8007e3e:	eba7 0808 	sub.w	r8, r7, r8
 8007e42:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007e46:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007e4a:	fa1f f888 	uxth.w	r8, r8
 8007e4e:	141f      	asrs	r7, r3, #16
 8007e50:	454d      	cmp	r5, r9
 8007e52:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007e56:	f84a 3b04 	str.w	r3, [sl], #4
 8007e5a:	d8e7      	bhi.n	8007e2c <__mdiff+0x7c>
 8007e5c:	1b2b      	subs	r3, r5, r4
 8007e5e:	3b15      	subs	r3, #21
 8007e60:	f023 0303 	bic.w	r3, r3, #3
 8007e64:	3304      	adds	r3, #4
 8007e66:	3415      	adds	r4, #21
 8007e68:	42a5      	cmp	r5, r4
 8007e6a:	bf38      	it	cc
 8007e6c:	2304      	movcc	r3, #4
 8007e6e:	4419      	add	r1, r3
 8007e70:	4473      	add	r3, lr
 8007e72:	469e      	mov	lr, r3
 8007e74:	460d      	mov	r5, r1
 8007e76:	4565      	cmp	r5, ip
 8007e78:	d30e      	bcc.n	8007e98 <__mdiff+0xe8>
 8007e7a:	f10c 0203 	add.w	r2, ip, #3
 8007e7e:	1a52      	subs	r2, r2, r1
 8007e80:	f022 0203 	bic.w	r2, r2, #3
 8007e84:	3903      	subs	r1, #3
 8007e86:	458c      	cmp	ip, r1
 8007e88:	bf38      	it	cc
 8007e8a:	2200      	movcc	r2, #0
 8007e8c:	441a      	add	r2, r3
 8007e8e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007e92:	b17b      	cbz	r3, 8007eb4 <__mdiff+0x104>
 8007e94:	6106      	str	r6, [r0, #16]
 8007e96:	e7a5      	b.n	8007de4 <__mdiff+0x34>
 8007e98:	f855 8b04 	ldr.w	r8, [r5], #4
 8007e9c:	fa17 f488 	uxtah	r4, r7, r8
 8007ea0:	1422      	asrs	r2, r4, #16
 8007ea2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8007ea6:	b2a4      	uxth	r4, r4
 8007ea8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007eac:	f84e 4b04 	str.w	r4, [lr], #4
 8007eb0:	1417      	asrs	r7, r2, #16
 8007eb2:	e7e0      	b.n	8007e76 <__mdiff+0xc6>
 8007eb4:	3e01      	subs	r6, #1
 8007eb6:	e7ea      	b.n	8007e8e <__mdiff+0xde>
 8007eb8:	08009123 	.word	0x08009123
 8007ebc:	08009134 	.word	0x08009134

08007ec0 <__d2b>:
 8007ec0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007ec4:	4689      	mov	r9, r1
 8007ec6:	2101      	movs	r1, #1
 8007ec8:	ec57 6b10 	vmov	r6, r7, d0
 8007ecc:	4690      	mov	r8, r2
 8007ece:	f7ff fcd5 	bl	800787c <_Balloc>
 8007ed2:	4604      	mov	r4, r0
 8007ed4:	b930      	cbnz	r0, 8007ee4 <__d2b+0x24>
 8007ed6:	4602      	mov	r2, r0
 8007ed8:	4b25      	ldr	r3, [pc, #148]	; (8007f70 <__d2b+0xb0>)
 8007eda:	4826      	ldr	r0, [pc, #152]	; (8007f74 <__d2b+0xb4>)
 8007edc:	f240 310a 	movw	r1, #778	; 0x30a
 8007ee0:	f000 fa70 	bl	80083c4 <__assert_func>
 8007ee4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007ee8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007eec:	bb35      	cbnz	r5, 8007f3c <__d2b+0x7c>
 8007eee:	2e00      	cmp	r6, #0
 8007ef0:	9301      	str	r3, [sp, #4]
 8007ef2:	d028      	beq.n	8007f46 <__d2b+0x86>
 8007ef4:	4668      	mov	r0, sp
 8007ef6:	9600      	str	r6, [sp, #0]
 8007ef8:	f7ff fd8c 	bl	8007a14 <__lo0bits>
 8007efc:	9900      	ldr	r1, [sp, #0]
 8007efe:	b300      	cbz	r0, 8007f42 <__d2b+0x82>
 8007f00:	9a01      	ldr	r2, [sp, #4]
 8007f02:	f1c0 0320 	rsb	r3, r0, #32
 8007f06:	fa02 f303 	lsl.w	r3, r2, r3
 8007f0a:	430b      	orrs	r3, r1
 8007f0c:	40c2      	lsrs	r2, r0
 8007f0e:	6163      	str	r3, [r4, #20]
 8007f10:	9201      	str	r2, [sp, #4]
 8007f12:	9b01      	ldr	r3, [sp, #4]
 8007f14:	61a3      	str	r3, [r4, #24]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	bf14      	ite	ne
 8007f1a:	2202      	movne	r2, #2
 8007f1c:	2201      	moveq	r2, #1
 8007f1e:	6122      	str	r2, [r4, #16]
 8007f20:	b1d5      	cbz	r5, 8007f58 <__d2b+0x98>
 8007f22:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007f26:	4405      	add	r5, r0
 8007f28:	f8c9 5000 	str.w	r5, [r9]
 8007f2c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007f30:	f8c8 0000 	str.w	r0, [r8]
 8007f34:	4620      	mov	r0, r4
 8007f36:	b003      	add	sp, #12
 8007f38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f3c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007f40:	e7d5      	b.n	8007eee <__d2b+0x2e>
 8007f42:	6161      	str	r1, [r4, #20]
 8007f44:	e7e5      	b.n	8007f12 <__d2b+0x52>
 8007f46:	a801      	add	r0, sp, #4
 8007f48:	f7ff fd64 	bl	8007a14 <__lo0bits>
 8007f4c:	9b01      	ldr	r3, [sp, #4]
 8007f4e:	6163      	str	r3, [r4, #20]
 8007f50:	2201      	movs	r2, #1
 8007f52:	6122      	str	r2, [r4, #16]
 8007f54:	3020      	adds	r0, #32
 8007f56:	e7e3      	b.n	8007f20 <__d2b+0x60>
 8007f58:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007f5c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007f60:	f8c9 0000 	str.w	r0, [r9]
 8007f64:	6918      	ldr	r0, [r3, #16]
 8007f66:	f7ff fd35 	bl	80079d4 <__hi0bits>
 8007f6a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007f6e:	e7df      	b.n	8007f30 <__d2b+0x70>
 8007f70:	08009123 	.word	0x08009123
 8007f74:	08009134 	.word	0x08009134

08007f78 <_calloc_r>:
 8007f78:	b513      	push	{r0, r1, r4, lr}
 8007f7a:	434a      	muls	r2, r1
 8007f7c:	4611      	mov	r1, r2
 8007f7e:	9201      	str	r2, [sp, #4]
 8007f80:	f000 f85a 	bl	8008038 <_malloc_r>
 8007f84:	4604      	mov	r4, r0
 8007f86:	b118      	cbz	r0, 8007f90 <_calloc_r+0x18>
 8007f88:	9a01      	ldr	r2, [sp, #4]
 8007f8a:	2100      	movs	r1, #0
 8007f8c:	f7fe f950 	bl	8006230 <memset>
 8007f90:	4620      	mov	r0, r4
 8007f92:	b002      	add	sp, #8
 8007f94:	bd10      	pop	{r4, pc}
	...

08007f98 <_free_r>:
 8007f98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007f9a:	2900      	cmp	r1, #0
 8007f9c:	d048      	beq.n	8008030 <_free_r+0x98>
 8007f9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007fa2:	9001      	str	r0, [sp, #4]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	f1a1 0404 	sub.w	r4, r1, #4
 8007faa:	bfb8      	it	lt
 8007fac:	18e4      	addlt	r4, r4, r3
 8007fae:	f000 fa65 	bl	800847c <__malloc_lock>
 8007fb2:	4a20      	ldr	r2, [pc, #128]	; (8008034 <_free_r+0x9c>)
 8007fb4:	9801      	ldr	r0, [sp, #4]
 8007fb6:	6813      	ldr	r3, [r2, #0]
 8007fb8:	4615      	mov	r5, r2
 8007fba:	b933      	cbnz	r3, 8007fca <_free_r+0x32>
 8007fbc:	6063      	str	r3, [r4, #4]
 8007fbe:	6014      	str	r4, [r2, #0]
 8007fc0:	b003      	add	sp, #12
 8007fc2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007fc6:	f000 ba5f 	b.w	8008488 <__malloc_unlock>
 8007fca:	42a3      	cmp	r3, r4
 8007fcc:	d90b      	bls.n	8007fe6 <_free_r+0x4e>
 8007fce:	6821      	ldr	r1, [r4, #0]
 8007fd0:	1862      	adds	r2, r4, r1
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	bf04      	itt	eq
 8007fd6:	681a      	ldreq	r2, [r3, #0]
 8007fd8:	685b      	ldreq	r3, [r3, #4]
 8007fda:	6063      	str	r3, [r4, #4]
 8007fdc:	bf04      	itt	eq
 8007fde:	1852      	addeq	r2, r2, r1
 8007fe0:	6022      	streq	r2, [r4, #0]
 8007fe2:	602c      	str	r4, [r5, #0]
 8007fe4:	e7ec      	b.n	8007fc0 <_free_r+0x28>
 8007fe6:	461a      	mov	r2, r3
 8007fe8:	685b      	ldr	r3, [r3, #4]
 8007fea:	b10b      	cbz	r3, 8007ff0 <_free_r+0x58>
 8007fec:	42a3      	cmp	r3, r4
 8007fee:	d9fa      	bls.n	8007fe6 <_free_r+0x4e>
 8007ff0:	6811      	ldr	r1, [r2, #0]
 8007ff2:	1855      	adds	r5, r2, r1
 8007ff4:	42a5      	cmp	r5, r4
 8007ff6:	d10b      	bne.n	8008010 <_free_r+0x78>
 8007ff8:	6824      	ldr	r4, [r4, #0]
 8007ffa:	4421      	add	r1, r4
 8007ffc:	1854      	adds	r4, r2, r1
 8007ffe:	42a3      	cmp	r3, r4
 8008000:	6011      	str	r1, [r2, #0]
 8008002:	d1dd      	bne.n	8007fc0 <_free_r+0x28>
 8008004:	681c      	ldr	r4, [r3, #0]
 8008006:	685b      	ldr	r3, [r3, #4]
 8008008:	6053      	str	r3, [r2, #4]
 800800a:	4421      	add	r1, r4
 800800c:	6011      	str	r1, [r2, #0]
 800800e:	e7d7      	b.n	8007fc0 <_free_r+0x28>
 8008010:	d902      	bls.n	8008018 <_free_r+0x80>
 8008012:	230c      	movs	r3, #12
 8008014:	6003      	str	r3, [r0, #0]
 8008016:	e7d3      	b.n	8007fc0 <_free_r+0x28>
 8008018:	6825      	ldr	r5, [r4, #0]
 800801a:	1961      	adds	r1, r4, r5
 800801c:	428b      	cmp	r3, r1
 800801e:	bf04      	itt	eq
 8008020:	6819      	ldreq	r1, [r3, #0]
 8008022:	685b      	ldreq	r3, [r3, #4]
 8008024:	6063      	str	r3, [r4, #4]
 8008026:	bf04      	itt	eq
 8008028:	1949      	addeq	r1, r1, r5
 800802a:	6021      	streq	r1, [r4, #0]
 800802c:	6054      	str	r4, [r2, #4]
 800802e:	e7c7      	b.n	8007fc0 <_free_r+0x28>
 8008030:	b003      	add	sp, #12
 8008032:	bd30      	pop	{r4, r5, pc}
 8008034:	2000020c 	.word	0x2000020c

08008038 <_malloc_r>:
 8008038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800803a:	1ccd      	adds	r5, r1, #3
 800803c:	f025 0503 	bic.w	r5, r5, #3
 8008040:	3508      	adds	r5, #8
 8008042:	2d0c      	cmp	r5, #12
 8008044:	bf38      	it	cc
 8008046:	250c      	movcc	r5, #12
 8008048:	2d00      	cmp	r5, #0
 800804a:	4606      	mov	r6, r0
 800804c:	db01      	blt.n	8008052 <_malloc_r+0x1a>
 800804e:	42a9      	cmp	r1, r5
 8008050:	d903      	bls.n	800805a <_malloc_r+0x22>
 8008052:	230c      	movs	r3, #12
 8008054:	6033      	str	r3, [r6, #0]
 8008056:	2000      	movs	r0, #0
 8008058:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800805a:	f000 fa0f 	bl	800847c <__malloc_lock>
 800805e:	4921      	ldr	r1, [pc, #132]	; (80080e4 <_malloc_r+0xac>)
 8008060:	680a      	ldr	r2, [r1, #0]
 8008062:	4614      	mov	r4, r2
 8008064:	b99c      	cbnz	r4, 800808e <_malloc_r+0x56>
 8008066:	4f20      	ldr	r7, [pc, #128]	; (80080e8 <_malloc_r+0xb0>)
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	b923      	cbnz	r3, 8008076 <_malloc_r+0x3e>
 800806c:	4621      	mov	r1, r4
 800806e:	4630      	mov	r0, r6
 8008070:	f000 f998 	bl	80083a4 <_sbrk_r>
 8008074:	6038      	str	r0, [r7, #0]
 8008076:	4629      	mov	r1, r5
 8008078:	4630      	mov	r0, r6
 800807a:	f000 f993 	bl	80083a4 <_sbrk_r>
 800807e:	1c43      	adds	r3, r0, #1
 8008080:	d123      	bne.n	80080ca <_malloc_r+0x92>
 8008082:	230c      	movs	r3, #12
 8008084:	6033      	str	r3, [r6, #0]
 8008086:	4630      	mov	r0, r6
 8008088:	f000 f9fe 	bl	8008488 <__malloc_unlock>
 800808c:	e7e3      	b.n	8008056 <_malloc_r+0x1e>
 800808e:	6823      	ldr	r3, [r4, #0]
 8008090:	1b5b      	subs	r3, r3, r5
 8008092:	d417      	bmi.n	80080c4 <_malloc_r+0x8c>
 8008094:	2b0b      	cmp	r3, #11
 8008096:	d903      	bls.n	80080a0 <_malloc_r+0x68>
 8008098:	6023      	str	r3, [r4, #0]
 800809a:	441c      	add	r4, r3
 800809c:	6025      	str	r5, [r4, #0]
 800809e:	e004      	b.n	80080aa <_malloc_r+0x72>
 80080a0:	6863      	ldr	r3, [r4, #4]
 80080a2:	42a2      	cmp	r2, r4
 80080a4:	bf0c      	ite	eq
 80080a6:	600b      	streq	r3, [r1, #0]
 80080a8:	6053      	strne	r3, [r2, #4]
 80080aa:	4630      	mov	r0, r6
 80080ac:	f000 f9ec 	bl	8008488 <__malloc_unlock>
 80080b0:	f104 000b 	add.w	r0, r4, #11
 80080b4:	1d23      	adds	r3, r4, #4
 80080b6:	f020 0007 	bic.w	r0, r0, #7
 80080ba:	1ac2      	subs	r2, r0, r3
 80080bc:	d0cc      	beq.n	8008058 <_malloc_r+0x20>
 80080be:	1a1b      	subs	r3, r3, r0
 80080c0:	50a3      	str	r3, [r4, r2]
 80080c2:	e7c9      	b.n	8008058 <_malloc_r+0x20>
 80080c4:	4622      	mov	r2, r4
 80080c6:	6864      	ldr	r4, [r4, #4]
 80080c8:	e7cc      	b.n	8008064 <_malloc_r+0x2c>
 80080ca:	1cc4      	adds	r4, r0, #3
 80080cc:	f024 0403 	bic.w	r4, r4, #3
 80080d0:	42a0      	cmp	r0, r4
 80080d2:	d0e3      	beq.n	800809c <_malloc_r+0x64>
 80080d4:	1a21      	subs	r1, r4, r0
 80080d6:	4630      	mov	r0, r6
 80080d8:	f000 f964 	bl	80083a4 <_sbrk_r>
 80080dc:	3001      	adds	r0, #1
 80080de:	d1dd      	bne.n	800809c <_malloc_r+0x64>
 80080e0:	e7cf      	b.n	8008082 <_malloc_r+0x4a>
 80080e2:	bf00      	nop
 80080e4:	2000020c 	.word	0x2000020c
 80080e8:	20000210 	.word	0x20000210

080080ec <__ssputs_r>:
 80080ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080f0:	688e      	ldr	r6, [r1, #8]
 80080f2:	429e      	cmp	r6, r3
 80080f4:	4682      	mov	sl, r0
 80080f6:	460c      	mov	r4, r1
 80080f8:	4690      	mov	r8, r2
 80080fa:	461f      	mov	r7, r3
 80080fc:	d838      	bhi.n	8008170 <__ssputs_r+0x84>
 80080fe:	898a      	ldrh	r2, [r1, #12]
 8008100:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008104:	d032      	beq.n	800816c <__ssputs_r+0x80>
 8008106:	6825      	ldr	r5, [r4, #0]
 8008108:	6909      	ldr	r1, [r1, #16]
 800810a:	eba5 0901 	sub.w	r9, r5, r1
 800810e:	6965      	ldr	r5, [r4, #20]
 8008110:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008114:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008118:	3301      	adds	r3, #1
 800811a:	444b      	add	r3, r9
 800811c:	106d      	asrs	r5, r5, #1
 800811e:	429d      	cmp	r5, r3
 8008120:	bf38      	it	cc
 8008122:	461d      	movcc	r5, r3
 8008124:	0553      	lsls	r3, r2, #21
 8008126:	d531      	bpl.n	800818c <__ssputs_r+0xa0>
 8008128:	4629      	mov	r1, r5
 800812a:	f7ff ff85 	bl	8008038 <_malloc_r>
 800812e:	4606      	mov	r6, r0
 8008130:	b950      	cbnz	r0, 8008148 <__ssputs_r+0x5c>
 8008132:	230c      	movs	r3, #12
 8008134:	f8ca 3000 	str.w	r3, [sl]
 8008138:	89a3      	ldrh	r3, [r4, #12]
 800813a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800813e:	81a3      	strh	r3, [r4, #12]
 8008140:	f04f 30ff 	mov.w	r0, #4294967295
 8008144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008148:	6921      	ldr	r1, [r4, #16]
 800814a:	464a      	mov	r2, r9
 800814c:	f7ff fb88 	bl	8007860 <memcpy>
 8008150:	89a3      	ldrh	r3, [r4, #12]
 8008152:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008156:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800815a:	81a3      	strh	r3, [r4, #12]
 800815c:	6126      	str	r6, [r4, #16]
 800815e:	6165      	str	r5, [r4, #20]
 8008160:	444e      	add	r6, r9
 8008162:	eba5 0509 	sub.w	r5, r5, r9
 8008166:	6026      	str	r6, [r4, #0]
 8008168:	60a5      	str	r5, [r4, #8]
 800816a:	463e      	mov	r6, r7
 800816c:	42be      	cmp	r6, r7
 800816e:	d900      	bls.n	8008172 <__ssputs_r+0x86>
 8008170:	463e      	mov	r6, r7
 8008172:	4632      	mov	r2, r6
 8008174:	6820      	ldr	r0, [r4, #0]
 8008176:	4641      	mov	r1, r8
 8008178:	f000 f966 	bl	8008448 <memmove>
 800817c:	68a3      	ldr	r3, [r4, #8]
 800817e:	6822      	ldr	r2, [r4, #0]
 8008180:	1b9b      	subs	r3, r3, r6
 8008182:	4432      	add	r2, r6
 8008184:	60a3      	str	r3, [r4, #8]
 8008186:	6022      	str	r2, [r4, #0]
 8008188:	2000      	movs	r0, #0
 800818a:	e7db      	b.n	8008144 <__ssputs_r+0x58>
 800818c:	462a      	mov	r2, r5
 800818e:	f000 f981 	bl	8008494 <_realloc_r>
 8008192:	4606      	mov	r6, r0
 8008194:	2800      	cmp	r0, #0
 8008196:	d1e1      	bne.n	800815c <__ssputs_r+0x70>
 8008198:	6921      	ldr	r1, [r4, #16]
 800819a:	4650      	mov	r0, sl
 800819c:	f7ff fefc 	bl	8007f98 <_free_r>
 80081a0:	e7c7      	b.n	8008132 <__ssputs_r+0x46>
	...

080081a4 <_svfiprintf_r>:
 80081a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081a8:	4698      	mov	r8, r3
 80081aa:	898b      	ldrh	r3, [r1, #12]
 80081ac:	061b      	lsls	r3, r3, #24
 80081ae:	b09d      	sub	sp, #116	; 0x74
 80081b0:	4607      	mov	r7, r0
 80081b2:	460d      	mov	r5, r1
 80081b4:	4614      	mov	r4, r2
 80081b6:	d50e      	bpl.n	80081d6 <_svfiprintf_r+0x32>
 80081b8:	690b      	ldr	r3, [r1, #16]
 80081ba:	b963      	cbnz	r3, 80081d6 <_svfiprintf_r+0x32>
 80081bc:	2140      	movs	r1, #64	; 0x40
 80081be:	f7ff ff3b 	bl	8008038 <_malloc_r>
 80081c2:	6028      	str	r0, [r5, #0]
 80081c4:	6128      	str	r0, [r5, #16]
 80081c6:	b920      	cbnz	r0, 80081d2 <_svfiprintf_r+0x2e>
 80081c8:	230c      	movs	r3, #12
 80081ca:	603b      	str	r3, [r7, #0]
 80081cc:	f04f 30ff 	mov.w	r0, #4294967295
 80081d0:	e0d1      	b.n	8008376 <_svfiprintf_r+0x1d2>
 80081d2:	2340      	movs	r3, #64	; 0x40
 80081d4:	616b      	str	r3, [r5, #20]
 80081d6:	2300      	movs	r3, #0
 80081d8:	9309      	str	r3, [sp, #36]	; 0x24
 80081da:	2320      	movs	r3, #32
 80081dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80081e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80081e4:	2330      	movs	r3, #48	; 0x30
 80081e6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008390 <_svfiprintf_r+0x1ec>
 80081ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80081ee:	f04f 0901 	mov.w	r9, #1
 80081f2:	4623      	mov	r3, r4
 80081f4:	469a      	mov	sl, r3
 80081f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081fa:	b10a      	cbz	r2, 8008200 <_svfiprintf_r+0x5c>
 80081fc:	2a25      	cmp	r2, #37	; 0x25
 80081fe:	d1f9      	bne.n	80081f4 <_svfiprintf_r+0x50>
 8008200:	ebba 0b04 	subs.w	fp, sl, r4
 8008204:	d00b      	beq.n	800821e <_svfiprintf_r+0x7a>
 8008206:	465b      	mov	r3, fp
 8008208:	4622      	mov	r2, r4
 800820a:	4629      	mov	r1, r5
 800820c:	4638      	mov	r0, r7
 800820e:	f7ff ff6d 	bl	80080ec <__ssputs_r>
 8008212:	3001      	adds	r0, #1
 8008214:	f000 80aa 	beq.w	800836c <_svfiprintf_r+0x1c8>
 8008218:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800821a:	445a      	add	r2, fp
 800821c:	9209      	str	r2, [sp, #36]	; 0x24
 800821e:	f89a 3000 	ldrb.w	r3, [sl]
 8008222:	2b00      	cmp	r3, #0
 8008224:	f000 80a2 	beq.w	800836c <_svfiprintf_r+0x1c8>
 8008228:	2300      	movs	r3, #0
 800822a:	f04f 32ff 	mov.w	r2, #4294967295
 800822e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008232:	f10a 0a01 	add.w	sl, sl, #1
 8008236:	9304      	str	r3, [sp, #16]
 8008238:	9307      	str	r3, [sp, #28]
 800823a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800823e:	931a      	str	r3, [sp, #104]	; 0x68
 8008240:	4654      	mov	r4, sl
 8008242:	2205      	movs	r2, #5
 8008244:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008248:	4851      	ldr	r0, [pc, #324]	; (8008390 <_svfiprintf_r+0x1ec>)
 800824a:	f7f7 ffc9 	bl	80001e0 <memchr>
 800824e:	9a04      	ldr	r2, [sp, #16]
 8008250:	b9d8      	cbnz	r0, 800828a <_svfiprintf_r+0xe6>
 8008252:	06d0      	lsls	r0, r2, #27
 8008254:	bf44      	itt	mi
 8008256:	2320      	movmi	r3, #32
 8008258:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800825c:	0711      	lsls	r1, r2, #28
 800825e:	bf44      	itt	mi
 8008260:	232b      	movmi	r3, #43	; 0x2b
 8008262:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008266:	f89a 3000 	ldrb.w	r3, [sl]
 800826a:	2b2a      	cmp	r3, #42	; 0x2a
 800826c:	d015      	beq.n	800829a <_svfiprintf_r+0xf6>
 800826e:	9a07      	ldr	r2, [sp, #28]
 8008270:	4654      	mov	r4, sl
 8008272:	2000      	movs	r0, #0
 8008274:	f04f 0c0a 	mov.w	ip, #10
 8008278:	4621      	mov	r1, r4
 800827a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800827e:	3b30      	subs	r3, #48	; 0x30
 8008280:	2b09      	cmp	r3, #9
 8008282:	d94e      	bls.n	8008322 <_svfiprintf_r+0x17e>
 8008284:	b1b0      	cbz	r0, 80082b4 <_svfiprintf_r+0x110>
 8008286:	9207      	str	r2, [sp, #28]
 8008288:	e014      	b.n	80082b4 <_svfiprintf_r+0x110>
 800828a:	eba0 0308 	sub.w	r3, r0, r8
 800828e:	fa09 f303 	lsl.w	r3, r9, r3
 8008292:	4313      	orrs	r3, r2
 8008294:	9304      	str	r3, [sp, #16]
 8008296:	46a2      	mov	sl, r4
 8008298:	e7d2      	b.n	8008240 <_svfiprintf_r+0x9c>
 800829a:	9b03      	ldr	r3, [sp, #12]
 800829c:	1d19      	adds	r1, r3, #4
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	9103      	str	r1, [sp, #12]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	bfbb      	ittet	lt
 80082a6:	425b      	neglt	r3, r3
 80082a8:	f042 0202 	orrlt.w	r2, r2, #2
 80082ac:	9307      	strge	r3, [sp, #28]
 80082ae:	9307      	strlt	r3, [sp, #28]
 80082b0:	bfb8      	it	lt
 80082b2:	9204      	strlt	r2, [sp, #16]
 80082b4:	7823      	ldrb	r3, [r4, #0]
 80082b6:	2b2e      	cmp	r3, #46	; 0x2e
 80082b8:	d10c      	bne.n	80082d4 <_svfiprintf_r+0x130>
 80082ba:	7863      	ldrb	r3, [r4, #1]
 80082bc:	2b2a      	cmp	r3, #42	; 0x2a
 80082be:	d135      	bne.n	800832c <_svfiprintf_r+0x188>
 80082c0:	9b03      	ldr	r3, [sp, #12]
 80082c2:	1d1a      	adds	r2, r3, #4
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	9203      	str	r2, [sp, #12]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	bfb8      	it	lt
 80082cc:	f04f 33ff 	movlt.w	r3, #4294967295
 80082d0:	3402      	adds	r4, #2
 80082d2:	9305      	str	r3, [sp, #20]
 80082d4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80083a0 <_svfiprintf_r+0x1fc>
 80082d8:	7821      	ldrb	r1, [r4, #0]
 80082da:	2203      	movs	r2, #3
 80082dc:	4650      	mov	r0, sl
 80082de:	f7f7 ff7f 	bl	80001e0 <memchr>
 80082e2:	b140      	cbz	r0, 80082f6 <_svfiprintf_r+0x152>
 80082e4:	2340      	movs	r3, #64	; 0x40
 80082e6:	eba0 000a 	sub.w	r0, r0, sl
 80082ea:	fa03 f000 	lsl.w	r0, r3, r0
 80082ee:	9b04      	ldr	r3, [sp, #16]
 80082f0:	4303      	orrs	r3, r0
 80082f2:	3401      	adds	r4, #1
 80082f4:	9304      	str	r3, [sp, #16]
 80082f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082fa:	4826      	ldr	r0, [pc, #152]	; (8008394 <_svfiprintf_r+0x1f0>)
 80082fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008300:	2206      	movs	r2, #6
 8008302:	f7f7 ff6d 	bl	80001e0 <memchr>
 8008306:	2800      	cmp	r0, #0
 8008308:	d038      	beq.n	800837c <_svfiprintf_r+0x1d8>
 800830a:	4b23      	ldr	r3, [pc, #140]	; (8008398 <_svfiprintf_r+0x1f4>)
 800830c:	bb1b      	cbnz	r3, 8008356 <_svfiprintf_r+0x1b2>
 800830e:	9b03      	ldr	r3, [sp, #12]
 8008310:	3307      	adds	r3, #7
 8008312:	f023 0307 	bic.w	r3, r3, #7
 8008316:	3308      	adds	r3, #8
 8008318:	9303      	str	r3, [sp, #12]
 800831a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800831c:	4433      	add	r3, r6
 800831e:	9309      	str	r3, [sp, #36]	; 0x24
 8008320:	e767      	b.n	80081f2 <_svfiprintf_r+0x4e>
 8008322:	fb0c 3202 	mla	r2, ip, r2, r3
 8008326:	460c      	mov	r4, r1
 8008328:	2001      	movs	r0, #1
 800832a:	e7a5      	b.n	8008278 <_svfiprintf_r+0xd4>
 800832c:	2300      	movs	r3, #0
 800832e:	3401      	adds	r4, #1
 8008330:	9305      	str	r3, [sp, #20]
 8008332:	4619      	mov	r1, r3
 8008334:	f04f 0c0a 	mov.w	ip, #10
 8008338:	4620      	mov	r0, r4
 800833a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800833e:	3a30      	subs	r2, #48	; 0x30
 8008340:	2a09      	cmp	r2, #9
 8008342:	d903      	bls.n	800834c <_svfiprintf_r+0x1a8>
 8008344:	2b00      	cmp	r3, #0
 8008346:	d0c5      	beq.n	80082d4 <_svfiprintf_r+0x130>
 8008348:	9105      	str	r1, [sp, #20]
 800834a:	e7c3      	b.n	80082d4 <_svfiprintf_r+0x130>
 800834c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008350:	4604      	mov	r4, r0
 8008352:	2301      	movs	r3, #1
 8008354:	e7f0      	b.n	8008338 <_svfiprintf_r+0x194>
 8008356:	ab03      	add	r3, sp, #12
 8008358:	9300      	str	r3, [sp, #0]
 800835a:	462a      	mov	r2, r5
 800835c:	4b0f      	ldr	r3, [pc, #60]	; (800839c <_svfiprintf_r+0x1f8>)
 800835e:	a904      	add	r1, sp, #16
 8008360:	4638      	mov	r0, r7
 8008362:	f7fe f80d 	bl	8006380 <_printf_float>
 8008366:	1c42      	adds	r2, r0, #1
 8008368:	4606      	mov	r6, r0
 800836a:	d1d6      	bne.n	800831a <_svfiprintf_r+0x176>
 800836c:	89ab      	ldrh	r3, [r5, #12]
 800836e:	065b      	lsls	r3, r3, #25
 8008370:	f53f af2c 	bmi.w	80081cc <_svfiprintf_r+0x28>
 8008374:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008376:	b01d      	add	sp, #116	; 0x74
 8008378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800837c:	ab03      	add	r3, sp, #12
 800837e:	9300      	str	r3, [sp, #0]
 8008380:	462a      	mov	r2, r5
 8008382:	4b06      	ldr	r3, [pc, #24]	; (800839c <_svfiprintf_r+0x1f8>)
 8008384:	a904      	add	r1, sp, #16
 8008386:	4638      	mov	r0, r7
 8008388:	f7fe fa9e 	bl	80068c8 <_printf_i>
 800838c:	e7eb      	b.n	8008366 <_svfiprintf_r+0x1c2>
 800838e:	bf00      	nop
 8008390:	08009294 	.word	0x08009294
 8008394:	0800929e 	.word	0x0800929e
 8008398:	08006381 	.word	0x08006381
 800839c:	080080ed 	.word	0x080080ed
 80083a0:	0800929a 	.word	0x0800929a

080083a4 <_sbrk_r>:
 80083a4:	b538      	push	{r3, r4, r5, lr}
 80083a6:	4d06      	ldr	r5, [pc, #24]	; (80083c0 <_sbrk_r+0x1c>)
 80083a8:	2300      	movs	r3, #0
 80083aa:	4604      	mov	r4, r0
 80083ac:	4608      	mov	r0, r1
 80083ae:	602b      	str	r3, [r5, #0]
 80083b0:	f7f9 fb6c 	bl	8001a8c <_sbrk>
 80083b4:	1c43      	adds	r3, r0, #1
 80083b6:	d102      	bne.n	80083be <_sbrk_r+0x1a>
 80083b8:	682b      	ldr	r3, [r5, #0]
 80083ba:	b103      	cbz	r3, 80083be <_sbrk_r+0x1a>
 80083bc:	6023      	str	r3, [r4, #0]
 80083be:	bd38      	pop	{r3, r4, r5, pc}
 80083c0:	20000398 	.word	0x20000398

080083c4 <__assert_func>:
 80083c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80083c6:	4614      	mov	r4, r2
 80083c8:	461a      	mov	r2, r3
 80083ca:	4b09      	ldr	r3, [pc, #36]	; (80083f0 <__assert_func+0x2c>)
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4605      	mov	r5, r0
 80083d0:	68d8      	ldr	r0, [r3, #12]
 80083d2:	b14c      	cbz	r4, 80083e8 <__assert_func+0x24>
 80083d4:	4b07      	ldr	r3, [pc, #28]	; (80083f4 <__assert_func+0x30>)
 80083d6:	9100      	str	r1, [sp, #0]
 80083d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80083dc:	4906      	ldr	r1, [pc, #24]	; (80083f8 <__assert_func+0x34>)
 80083de:	462b      	mov	r3, r5
 80083e0:	f000 f80e 	bl	8008400 <fiprintf>
 80083e4:	f000 faa4 	bl	8008930 <abort>
 80083e8:	4b04      	ldr	r3, [pc, #16]	; (80083fc <__assert_func+0x38>)
 80083ea:	461c      	mov	r4, r3
 80083ec:	e7f3      	b.n	80083d6 <__assert_func+0x12>
 80083ee:	bf00      	nop
 80083f0:	2000000c 	.word	0x2000000c
 80083f4:	080092a5 	.word	0x080092a5
 80083f8:	080092b2 	.word	0x080092b2
 80083fc:	080092e0 	.word	0x080092e0

08008400 <fiprintf>:
 8008400:	b40e      	push	{r1, r2, r3}
 8008402:	b503      	push	{r0, r1, lr}
 8008404:	4601      	mov	r1, r0
 8008406:	ab03      	add	r3, sp, #12
 8008408:	4805      	ldr	r0, [pc, #20]	; (8008420 <fiprintf+0x20>)
 800840a:	f853 2b04 	ldr.w	r2, [r3], #4
 800840e:	6800      	ldr	r0, [r0, #0]
 8008410:	9301      	str	r3, [sp, #4]
 8008412:	f000 f88f 	bl	8008534 <_vfiprintf_r>
 8008416:	b002      	add	sp, #8
 8008418:	f85d eb04 	ldr.w	lr, [sp], #4
 800841c:	b003      	add	sp, #12
 800841e:	4770      	bx	lr
 8008420:	2000000c 	.word	0x2000000c

08008424 <__ascii_mbtowc>:
 8008424:	b082      	sub	sp, #8
 8008426:	b901      	cbnz	r1, 800842a <__ascii_mbtowc+0x6>
 8008428:	a901      	add	r1, sp, #4
 800842a:	b142      	cbz	r2, 800843e <__ascii_mbtowc+0x1a>
 800842c:	b14b      	cbz	r3, 8008442 <__ascii_mbtowc+0x1e>
 800842e:	7813      	ldrb	r3, [r2, #0]
 8008430:	600b      	str	r3, [r1, #0]
 8008432:	7812      	ldrb	r2, [r2, #0]
 8008434:	1e10      	subs	r0, r2, #0
 8008436:	bf18      	it	ne
 8008438:	2001      	movne	r0, #1
 800843a:	b002      	add	sp, #8
 800843c:	4770      	bx	lr
 800843e:	4610      	mov	r0, r2
 8008440:	e7fb      	b.n	800843a <__ascii_mbtowc+0x16>
 8008442:	f06f 0001 	mvn.w	r0, #1
 8008446:	e7f8      	b.n	800843a <__ascii_mbtowc+0x16>

08008448 <memmove>:
 8008448:	4288      	cmp	r0, r1
 800844a:	b510      	push	{r4, lr}
 800844c:	eb01 0402 	add.w	r4, r1, r2
 8008450:	d902      	bls.n	8008458 <memmove+0x10>
 8008452:	4284      	cmp	r4, r0
 8008454:	4623      	mov	r3, r4
 8008456:	d807      	bhi.n	8008468 <memmove+0x20>
 8008458:	1e43      	subs	r3, r0, #1
 800845a:	42a1      	cmp	r1, r4
 800845c:	d008      	beq.n	8008470 <memmove+0x28>
 800845e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008462:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008466:	e7f8      	b.n	800845a <memmove+0x12>
 8008468:	4402      	add	r2, r0
 800846a:	4601      	mov	r1, r0
 800846c:	428a      	cmp	r2, r1
 800846e:	d100      	bne.n	8008472 <memmove+0x2a>
 8008470:	bd10      	pop	{r4, pc}
 8008472:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008476:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800847a:	e7f7      	b.n	800846c <memmove+0x24>

0800847c <__malloc_lock>:
 800847c:	4801      	ldr	r0, [pc, #4]	; (8008484 <__malloc_lock+0x8>)
 800847e:	f000 bc17 	b.w	8008cb0 <__retarget_lock_acquire_recursive>
 8008482:	bf00      	nop
 8008484:	200003a0 	.word	0x200003a0

08008488 <__malloc_unlock>:
 8008488:	4801      	ldr	r0, [pc, #4]	; (8008490 <__malloc_unlock+0x8>)
 800848a:	f000 bc12 	b.w	8008cb2 <__retarget_lock_release_recursive>
 800848e:	bf00      	nop
 8008490:	200003a0 	.word	0x200003a0

08008494 <_realloc_r>:
 8008494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008496:	4607      	mov	r7, r0
 8008498:	4614      	mov	r4, r2
 800849a:	460e      	mov	r6, r1
 800849c:	b921      	cbnz	r1, 80084a8 <_realloc_r+0x14>
 800849e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80084a2:	4611      	mov	r1, r2
 80084a4:	f7ff bdc8 	b.w	8008038 <_malloc_r>
 80084a8:	b922      	cbnz	r2, 80084b4 <_realloc_r+0x20>
 80084aa:	f7ff fd75 	bl	8007f98 <_free_r>
 80084ae:	4625      	mov	r5, r4
 80084b0:	4628      	mov	r0, r5
 80084b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084b4:	f000 fc62 	bl	8008d7c <_malloc_usable_size_r>
 80084b8:	42a0      	cmp	r0, r4
 80084ba:	d20f      	bcs.n	80084dc <_realloc_r+0x48>
 80084bc:	4621      	mov	r1, r4
 80084be:	4638      	mov	r0, r7
 80084c0:	f7ff fdba 	bl	8008038 <_malloc_r>
 80084c4:	4605      	mov	r5, r0
 80084c6:	2800      	cmp	r0, #0
 80084c8:	d0f2      	beq.n	80084b0 <_realloc_r+0x1c>
 80084ca:	4631      	mov	r1, r6
 80084cc:	4622      	mov	r2, r4
 80084ce:	f7ff f9c7 	bl	8007860 <memcpy>
 80084d2:	4631      	mov	r1, r6
 80084d4:	4638      	mov	r0, r7
 80084d6:	f7ff fd5f 	bl	8007f98 <_free_r>
 80084da:	e7e9      	b.n	80084b0 <_realloc_r+0x1c>
 80084dc:	4635      	mov	r5, r6
 80084de:	e7e7      	b.n	80084b0 <_realloc_r+0x1c>

080084e0 <__sfputc_r>:
 80084e0:	6893      	ldr	r3, [r2, #8]
 80084e2:	3b01      	subs	r3, #1
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	b410      	push	{r4}
 80084e8:	6093      	str	r3, [r2, #8]
 80084ea:	da08      	bge.n	80084fe <__sfputc_r+0x1e>
 80084ec:	6994      	ldr	r4, [r2, #24]
 80084ee:	42a3      	cmp	r3, r4
 80084f0:	db01      	blt.n	80084f6 <__sfputc_r+0x16>
 80084f2:	290a      	cmp	r1, #10
 80084f4:	d103      	bne.n	80084fe <__sfputc_r+0x1e>
 80084f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084fa:	f000 b94b 	b.w	8008794 <__swbuf_r>
 80084fe:	6813      	ldr	r3, [r2, #0]
 8008500:	1c58      	adds	r0, r3, #1
 8008502:	6010      	str	r0, [r2, #0]
 8008504:	7019      	strb	r1, [r3, #0]
 8008506:	4608      	mov	r0, r1
 8008508:	f85d 4b04 	ldr.w	r4, [sp], #4
 800850c:	4770      	bx	lr

0800850e <__sfputs_r>:
 800850e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008510:	4606      	mov	r6, r0
 8008512:	460f      	mov	r7, r1
 8008514:	4614      	mov	r4, r2
 8008516:	18d5      	adds	r5, r2, r3
 8008518:	42ac      	cmp	r4, r5
 800851a:	d101      	bne.n	8008520 <__sfputs_r+0x12>
 800851c:	2000      	movs	r0, #0
 800851e:	e007      	b.n	8008530 <__sfputs_r+0x22>
 8008520:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008524:	463a      	mov	r2, r7
 8008526:	4630      	mov	r0, r6
 8008528:	f7ff ffda 	bl	80084e0 <__sfputc_r>
 800852c:	1c43      	adds	r3, r0, #1
 800852e:	d1f3      	bne.n	8008518 <__sfputs_r+0xa>
 8008530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008534 <_vfiprintf_r>:
 8008534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008538:	460d      	mov	r5, r1
 800853a:	b09d      	sub	sp, #116	; 0x74
 800853c:	4614      	mov	r4, r2
 800853e:	4698      	mov	r8, r3
 8008540:	4606      	mov	r6, r0
 8008542:	b118      	cbz	r0, 800854c <_vfiprintf_r+0x18>
 8008544:	6983      	ldr	r3, [r0, #24]
 8008546:	b90b      	cbnz	r3, 800854c <_vfiprintf_r+0x18>
 8008548:	f000 fb14 	bl	8008b74 <__sinit>
 800854c:	4b89      	ldr	r3, [pc, #548]	; (8008774 <_vfiprintf_r+0x240>)
 800854e:	429d      	cmp	r5, r3
 8008550:	d11b      	bne.n	800858a <_vfiprintf_r+0x56>
 8008552:	6875      	ldr	r5, [r6, #4]
 8008554:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008556:	07d9      	lsls	r1, r3, #31
 8008558:	d405      	bmi.n	8008566 <_vfiprintf_r+0x32>
 800855a:	89ab      	ldrh	r3, [r5, #12]
 800855c:	059a      	lsls	r2, r3, #22
 800855e:	d402      	bmi.n	8008566 <_vfiprintf_r+0x32>
 8008560:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008562:	f000 fba5 	bl	8008cb0 <__retarget_lock_acquire_recursive>
 8008566:	89ab      	ldrh	r3, [r5, #12]
 8008568:	071b      	lsls	r3, r3, #28
 800856a:	d501      	bpl.n	8008570 <_vfiprintf_r+0x3c>
 800856c:	692b      	ldr	r3, [r5, #16]
 800856e:	b9eb      	cbnz	r3, 80085ac <_vfiprintf_r+0x78>
 8008570:	4629      	mov	r1, r5
 8008572:	4630      	mov	r0, r6
 8008574:	f000 f96e 	bl	8008854 <__swsetup_r>
 8008578:	b1c0      	cbz	r0, 80085ac <_vfiprintf_r+0x78>
 800857a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800857c:	07dc      	lsls	r4, r3, #31
 800857e:	d50e      	bpl.n	800859e <_vfiprintf_r+0x6a>
 8008580:	f04f 30ff 	mov.w	r0, #4294967295
 8008584:	b01d      	add	sp, #116	; 0x74
 8008586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800858a:	4b7b      	ldr	r3, [pc, #492]	; (8008778 <_vfiprintf_r+0x244>)
 800858c:	429d      	cmp	r5, r3
 800858e:	d101      	bne.n	8008594 <_vfiprintf_r+0x60>
 8008590:	68b5      	ldr	r5, [r6, #8]
 8008592:	e7df      	b.n	8008554 <_vfiprintf_r+0x20>
 8008594:	4b79      	ldr	r3, [pc, #484]	; (800877c <_vfiprintf_r+0x248>)
 8008596:	429d      	cmp	r5, r3
 8008598:	bf08      	it	eq
 800859a:	68f5      	ldreq	r5, [r6, #12]
 800859c:	e7da      	b.n	8008554 <_vfiprintf_r+0x20>
 800859e:	89ab      	ldrh	r3, [r5, #12]
 80085a0:	0598      	lsls	r0, r3, #22
 80085a2:	d4ed      	bmi.n	8008580 <_vfiprintf_r+0x4c>
 80085a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80085a6:	f000 fb84 	bl	8008cb2 <__retarget_lock_release_recursive>
 80085aa:	e7e9      	b.n	8008580 <_vfiprintf_r+0x4c>
 80085ac:	2300      	movs	r3, #0
 80085ae:	9309      	str	r3, [sp, #36]	; 0x24
 80085b0:	2320      	movs	r3, #32
 80085b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80085b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80085ba:	2330      	movs	r3, #48	; 0x30
 80085bc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008780 <_vfiprintf_r+0x24c>
 80085c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80085c4:	f04f 0901 	mov.w	r9, #1
 80085c8:	4623      	mov	r3, r4
 80085ca:	469a      	mov	sl, r3
 80085cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085d0:	b10a      	cbz	r2, 80085d6 <_vfiprintf_r+0xa2>
 80085d2:	2a25      	cmp	r2, #37	; 0x25
 80085d4:	d1f9      	bne.n	80085ca <_vfiprintf_r+0x96>
 80085d6:	ebba 0b04 	subs.w	fp, sl, r4
 80085da:	d00b      	beq.n	80085f4 <_vfiprintf_r+0xc0>
 80085dc:	465b      	mov	r3, fp
 80085de:	4622      	mov	r2, r4
 80085e0:	4629      	mov	r1, r5
 80085e2:	4630      	mov	r0, r6
 80085e4:	f7ff ff93 	bl	800850e <__sfputs_r>
 80085e8:	3001      	adds	r0, #1
 80085ea:	f000 80aa 	beq.w	8008742 <_vfiprintf_r+0x20e>
 80085ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085f0:	445a      	add	r2, fp
 80085f2:	9209      	str	r2, [sp, #36]	; 0x24
 80085f4:	f89a 3000 	ldrb.w	r3, [sl]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	f000 80a2 	beq.w	8008742 <_vfiprintf_r+0x20e>
 80085fe:	2300      	movs	r3, #0
 8008600:	f04f 32ff 	mov.w	r2, #4294967295
 8008604:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008608:	f10a 0a01 	add.w	sl, sl, #1
 800860c:	9304      	str	r3, [sp, #16]
 800860e:	9307      	str	r3, [sp, #28]
 8008610:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008614:	931a      	str	r3, [sp, #104]	; 0x68
 8008616:	4654      	mov	r4, sl
 8008618:	2205      	movs	r2, #5
 800861a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800861e:	4858      	ldr	r0, [pc, #352]	; (8008780 <_vfiprintf_r+0x24c>)
 8008620:	f7f7 fdde 	bl	80001e0 <memchr>
 8008624:	9a04      	ldr	r2, [sp, #16]
 8008626:	b9d8      	cbnz	r0, 8008660 <_vfiprintf_r+0x12c>
 8008628:	06d1      	lsls	r1, r2, #27
 800862a:	bf44      	itt	mi
 800862c:	2320      	movmi	r3, #32
 800862e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008632:	0713      	lsls	r3, r2, #28
 8008634:	bf44      	itt	mi
 8008636:	232b      	movmi	r3, #43	; 0x2b
 8008638:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800863c:	f89a 3000 	ldrb.w	r3, [sl]
 8008640:	2b2a      	cmp	r3, #42	; 0x2a
 8008642:	d015      	beq.n	8008670 <_vfiprintf_r+0x13c>
 8008644:	9a07      	ldr	r2, [sp, #28]
 8008646:	4654      	mov	r4, sl
 8008648:	2000      	movs	r0, #0
 800864a:	f04f 0c0a 	mov.w	ip, #10
 800864e:	4621      	mov	r1, r4
 8008650:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008654:	3b30      	subs	r3, #48	; 0x30
 8008656:	2b09      	cmp	r3, #9
 8008658:	d94e      	bls.n	80086f8 <_vfiprintf_r+0x1c4>
 800865a:	b1b0      	cbz	r0, 800868a <_vfiprintf_r+0x156>
 800865c:	9207      	str	r2, [sp, #28]
 800865e:	e014      	b.n	800868a <_vfiprintf_r+0x156>
 8008660:	eba0 0308 	sub.w	r3, r0, r8
 8008664:	fa09 f303 	lsl.w	r3, r9, r3
 8008668:	4313      	orrs	r3, r2
 800866a:	9304      	str	r3, [sp, #16]
 800866c:	46a2      	mov	sl, r4
 800866e:	e7d2      	b.n	8008616 <_vfiprintf_r+0xe2>
 8008670:	9b03      	ldr	r3, [sp, #12]
 8008672:	1d19      	adds	r1, r3, #4
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	9103      	str	r1, [sp, #12]
 8008678:	2b00      	cmp	r3, #0
 800867a:	bfbb      	ittet	lt
 800867c:	425b      	neglt	r3, r3
 800867e:	f042 0202 	orrlt.w	r2, r2, #2
 8008682:	9307      	strge	r3, [sp, #28]
 8008684:	9307      	strlt	r3, [sp, #28]
 8008686:	bfb8      	it	lt
 8008688:	9204      	strlt	r2, [sp, #16]
 800868a:	7823      	ldrb	r3, [r4, #0]
 800868c:	2b2e      	cmp	r3, #46	; 0x2e
 800868e:	d10c      	bne.n	80086aa <_vfiprintf_r+0x176>
 8008690:	7863      	ldrb	r3, [r4, #1]
 8008692:	2b2a      	cmp	r3, #42	; 0x2a
 8008694:	d135      	bne.n	8008702 <_vfiprintf_r+0x1ce>
 8008696:	9b03      	ldr	r3, [sp, #12]
 8008698:	1d1a      	adds	r2, r3, #4
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	9203      	str	r2, [sp, #12]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	bfb8      	it	lt
 80086a2:	f04f 33ff 	movlt.w	r3, #4294967295
 80086a6:	3402      	adds	r4, #2
 80086a8:	9305      	str	r3, [sp, #20]
 80086aa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008790 <_vfiprintf_r+0x25c>
 80086ae:	7821      	ldrb	r1, [r4, #0]
 80086b0:	2203      	movs	r2, #3
 80086b2:	4650      	mov	r0, sl
 80086b4:	f7f7 fd94 	bl	80001e0 <memchr>
 80086b8:	b140      	cbz	r0, 80086cc <_vfiprintf_r+0x198>
 80086ba:	2340      	movs	r3, #64	; 0x40
 80086bc:	eba0 000a 	sub.w	r0, r0, sl
 80086c0:	fa03 f000 	lsl.w	r0, r3, r0
 80086c4:	9b04      	ldr	r3, [sp, #16]
 80086c6:	4303      	orrs	r3, r0
 80086c8:	3401      	adds	r4, #1
 80086ca:	9304      	str	r3, [sp, #16]
 80086cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086d0:	482c      	ldr	r0, [pc, #176]	; (8008784 <_vfiprintf_r+0x250>)
 80086d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80086d6:	2206      	movs	r2, #6
 80086d8:	f7f7 fd82 	bl	80001e0 <memchr>
 80086dc:	2800      	cmp	r0, #0
 80086de:	d03f      	beq.n	8008760 <_vfiprintf_r+0x22c>
 80086e0:	4b29      	ldr	r3, [pc, #164]	; (8008788 <_vfiprintf_r+0x254>)
 80086e2:	bb1b      	cbnz	r3, 800872c <_vfiprintf_r+0x1f8>
 80086e4:	9b03      	ldr	r3, [sp, #12]
 80086e6:	3307      	adds	r3, #7
 80086e8:	f023 0307 	bic.w	r3, r3, #7
 80086ec:	3308      	adds	r3, #8
 80086ee:	9303      	str	r3, [sp, #12]
 80086f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086f2:	443b      	add	r3, r7
 80086f4:	9309      	str	r3, [sp, #36]	; 0x24
 80086f6:	e767      	b.n	80085c8 <_vfiprintf_r+0x94>
 80086f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80086fc:	460c      	mov	r4, r1
 80086fe:	2001      	movs	r0, #1
 8008700:	e7a5      	b.n	800864e <_vfiprintf_r+0x11a>
 8008702:	2300      	movs	r3, #0
 8008704:	3401      	adds	r4, #1
 8008706:	9305      	str	r3, [sp, #20]
 8008708:	4619      	mov	r1, r3
 800870a:	f04f 0c0a 	mov.w	ip, #10
 800870e:	4620      	mov	r0, r4
 8008710:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008714:	3a30      	subs	r2, #48	; 0x30
 8008716:	2a09      	cmp	r2, #9
 8008718:	d903      	bls.n	8008722 <_vfiprintf_r+0x1ee>
 800871a:	2b00      	cmp	r3, #0
 800871c:	d0c5      	beq.n	80086aa <_vfiprintf_r+0x176>
 800871e:	9105      	str	r1, [sp, #20]
 8008720:	e7c3      	b.n	80086aa <_vfiprintf_r+0x176>
 8008722:	fb0c 2101 	mla	r1, ip, r1, r2
 8008726:	4604      	mov	r4, r0
 8008728:	2301      	movs	r3, #1
 800872a:	e7f0      	b.n	800870e <_vfiprintf_r+0x1da>
 800872c:	ab03      	add	r3, sp, #12
 800872e:	9300      	str	r3, [sp, #0]
 8008730:	462a      	mov	r2, r5
 8008732:	4b16      	ldr	r3, [pc, #88]	; (800878c <_vfiprintf_r+0x258>)
 8008734:	a904      	add	r1, sp, #16
 8008736:	4630      	mov	r0, r6
 8008738:	f7fd fe22 	bl	8006380 <_printf_float>
 800873c:	4607      	mov	r7, r0
 800873e:	1c78      	adds	r0, r7, #1
 8008740:	d1d6      	bne.n	80086f0 <_vfiprintf_r+0x1bc>
 8008742:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008744:	07d9      	lsls	r1, r3, #31
 8008746:	d405      	bmi.n	8008754 <_vfiprintf_r+0x220>
 8008748:	89ab      	ldrh	r3, [r5, #12]
 800874a:	059a      	lsls	r2, r3, #22
 800874c:	d402      	bmi.n	8008754 <_vfiprintf_r+0x220>
 800874e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008750:	f000 faaf 	bl	8008cb2 <__retarget_lock_release_recursive>
 8008754:	89ab      	ldrh	r3, [r5, #12]
 8008756:	065b      	lsls	r3, r3, #25
 8008758:	f53f af12 	bmi.w	8008580 <_vfiprintf_r+0x4c>
 800875c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800875e:	e711      	b.n	8008584 <_vfiprintf_r+0x50>
 8008760:	ab03      	add	r3, sp, #12
 8008762:	9300      	str	r3, [sp, #0]
 8008764:	462a      	mov	r2, r5
 8008766:	4b09      	ldr	r3, [pc, #36]	; (800878c <_vfiprintf_r+0x258>)
 8008768:	a904      	add	r1, sp, #16
 800876a:	4630      	mov	r0, r6
 800876c:	f7fe f8ac 	bl	80068c8 <_printf_i>
 8008770:	e7e4      	b.n	800873c <_vfiprintf_r+0x208>
 8008772:	bf00      	nop
 8008774:	0800940c 	.word	0x0800940c
 8008778:	0800942c 	.word	0x0800942c
 800877c:	080093ec 	.word	0x080093ec
 8008780:	08009294 	.word	0x08009294
 8008784:	0800929e 	.word	0x0800929e
 8008788:	08006381 	.word	0x08006381
 800878c:	0800850f 	.word	0x0800850f
 8008790:	0800929a 	.word	0x0800929a

08008794 <__swbuf_r>:
 8008794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008796:	460e      	mov	r6, r1
 8008798:	4614      	mov	r4, r2
 800879a:	4605      	mov	r5, r0
 800879c:	b118      	cbz	r0, 80087a6 <__swbuf_r+0x12>
 800879e:	6983      	ldr	r3, [r0, #24]
 80087a0:	b90b      	cbnz	r3, 80087a6 <__swbuf_r+0x12>
 80087a2:	f000 f9e7 	bl	8008b74 <__sinit>
 80087a6:	4b21      	ldr	r3, [pc, #132]	; (800882c <__swbuf_r+0x98>)
 80087a8:	429c      	cmp	r4, r3
 80087aa:	d12b      	bne.n	8008804 <__swbuf_r+0x70>
 80087ac:	686c      	ldr	r4, [r5, #4]
 80087ae:	69a3      	ldr	r3, [r4, #24]
 80087b0:	60a3      	str	r3, [r4, #8]
 80087b2:	89a3      	ldrh	r3, [r4, #12]
 80087b4:	071a      	lsls	r2, r3, #28
 80087b6:	d52f      	bpl.n	8008818 <__swbuf_r+0x84>
 80087b8:	6923      	ldr	r3, [r4, #16]
 80087ba:	b36b      	cbz	r3, 8008818 <__swbuf_r+0x84>
 80087bc:	6923      	ldr	r3, [r4, #16]
 80087be:	6820      	ldr	r0, [r4, #0]
 80087c0:	1ac0      	subs	r0, r0, r3
 80087c2:	6963      	ldr	r3, [r4, #20]
 80087c4:	b2f6      	uxtb	r6, r6
 80087c6:	4283      	cmp	r3, r0
 80087c8:	4637      	mov	r7, r6
 80087ca:	dc04      	bgt.n	80087d6 <__swbuf_r+0x42>
 80087cc:	4621      	mov	r1, r4
 80087ce:	4628      	mov	r0, r5
 80087d0:	f000 f93c 	bl	8008a4c <_fflush_r>
 80087d4:	bb30      	cbnz	r0, 8008824 <__swbuf_r+0x90>
 80087d6:	68a3      	ldr	r3, [r4, #8]
 80087d8:	3b01      	subs	r3, #1
 80087da:	60a3      	str	r3, [r4, #8]
 80087dc:	6823      	ldr	r3, [r4, #0]
 80087de:	1c5a      	adds	r2, r3, #1
 80087e0:	6022      	str	r2, [r4, #0]
 80087e2:	701e      	strb	r6, [r3, #0]
 80087e4:	6963      	ldr	r3, [r4, #20]
 80087e6:	3001      	adds	r0, #1
 80087e8:	4283      	cmp	r3, r0
 80087ea:	d004      	beq.n	80087f6 <__swbuf_r+0x62>
 80087ec:	89a3      	ldrh	r3, [r4, #12]
 80087ee:	07db      	lsls	r3, r3, #31
 80087f0:	d506      	bpl.n	8008800 <__swbuf_r+0x6c>
 80087f2:	2e0a      	cmp	r6, #10
 80087f4:	d104      	bne.n	8008800 <__swbuf_r+0x6c>
 80087f6:	4621      	mov	r1, r4
 80087f8:	4628      	mov	r0, r5
 80087fa:	f000 f927 	bl	8008a4c <_fflush_r>
 80087fe:	b988      	cbnz	r0, 8008824 <__swbuf_r+0x90>
 8008800:	4638      	mov	r0, r7
 8008802:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008804:	4b0a      	ldr	r3, [pc, #40]	; (8008830 <__swbuf_r+0x9c>)
 8008806:	429c      	cmp	r4, r3
 8008808:	d101      	bne.n	800880e <__swbuf_r+0x7a>
 800880a:	68ac      	ldr	r4, [r5, #8]
 800880c:	e7cf      	b.n	80087ae <__swbuf_r+0x1a>
 800880e:	4b09      	ldr	r3, [pc, #36]	; (8008834 <__swbuf_r+0xa0>)
 8008810:	429c      	cmp	r4, r3
 8008812:	bf08      	it	eq
 8008814:	68ec      	ldreq	r4, [r5, #12]
 8008816:	e7ca      	b.n	80087ae <__swbuf_r+0x1a>
 8008818:	4621      	mov	r1, r4
 800881a:	4628      	mov	r0, r5
 800881c:	f000 f81a 	bl	8008854 <__swsetup_r>
 8008820:	2800      	cmp	r0, #0
 8008822:	d0cb      	beq.n	80087bc <__swbuf_r+0x28>
 8008824:	f04f 37ff 	mov.w	r7, #4294967295
 8008828:	e7ea      	b.n	8008800 <__swbuf_r+0x6c>
 800882a:	bf00      	nop
 800882c:	0800940c 	.word	0x0800940c
 8008830:	0800942c 	.word	0x0800942c
 8008834:	080093ec 	.word	0x080093ec

08008838 <__ascii_wctomb>:
 8008838:	b149      	cbz	r1, 800884e <__ascii_wctomb+0x16>
 800883a:	2aff      	cmp	r2, #255	; 0xff
 800883c:	bf85      	ittet	hi
 800883e:	238a      	movhi	r3, #138	; 0x8a
 8008840:	6003      	strhi	r3, [r0, #0]
 8008842:	700a      	strbls	r2, [r1, #0]
 8008844:	f04f 30ff 	movhi.w	r0, #4294967295
 8008848:	bf98      	it	ls
 800884a:	2001      	movls	r0, #1
 800884c:	4770      	bx	lr
 800884e:	4608      	mov	r0, r1
 8008850:	4770      	bx	lr
	...

08008854 <__swsetup_r>:
 8008854:	4b32      	ldr	r3, [pc, #200]	; (8008920 <__swsetup_r+0xcc>)
 8008856:	b570      	push	{r4, r5, r6, lr}
 8008858:	681d      	ldr	r5, [r3, #0]
 800885a:	4606      	mov	r6, r0
 800885c:	460c      	mov	r4, r1
 800885e:	b125      	cbz	r5, 800886a <__swsetup_r+0x16>
 8008860:	69ab      	ldr	r3, [r5, #24]
 8008862:	b913      	cbnz	r3, 800886a <__swsetup_r+0x16>
 8008864:	4628      	mov	r0, r5
 8008866:	f000 f985 	bl	8008b74 <__sinit>
 800886a:	4b2e      	ldr	r3, [pc, #184]	; (8008924 <__swsetup_r+0xd0>)
 800886c:	429c      	cmp	r4, r3
 800886e:	d10f      	bne.n	8008890 <__swsetup_r+0x3c>
 8008870:	686c      	ldr	r4, [r5, #4]
 8008872:	89a3      	ldrh	r3, [r4, #12]
 8008874:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008878:	0719      	lsls	r1, r3, #28
 800887a:	d42c      	bmi.n	80088d6 <__swsetup_r+0x82>
 800887c:	06dd      	lsls	r5, r3, #27
 800887e:	d411      	bmi.n	80088a4 <__swsetup_r+0x50>
 8008880:	2309      	movs	r3, #9
 8008882:	6033      	str	r3, [r6, #0]
 8008884:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008888:	81a3      	strh	r3, [r4, #12]
 800888a:	f04f 30ff 	mov.w	r0, #4294967295
 800888e:	e03e      	b.n	800890e <__swsetup_r+0xba>
 8008890:	4b25      	ldr	r3, [pc, #148]	; (8008928 <__swsetup_r+0xd4>)
 8008892:	429c      	cmp	r4, r3
 8008894:	d101      	bne.n	800889a <__swsetup_r+0x46>
 8008896:	68ac      	ldr	r4, [r5, #8]
 8008898:	e7eb      	b.n	8008872 <__swsetup_r+0x1e>
 800889a:	4b24      	ldr	r3, [pc, #144]	; (800892c <__swsetup_r+0xd8>)
 800889c:	429c      	cmp	r4, r3
 800889e:	bf08      	it	eq
 80088a0:	68ec      	ldreq	r4, [r5, #12]
 80088a2:	e7e6      	b.n	8008872 <__swsetup_r+0x1e>
 80088a4:	0758      	lsls	r0, r3, #29
 80088a6:	d512      	bpl.n	80088ce <__swsetup_r+0x7a>
 80088a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80088aa:	b141      	cbz	r1, 80088be <__swsetup_r+0x6a>
 80088ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80088b0:	4299      	cmp	r1, r3
 80088b2:	d002      	beq.n	80088ba <__swsetup_r+0x66>
 80088b4:	4630      	mov	r0, r6
 80088b6:	f7ff fb6f 	bl	8007f98 <_free_r>
 80088ba:	2300      	movs	r3, #0
 80088bc:	6363      	str	r3, [r4, #52]	; 0x34
 80088be:	89a3      	ldrh	r3, [r4, #12]
 80088c0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80088c4:	81a3      	strh	r3, [r4, #12]
 80088c6:	2300      	movs	r3, #0
 80088c8:	6063      	str	r3, [r4, #4]
 80088ca:	6923      	ldr	r3, [r4, #16]
 80088cc:	6023      	str	r3, [r4, #0]
 80088ce:	89a3      	ldrh	r3, [r4, #12]
 80088d0:	f043 0308 	orr.w	r3, r3, #8
 80088d4:	81a3      	strh	r3, [r4, #12]
 80088d6:	6923      	ldr	r3, [r4, #16]
 80088d8:	b94b      	cbnz	r3, 80088ee <__swsetup_r+0x9a>
 80088da:	89a3      	ldrh	r3, [r4, #12]
 80088dc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80088e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80088e4:	d003      	beq.n	80088ee <__swsetup_r+0x9a>
 80088e6:	4621      	mov	r1, r4
 80088e8:	4630      	mov	r0, r6
 80088ea:	f000 fa07 	bl	8008cfc <__smakebuf_r>
 80088ee:	89a0      	ldrh	r0, [r4, #12]
 80088f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80088f4:	f010 0301 	ands.w	r3, r0, #1
 80088f8:	d00a      	beq.n	8008910 <__swsetup_r+0xbc>
 80088fa:	2300      	movs	r3, #0
 80088fc:	60a3      	str	r3, [r4, #8]
 80088fe:	6963      	ldr	r3, [r4, #20]
 8008900:	425b      	negs	r3, r3
 8008902:	61a3      	str	r3, [r4, #24]
 8008904:	6923      	ldr	r3, [r4, #16]
 8008906:	b943      	cbnz	r3, 800891a <__swsetup_r+0xc6>
 8008908:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800890c:	d1ba      	bne.n	8008884 <__swsetup_r+0x30>
 800890e:	bd70      	pop	{r4, r5, r6, pc}
 8008910:	0781      	lsls	r1, r0, #30
 8008912:	bf58      	it	pl
 8008914:	6963      	ldrpl	r3, [r4, #20]
 8008916:	60a3      	str	r3, [r4, #8]
 8008918:	e7f4      	b.n	8008904 <__swsetup_r+0xb0>
 800891a:	2000      	movs	r0, #0
 800891c:	e7f7      	b.n	800890e <__swsetup_r+0xba>
 800891e:	bf00      	nop
 8008920:	2000000c 	.word	0x2000000c
 8008924:	0800940c 	.word	0x0800940c
 8008928:	0800942c 	.word	0x0800942c
 800892c:	080093ec 	.word	0x080093ec

08008930 <abort>:
 8008930:	b508      	push	{r3, lr}
 8008932:	2006      	movs	r0, #6
 8008934:	f000 fa52 	bl	8008ddc <raise>
 8008938:	2001      	movs	r0, #1
 800893a:	f7f9 f82f 	bl	800199c <_exit>
	...

08008940 <__sflush_r>:
 8008940:	898a      	ldrh	r2, [r1, #12]
 8008942:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008946:	4605      	mov	r5, r0
 8008948:	0710      	lsls	r0, r2, #28
 800894a:	460c      	mov	r4, r1
 800894c:	d458      	bmi.n	8008a00 <__sflush_r+0xc0>
 800894e:	684b      	ldr	r3, [r1, #4]
 8008950:	2b00      	cmp	r3, #0
 8008952:	dc05      	bgt.n	8008960 <__sflush_r+0x20>
 8008954:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008956:	2b00      	cmp	r3, #0
 8008958:	dc02      	bgt.n	8008960 <__sflush_r+0x20>
 800895a:	2000      	movs	r0, #0
 800895c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008960:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008962:	2e00      	cmp	r6, #0
 8008964:	d0f9      	beq.n	800895a <__sflush_r+0x1a>
 8008966:	2300      	movs	r3, #0
 8008968:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800896c:	682f      	ldr	r7, [r5, #0]
 800896e:	602b      	str	r3, [r5, #0]
 8008970:	d032      	beq.n	80089d8 <__sflush_r+0x98>
 8008972:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008974:	89a3      	ldrh	r3, [r4, #12]
 8008976:	075a      	lsls	r2, r3, #29
 8008978:	d505      	bpl.n	8008986 <__sflush_r+0x46>
 800897a:	6863      	ldr	r3, [r4, #4]
 800897c:	1ac0      	subs	r0, r0, r3
 800897e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008980:	b10b      	cbz	r3, 8008986 <__sflush_r+0x46>
 8008982:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008984:	1ac0      	subs	r0, r0, r3
 8008986:	2300      	movs	r3, #0
 8008988:	4602      	mov	r2, r0
 800898a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800898c:	6a21      	ldr	r1, [r4, #32]
 800898e:	4628      	mov	r0, r5
 8008990:	47b0      	blx	r6
 8008992:	1c43      	adds	r3, r0, #1
 8008994:	89a3      	ldrh	r3, [r4, #12]
 8008996:	d106      	bne.n	80089a6 <__sflush_r+0x66>
 8008998:	6829      	ldr	r1, [r5, #0]
 800899a:	291d      	cmp	r1, #29
 800899c:	d82c      	bhi.n	80089f8 <__sflush_r+0xb8>
 800899e:	4a2a      	ldr	r2, [pc, #168]	; (8008a48 <__sflush_r+0x108>)
 80089a0:	40ca      	lsrs	r2, r1
 80089a2:	07d6      	lsls	r6, r2, #31
 80089a4:	d528      	bpl.n	80089f8 <__sflush_r+0xb8>
 80089a6:	2200      	movs	r2, #0
 80089a8:	6062      	str	r2, [r4, #4]
 80089aa:	04d9      	lsls	r1, r3, #19
 80089ac:	6922      	ldr	r2, [r4, #16]
 80089ae:	6022      	str	r2, [r4, #0]
 80089b0:	d504      	bpl.n	80089bc <__sflush_r+0x7c>
 80089b2:	1c42      	adds	r2, r0, #1
 80089b4:	d101      	bne.n	80089ba <__sflush_r+0x7a>
 80089b6:	682b      	ldr	r3, [r5, #0]
 80089b8:	b903      	cbnz	r3, 80089bc <__sflush_r+0x7c>
 80089ba:	6560      	str	r0, [r4, #84]	; 0x54
 80089bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80089be:	602f      	str	r7, [r5, #0]
 80089c0:	2900      	cmp	r1, #0
 80089c2:	d0ca      	beq.n	800895a <__sflush_r+0x1a>
 80089c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80089c8:	4299      	cmp	r1, r3
 80089ca:	d002      	beq.n	80089d2 <__sflush_r+0x92>
 80089cc:	4628      	mov	r0, r5
 80089ce:	f7ff fae3 	bl	8007f98 <_free_r>
 80089d2:	2000      	movs	r0, #0
 80089d4:	6360      	str	r0, [r4, #52]	; 0x34
 80089d6:	e7c1      	b.n	800895c <__sflush_r+0x1c>
 80089d8:	6a21      	ldr	r1, [r4, #32]
 80089da:	2301      	movs	r3, #1
 80089dc:	4628      	mov	r0, r5
 80089de:	47b0      	blx	r6
 80089e0:	1c41      	adds	r1, r0, #1
 80089e2:	d1c7      	bne.n	8008974 <__sflush_r+0x34>
 80089e4:	682b      	ldr	r3, [r5, #0]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d0c4      	beq.n	8008974 <__sflush_r+0x34>
 80089ea:	2b1d      	cmp	r3, #29
 80089ec:	d001      	beq.n	80089f2 <__sflush_r+0xb2>
 80089ee:	2b16      	cmp	r3, #22
 80089f0:	d101      	bne.n	80089f6 <__sflush_r+0xb6>
 80089f2:	602f      	str	r7, [r5, #0]
 80089f4:	e7b1      	b.n	800895a <__sflush_r+0x1a>
 80089f6:	89a3      	ldrh	r3, [r4, #12]
 80089f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089fc:	81a3      	strh	r3, [r4, #12]
 80089fe:	e7ad      	b.n	800895c <__sflush_r+0x1c>
 8008a00:	690f      	ldr	r7, [r1, #16]
 8008a02:	2f00      	cmp	r7, #0
 8008a04:	d0a9      	beq.n	800895a <__sflush_r+0x1a>
 8008a06:	0793      	lsls	r3, r2, #30
 8008a08:	680e      	ldr	r6, [r1, #0]
 8008a0a:	bf08      	it	eq
 8008a0c:	694b      	ldreq	r3, [r1, #20]
 8008a0e:	600f      	str	r7, [r1, #0]
 8008a10:	bf18      	it	ne
 8008a12:	2300      	movne	r3, #0
 8008a14:	eba6 0807 	sub.w	r8, r6, r7
 8008a18:	608b      	str	r3, [r1, #8]
 8008a1a:	f1b8 0f00 	cmp.w	r8, #0
 8008a1e:	dd9c      	ble.n	800895a <__sflush_r+0x1a>
 8008a20:	6a21      	ldr	r1, [r4, #32]
 8008a22:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008a24:	4643      	mov	r3, r8
 8008a26:	463a      	mov	r2, r7
 8008a28:	4628      	mov	r0, r5
 8008a2a:	47b0      	blx	r6
 8008a2c:	2800      	cmp	r0, #0
 8008a2e:	dc06      	bgt.n	8008a3e <__sflush_r+0xfe>
 8008a30:	89a3      	ldrh	r3, [r4, #12]
 8008a32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a36:	81a3      	strh	r3, [r4, #12]
 8008a38:	f04f 30ff 	mov.w	r0, #4294967295
 8008a3c:	e78e      	b.n	800895c <__sflush_r+0x1c>
 8008a3e:	4407      	add	r7, r0
 8008a40:	eba8 0800 	sub.w	r8, r8, r0
 8008a44:	e7e9      	b.n	8008a1a <__sflush_r+0xda>
 8008a46:	bf00      	nop
 8008a48:	20400001 	.word	0x20400001

08008a4c <_fflush_r>:
 8008a4c:	b538      	push	{r3, r4, r5, lr}
 8008a4e:	690b      	ldr	r3, [r1, #16]
 8008a50:	4605      	mov	r5, r0
 8008a52:	460c      	mov	r4, r1
 8008a54:	b913      	cbnz	r3, 8008a5c <_fflush_r+0x10>
 8008a56:	2500      	movs	r5, #0
 8008a58:	4628      	mov	r0, r5
 8008a5a:	bd38      	pop	{r3, r4, r5, pc}
 8008a5c:	b118      	cbz	r0, 8008a66 <_fflush_r+0x1a>
 8008a5e:	6983      	ldr	r3, [r0, #24]
 8008a60:	b90b      	cbnz	r3, 8008a66 <_fflush_r+0x1a>
 8008a62:	f000 f887 	bl	8008b74 <__sinit>
 8008a66:	4b14      	ldr	r3, [pc, #80]	; (8008ab8 <_fflush_r+0x6c>)
 8008a68:	429c      	cmp	r4, r3
 8008a6a:	d11b      	bne.n	8008aa4 <_fflush_r+0x58>
 8008a6c:	686c      	ldr	r4, [r5, #4]
 8008a6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d0ef      	beq.n	8008a56 <_fflush_r+0xa>
 8008a76:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008a78:	07d0      	lsls	r0, r2, #31
 8008a7a:	d404      	bmi.n	8008a86 <_fflush_r+0x3a>
 8008a7c:	0599      	lsls	r1, r3, #22
 8008a7e:	d402      	bmi.n	8008a86 <_fflush_r+0x3a>
 8008a80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a82:	f000 f915 	bl	8008cb0 <__retarget_lock_acquire_recursive>
 8008a86:	4628      	mov	r0, r5
 8008a88:	4621      	mov	r1, r4
 8008a8a:	f7ff ff59 	bl	8008940 <__sflush_r>
 8008a8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a90:	07da      	lsls	r2, r3, #31
 8008a92:	4605      	mov	r5, r0
 8008a94:	d4e0      	bmi.n	8008a58 <_fflush_r+0xc>
 8008a96:	89a3      	ldrh	r3, [r4, #12]
 8008a98:	059b      	lsls	r3, r3, #22
 8008a9a:	d4dd      	bmi.n	8008a58 <_fflush_r+0xc>
 8008a9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a9e:	f000 f908 	bl	8008cb2 <__retarget_lock_release_recursive>
 8008aa2:	e7d9      	b.n	8008a58 <_fflush_r+0xc>
 8008aa4:	4b05      	ldr	r3, [pc, #20]	; (8008abc <_fflush_r+0x70>)
 8008aa6:	429c      	cmp	r4, r3
 8008aa8:	d101      	bne.n	8008aae <_fflush_r+0x62>
 8008aaa:	68ac      	ldr	r4, [r5, #8]
 8008aac:	e7df      	b.n	8008a6e <_fflush_r+0x22>
 8008aae:	4b04      	ldr	r3, [pc, #16]	; (8008ac0 <_fflush_r+0x74>)
 8008ab0:	429c      	cmp	r4, r3
 8008ab2:	bf08      	it	eq
 8008ab4:	68ec      	ldreq	r4, [r5, #12]
 8008ab6:	e7da      	b.n	8008a6e <_fflush_r+0x22>
 8008ab8:	0800940c 	.word	0x0800940c
 8008abc:	0800942c 	.word	0x0800942c
 8008ac0:	080093ec 	.word	0x080093ec

08008ac4 <std>:
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	b510      	push	{r4, lr}
 8008ac8:	4604      	mov	r4, r0
 8008aca:	e9c0 3300 	strd	r3, r3, [r0]
 8008ace:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008ad2:	6083      	str	r3, [r0, #8]
 8008ad4:	8181      	strh	r1, [r0, #12]
 8008ad6:	6643      	str	r3, [r0, #100]	; 0x64
 8008ad8:	81c2      	strh	r2, [r0, #14]
 8008ada:	6183      	str	r3, [r0, #24]
 8008adc:	4619      	mov	r1, r3
 8008ade:	2208      	movs	r2, #8
 8008ae0:	305c      	adds	r0, #92	; 0x5c
 8008ae2:	f7fd fba5 	bl	8006230 <memset>
 8008ae6:	4b05      	ldr	r3, [pc, #20]	; (8008afc <std+0x38>)
 8008ae8:	6263      	str	r3, [r4, #36]	; 0x24
 8008aea:	4b05      	ldr	r3, [pc, #20]	; (8008b00 <std+0x3c>)
 8008aec:	62a3      	str	r3, [r4, #40]	; 0x28
 8008aee:	4b05      	ldr	r3, [pc, #20]	; (8008b04 <std+0x40>)
 8008af0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008af2:	4b05      	ldr	r3, [pc, #20]	; (8008b08 <std+0x44>)
 8008af4:	6224      	str	r4, [r4, #32]
 8008af6:	6323      	str	r3, [r4, #48]	; 0x30
 8008af8:	bd10      	pop	{r4, pc}
 8008afa:	bf00      	nop
 8008afc:	08008e15 	.word	0x08008e15
 8008b00:	08008e37 	.word	0x08008e37
 8008b04:	08008e6f 	.word	0x08008e6f
 8008b08:	08008e93 	.word	0x08008e93

08008b0c <_cleanup_r>:
 8008b0c:	4901      	ldr	r1, [pc, #4]	; (8008b14 <_cleanup_r+0x8>)
 8008b0e:	f000 b8af 	b.w	8008c70 <_fwalk_reent>
 8008b12:	bf00      	nop
 8008b14:	08008a4d 	.word	0x08008a4d

08008b18 <__sfmoreglue>:
 8008b18:	b570      	push	{r4, r5, r6, lr}
 8008b1a:	1e4a      	subs	r2, r1, #1
 8008b1c:	2568      	movs	r5, #104	; 0x68
 8008b1e:	4355      	muls	r5, r2
 8008b20:	460e      	mov	r6, r1
 8008b22:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008b26:	f7ff fa87 	bl	8008038 <_malloc_r>
 8008b2a:	4604      	mov	r4, r0
 8008b2c:	b140      	cbz	r0, 8008b40 <__sfmoreglue+0x28>
 8008b2e:	2100      	movs	r1, #0
 8008b30:	e9c0 1600 	strd	r1, r6, [r0]
 8008b34:	300c      	adds	r0, #12
 8008b36:	60a0      	str	r0, [r4, #8]
 8008b38:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008b3c:	f7fd fb78 	bl	8006230 <memset>
 8008b40:	4620      	mov	r0, r4
 8008b42:	bd70      	pop	{r4, r5, r6, pc}

08008b44 <__sfp_lock_acquire>:
 8008b44:	4801      	ldr	r0, [pc, #4]	; (8008b4c <__sfp_lock_acquire+0x8>)
 8008b46:	f000 b8b3 	b.w	8008cb0 <__retarget_lock_acquire_recursive>
 8008b4a:	bf00      	nop
 8008b4c:	200003a4 	.word	0x200003a4

08008b50 <__sfp_lock_release>:
 8008b50:	4801      	ldr	r0, [pc, #4]	; (8008b58 <__sfp_lock_release+0x8>)
 8008b52:	f000 b8ae 	b.w	8008cb2 <__retarget_lock_release_recursive>
 8008b56:	bf00      	nop
 8008b58:	200003a4 	.word	0x200003a4

08008b5c <__sinit_lock_acquire>:
 8008b5c:	4801      	ldr	r0, [pc, #4]	; (8008b64 <__sinit_lock_acquire+0x8>)
 8008b5e:	f000 b8a7 	b.w	8008cb0 <__retarget_lock_acquire_recursive>
 8008b62:	bf00      	nop
 8008b64:	2000039f 	.word	0x2000039f

08008b68 <__sinit_lock_release>:
 8008b68:	4801      	ldr	r0, [pc, #4]	; (8008b70 <__sinit_lock_release+0x8>)
 8008b6a:	f000 b8a2 	b.w	8008cb2 <__retarget_lock_release_recursive>
 8008b6e:	bf00      	nop
 8008b70:	2000039f 	.word	0x2000039f

08008b74 <__sinit>:
 8008b74:	b510      	push	{r4, lr}
 8008b76:	4604      	mov	r4, r0
 8008b78:	f7ff fff0 	bl	8008b5c <__sinit_lock_acquire>
 8008b7c:	69a3      	ldr	r3, [r4, #24]
 8008b7e:	b11b      	cbz	r3, 8008b88 <__sinit+0x14>
 8008b80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b84:	f7ff bff0 	b.w	8008b68 <__sinit_lock_release>
 8008b88:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008b8c:	6523      	str	r3, [r4, #80]	; 0x50
 8008b8e:	4b13      	ldr	r3, [pc, #76]	; (8008bdc <__sinit+0x68>)
 8008b90:	4a13      	ldr	r2, [pc, #76]	; (8008be0 <__sinit+0x6c>)
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	62a2      	str	r2, [r4, #40]	; 0x28
 8008b96:	42a3      	cmp	r3, r4
 8008b98:	bf04      	itt	eq
 8008b9a:	2301      	moveq	r3, #1
 8008b9c:	61a3      	streq	r3, [r4, #24]
 8008b9e:	4620      	mov	r0, r4
 8008ba0:	f000 f820 	bl	8008be4 <__sfp>
 8008ba4:	6060      	str	r0, [r4, #4]
 8008ba6:	4620      	mov	r0, r4
 8008ba8:	f000 f81c 	bl	8008be4 <__sfp>
 8008bac:	60a0      	str	r0, [r4, #8]
 8008bae:	4620      	mov	r0, r4
 8008bb0:	f000 f818 	bl	8008be4 <__sfp>
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	60e0      	str	r0, [r4, #12]
 8008bb8:	2104      	movs	r1, #4
 8008bba:	6860      	ldr	r0, [r4, #4]
 8008bbc:	f7ff ff82 	bl	8008ac4 <std>
 8008bc0:	68a0      	ldr	r0, [r4, #8]
 8008bc2:	2201      	movs	r2, #1
 8008bc4:	2109      	movs	r1, #9
 8008bc6:	f7ff ff7d 	bl	8008ac4 <std>
 8008bca:	68e0      	ldr	r0, [r4, #12]
 8008bcc:	2202      	movs	r2, #2
 8008bce:	2112      	movs	r1, #18
 8008bd0:	f7ff ff78 	bl	8008ac4 <std>
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	61a3      	str	r3, [r4, #24]
 8008bd8:	e7d2      	b.n	8008b80 <__sinit+0xc>
 8008bda:	bf00      	nop
 8008bdc:	08009068 	.word	0x08009068
 8008be0:	08008b0d 	.word	0x08008b0d

08008be4 <__sfp>:
 8008be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008be6:	4607      	mov	r7, r0
 8008be8:	f7ff ffac 	bl	8008b44 <__sfp_lock_acquire>
 8008bec:	4b1e      	ldr	r3, [pc, #120]	; (8008c68 <__sfp+0x84>)
 8008bee:	681e      	ldr	r6, [r3, #0]
 8008bf0:	69b3      	ldr	r3, [r6, #24]
 8008bf2:	b913      	cbnz	r3, 8008bfa <__sfp+0x16>
 8008bf4:	4630      	mov	r0, r6
 8008bf6:	f7ff ffbd 	bl	8008b74 <__sinit>
 8008bfa:	3648      	adds	r6, #72	; 0x48
 8008bfc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008c00:	3b01      	subs	r3, #1
 8008c02:	d503      	bpl.n	8008c0c <__sfp+0x28>
 8008c04:	6833      	ldr	r3, [r6, #0]
 8008c06:	b30b      	cbz	r3, 8008c4c <__sfp+0x68>
 8008c08:	6836      	ldr	r6, [r6, #0]
 8008c0a:	e7f7      	b.n	8008bfc <__sfp+0x18>
 8008c0c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008c10:	b9d5      	cbnz	r5, 8008c48 <__sfp+0x64>
 8008c12:	4b16      	ldr	r3, [pc, #88]	; (8008c6c <__sfp+0x88>)
 8008c14:	60e3      	str	r3, [r4, #12]
 8008c16:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008c1a:	6665      	str	r5, [r4, #100]	; 0x64
 8008c1c:	f000 f847 	bl	8008cae <__retarget_lock_init_recursive>
 8008c20:	f7ff ff96 	bl	8008b50 <__sfp_lock_release>
 8008c24:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008c28:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008c2c:	6025      	str	r5, [r4, #0]
 8008c2e:	61a5      	str	r5, [r4, #24]
 8008c30:	2208      	movs	r2, #8
 8008c32:	4629      	mov	r1, r5
 8008c34:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008c38:	f7fd fafa 	bl	8006230 <memset>
 8008c3c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008c40:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008c44:	4620      	mov	r0, r4
 8008c46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c48:	3468      	adds	r4, #104	; 0x68
 8008c4a:	e7d9      	b.n	8008c00 <__sfp+0x1c>
 8008c4c:	2104      	movs	r1, #4
 8008c4e:	4638      	mov	r0, r7
 8008c50:	f7ff ff62 	bl	8008b18 <__sfmoreglue>
 8008c54:	4604      	mov	r4, r0
 8008c56:	6030      	str	r0, [r6, #0]
 8008c58:	2800      	cmp	r0, #0
 8008c5a:	d1d5      	bne.n	8008c08 <__sfp+0x24>
 8008c5c:	f7ff ff78 	bl	8008b50 <__sfp_lock_release>
 8008c60:	230c      	movs	r3, #12
 8008c62:	603b      	str	r3, [r7, #0]
 8008c64:	e7ee      	b.n	8008c44 <__sfp+0x60>
 8008c66:	bf00      	nop
 8008c68:	08009068 	.word	0x08009068
 8008c6c:	ffff0001 	.word	0xffff0001

08008c70 <_fwalk_reent>:
 8008c70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c74:	4606      	mov	r6, r0
 8008c76:	4688      	mov	r8, r1
 8008c78:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008c7c:	2700      	movs	r7, #0
 8008c7e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008c82:	f1b9 0901 	subs.w	r9, r9, #1
 8008c86:	d505      	bpl.n	8008c94 <_fwalk_reent+0x24>
 8008c88:	6824      	ldr	r4, [r4, #0]
 8008c8a:	2c00      	cmp	r4, #0
 8008c8c:	d1f7      	bne.n	8008c7e <_fwalk_reent+0xe>
 8008c8e:	4638      	mov	r0, r7
 8008c90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c94:	89ab      	ldrh	r3, [r5, #12]
 8008c96:	2b01      	cmp	r3, #1
 8008c98:	d907      	bls.n	8008caa <_fwalk_reent+0x3a>
 8008c9a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008c9e:	3301      	adds	r3, #1
 8008ca0:	d003      	beq.n	8008caa <_fwalk_reent+0x3a>
 8008ca2:	4629      	mov	r1, r5
 8008ca4:	4630      	mov	r0, r6
 8008ca6:	47c0      	blx	r8
 8008ca8:	4307      	orrs	r7, r0
 8008caa:	3568      	adds	r5, #104	; 0x68
 8008cac:	e7e9      	b.n	8008c82 <_fwalk_reent+0x12>

08008cae <__retarget_lock_init_recursive>:
 8008cae:	4770      	bx	lr

08008cb0 <__retarget_lock_acquire_recursive>:
 8008cb0:	4770      	bx	lr

08008cb2 <__retarget_lock_release_recursive>:
 8008cb2:	4770      	bx	lr

08008cb4 <__swhatbuf_r>:
 8008cb4:	b570      	push	{r4, r5, r6, lr}
 8008cb6:	460e      	mov	r6, r1
 8008cb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cbc:	2900      	cmp	r1, #0
 8008cbe:	b096      	sub	sp, #88	; 0x58
 8008cc0:	4614      	mov	r4, r2
 8008cc2:	461d      	mov	r5, r3
 8008cc4:	da07      	bge.n	8008cd6 <__swhatbuf_r+0x22>
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	602b      	str	r3, [r5, #0]
 8008cca:	89b3      	ldrh	r3, [r6, #12]
 8008ccc:	061a      	lsls	r2, r3, #24
 8008cce:	d410      	bmi.n	8008cf2 <__swhatbuf_r+0x3e>
 8008cd0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008cd4:	e00e      	b.n	8008cf4 <__swhatbuf_r+0x40>
 8008cd6:	466a      	mov	r2, sp
 8008cd8:	f000 f902 	bl	8008ee0 <_fstat_r>
 8008cdc:	2800      	cmp	r0, #0
 8008cde:	dbf2      	blt.n	8008cc6 <__swhatbuf_r+0x12>
 8008ce0:	9a01      	ldr	r2, [sp, #4]
 8008ce2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008ce6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008cea:	425a      	negs	r2, r3
 8008cec:	415a      	adcs	r2, r3
 8008cee:	602a      	str	r2, [r5, #0]
 8008cf0:	e7ee      	b.n	8008cd0 <__swhatbuf_r+0x1c>
 8008cf2:	2340      	movs	r3, #64	; 0x40
 8008cf4:	2000      	movs	r0, #0
 8008cf6:	6023      	str	r3, [r4, #0]
 8008cf8:	b016      	add	sp, #88	; 0x58
 8008cfa:	bd70      	pop	{r4, r5, r6, pc}

08008cfc <__smakebuf_r>:
 8008cfc:	898b      	ldrh	r3, [r1, #12]
 8008cfe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008d00:	079d      	lsls	r5, r3, #30
 8008d02:	4606      	mov	r6, r0
 8008d04:	460c      	mov	r4, r1
 8008d06:	d507      	bpl.n	8008d18 <__smakebuf_r+0x1c>
 8008d08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008d0c:	6023      	str	r3, [r4, #0]
 8008d0e:	6123      	str	r3, [r4, #16]
 8008d10:	2301      	movs	r3, #1
 8008d12:	6163      	str	r3, [r4, #20]
 8008d14:	b002      	add	sp, #8
 8008d16:	bd70      	pop	{r4, r5, r6, pc}
 8008d18:	ab01      	add	r3, sp, #4
 8008d1a:	466a      	mov	r2, sp
 8008d1c:	f7ff ffca 	bl	8008cb4 <__swhatbuf_r>
 8008d20:	9900      	ldr	r1, [sp, #0]
 8008d22:	4605      	mov	r5, r0
 8008d24:	4630      	mov	r0, r6
 8008d26:	f7ff f987 	bl	8008038 <_malloc_r>
 8008d2a:	b948      	cbnz	r0, 8008d40 <__smakebuf_r+0x44>
 8008d2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d30:	059a      	lsls	r2, r3, #22
 8008d32:	d4ef      	bmi.n	8008d14 <__smakebuf_r+0x18>
 8008d34:	f023 0303 	bic.w	r3, r3, #3
 8008d38:	f043 0302 	orr.w	r3, r3, #2
 8008d3c:	81a3      	strh	r3, [r4, #12]
 8008d3e:	e7e3      	b.n	8008d08 <__smakebuf_r+0xc>
 8008d40:	4b0d      	ldr	r3, [pc, #52]	; (8008d78 <__smakebuf_r+0x7c>)
 8008d42:	62b3      	str	r3, [r6, #40]	; 0x28
 8008d44:	89a3      	ldrh	r3, [r4, #12]
 8008d46:	6020      	str	r0, [r4, #0]
 8008d48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d4c:	81a3      	strh	r3, [r4, #12]
 8008d4e:	9b00      	ldr	r3, [sp, #0]
 8008d50:	6163      	str	r3, [r4, #20]
 8008d52:	9b01      	ldr	r3, [sp, #4]
 8008d54:	6120      	str	r0, [r4, #16]
 8008d56:	b15b      	cbz	r3, 8008d70 <__smakebuf_r+0x74>
 8008d58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d5c:	4630      	mov	r0, r6
 8008d5e:	f000 f8d1 	bl	8008f04 <_isatty_r>
 8008d62:	b128      	cbz	r0, 8008d70 <__smakebuf_r+0x74>
 8008d64:	89a3      	ldrh	r3, [r4, #12]
 8008d66:	f023 0303 	bic.w	r3, r3, #3
 8008d6a:	f043 0301 	orr.w	r3, r3, #1
 8008d6e:	81a3      	strh	r3, [r4, #12]
 8008d70:	89a0      	ldrh	r0, [r4, #12]
 8008d72:	4305      	orrs	r5, r0
 8008d74:	81a5      	strh	r5, [r4, #12]
 8008d76:	e7cd      	b.n	8008d14 <__smakebuf_r+0x18>
 8008d78:	08008b0d 	.word	0x08008b0d

08008d7c <_malloc_usable_size_r>:
 8008d7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d80:	1f18      	subs	r0, r3, #4
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	bfbc      	itt	lt
 8008d86:	580b      	ldrlt	r3, [r1, r0]
 8008d88:	18c0      	addlt	r0, r0, r3
 8008d8a:	4770      	bx	lr

08008d8c <_raise_r>:
 8008d8c:	291f      	cmp	r1, #31
 8008d8e:	b538      	push	{r3, r4, r5, lr}
 8008d90:	4604      	mov	r4, r0
 8008d92:	460d      	mov	r5, r1
 8008d94:	d904      	bls.n	8008da0 <_raise_r+0x14>
 8008d96:	2316      	movs	r3, #22
 8008d98:	6003      	str	r3, [r0, #0]
 8008d9a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d9e:	bd38      	pop	{r3, r4, r5, pc}
 8008da0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008da2:	b112      	cbz	r2, 8008daa <_raise_r+0x1e>
 8008da4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008da8:	b94b      	cbnz	r3, 8008dbe <_raise_r+0x32>
 8008daa:	4620      	mov	r0, r4
 8008dac:	f000 f830 	bl	8008e10 <_getpid_r>
 8008db0:	462a      	mov	r2, r5
 8008db2:	4601      	mov	r1, r0
 8008db4:	4620      	mov	r0, r4
 8008db6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008dba:	f000 b817 	b.w	8008dec <_kill_r>
 8008dbe:	2b01      	cmp	r3, #1
 8008dc0:	d00a      	beq.n	8008dd8 <_raise_r+0x4c>
 8008dc2:	1c59      	adds	r1, r3, #1
 8008dc4:	d103      	bne.n	8008dce <_raise_r+0x42>
 8008dc6:	2316      	movs	r3, #22
 8008dc8:	6003      	str	r3, [r0, #0]
 8008dca:	2001      	movs	r0, #1
 8008dcc:	e7e7      	b.n	8008d9e <_raise_r+0x12>
 8008dce:	2400      	movs	r4, #0
 8008dd0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008dd4:	4628      	mov	r0, r5
 8008dd6:	4798      	blx	r3
 8008dd8:	2000      	movs	r0, #0
 8008dda:	e7e0      	b.n	8008d9e <_raise_r+0x12>

08008ddc <raise>:
 8008ddc:	4b02      	ldr	r3, [pc, #8]	; (8008de8 <raise+0xc>)
 8008dde:	4601      	mov	r1, r0
 8008de0:	6818      	ldr	r0, [r3, #0]
 8008de2:	f7ff bfd3 	b.w	8008d8c <_raise_r>
 8008de6:	bf00      	nop
 8008de8:	2000000c 	.word	0x2000000c

08008dec <_kill_r>:
 8008dec:	b538      	push	{r3, r4, r5, lr}
 8008dee:	4d07      	ldr	r5, [pc, #28]	; (8008e0c <_kill_r+0x20>)
 8008df0:	2300      	movs	r3, #0
 8008df2:	4604      	mov	r4, r0
 8008df4:	4608      	mov	r0, r1
 8008df6:	4611      	mov	r1, r2
 8008df8:	602b      	str	r3, [r5, #0]
 8008dfa:	f7f8 fdbf 	bl	800197c <_kill>
 8008dfe:	1c43      	adds	r3, r0, #1
 8008e00:	d102      	bne.n	8008e08 <_kill_r+0x1c>
 8008e02:	682b      	ldr	r3, [r5, #0]
 8008e04:	b103      	cbz	r3, 8008e08 <_kill_r+0x1c>
 8008e06:	6023      	str	r3, [r4, #0]
 8008e08:	bd38      	pop	{r3, r4, r5, pc}
 8008e0a:	bf00      	nop
 8008e0c:	20000398 	.word	0x20000398

08008e10 <_getpid_r>:
 8008e10:	f7f8 bdac 	b.w	800196c <_getpid>

08008e14 <__sread>:
 8008e14:	b510      	push	{r4, lr}
 8008e16:	460c      	mov	r4, r1
 8008e18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e1c:	f000 f894 	bl	8008f48 <_read_r>
 8008e20:	2800      	cmp	r0, #0
 8008e22:	bfab      	itete	ge
 8008e24:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008e26:	89a3      	ldrhlt	r3, [r4, #12]
 8008e28:	181b      	addge	r3, r3, r0
 8008e2a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008e2e:	bfac      	ite	ge
 8008e30:	6563      	strge	r3, [r4, #84]	; 0x54
 8008e32:	81a3      	strhlt	r3, [r4, #12]
 8008e34:	bd10      	pop	{r4, pc}

08008e36 <__swrite>:
 8008e36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e3a:	461f      	mov	r7, r3
 8008e3c:	898b      	ldrh	r3, [r1, #12]
 8008e3e:	05db      	lsls	r3, r3, #23
 8008e40:	4605      	mov	r5, r0
 8008e42:	460c      	mov	r4, r1
 8008e44:	4616      	mov	r6, r2
 8008e46:	d505      	bpl.n	8008e54 <__swrite+0x1e>
 8008e48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e4c:	2302      	movs	r3, #2
 8008e4e:	2200      	movs	r2, #0
 8008e50:	f000 f868 	bl	8008f24 <_lseek_r>
 8008e54:	89a3      	ldrh	r3, [r4, #12]
 8008e56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e5a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008e5e:	81a3      	strh	r3, [r4, #12]
 8008e60:	4632      	mov	r2, r6
 8008e62:	463b      	mov	r3, r7
 8008e64:	4628      	mov	r0, r5
 8008e66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e6a:	f000 b817 	b.w	8008e9c <_write_r>

08008e6e <__sseek>:
 8008e6e:	b510      	push	{r4, lr}
 8008e70:	460c      	mov	r4, r1
 8008e72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e76:	f000 f855 	bl	8008f24 <_lseek_r>
 8008e7a:	1c43      	adds	r3, r0, #1
 8008e7c:	89a3      	ldrh	r3, [r4, #12]
 8008e7e:	bf15      	itete	ne
 8008e80:	6560      	strne	r0, [r4, #84]	; 0x54
 8008e82:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008e86:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008e8a:	81a3      	strheq	r3, [r4, #12]
 8008e8c:	bf18      	it	ne
 8008e8e:	81a3      	strhne	r3, [r4, #12]
 8008e90:	bd10      	pop	{r4, pc}

08008e92 <__sclose>:
 8008e92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e96:	f000 b813 	b.w	8008ec0 <_close_r>
	...

08008e9c <_write_r>:
 8008e9c:	b538      	push	{r3, r4, r5, lr}
 8008e9e:	4d07      	ldr	r5, [pc, #28]	; (8008ebc <_write_r+0x20>)
 8008ea0:	4604      	mov	r4, r0
 8008ea2:	4608      	mov	r0, r1
 8008ea4:	4611      	mov	r1, r2
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	602a      	str	r2, [r5, #0]
 8008eaa:	461a      	mov	r2, r3
 8008eac:	f7f8 fd9d 	bl	80019ea <_write>
 8008eb0:	1c43      	adds	r3, r0, #1
 8008eb2:	d102      	bne.n	8008eba <_write_r+0x1e>
 8008eb4:	682b      	ldr	r3, [r5, #0]
 8008eb6:	b103      	cbz	r3, 8008eba <_write_r+0x1e>
 8008eb8:	6023      	str	r3, [r4, #0]
 8008eba:	bd38      	pop	{r3, r4, r5, pc}
 8008ebc:	20000398 	.word	0x20000398

08008ec0 <_close_r>:
 8008ec0:	b538      	push	{r3, r4, r5, lr}
 8008ec2:	4d06      	ldr	r5, [pc, #24]	; (8008edc <_close_r+0x1c>)
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	4604      	mov	r4, r0
 8008ec8:	4608      	mov	r0, r1
 8008eca:	602b      	str	r3, [r5, #0]
 8008ecc:	f7f8 fda9 	bl	8001a22 <_close>
 8008ed0:	1c43      	adds	r3, r0, #1
 8008ed2:	d102      	bne.n	8008eda <_close_r+0x1a>
 8008ed4:	682b      	ldr	r3, [r5, #0]
 8008ed6:	b103      	cbz	r3, 8008eda <_close_r+0x1a>
 8008ed8:	6023      	str	r3, [r4, #0]
 8008eda:	bd38      	pop	{r3, r4, r5, pc}
 8008edc:	20000398 	.word	0x20000398

08008ee0 <_fstat_r>:
 8008ee0:	b538      	push	{r3, r4, r5, lr}
 8008ee2:	4d07      	ldr	r5, [pc, #28]	; (8008f00 <_fstat_r+0x20>)
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	4604      	mov	r4, r0
 8008ee8:	4608      	mov	r0, r1
 8008eea:	4611      	mov	r1, r2
 8008eec:	602b      	str	r3, [r5, #0]
 8008eee:	f7f8 fda4 	bl	8001a3a <_fstat>
 8008ef2:	1c43      	adds	r3, r0, #1
 8008ef4:	d102      	bne.n	8008efc <_fstat_r+0x1c>
 8008ef6:	682b      	ldr	r3, [r5, #0]
 8008ef8:	b103      	cbz	r3, 8008efc <_fstat_r+0x1c>
 8008efa:	6023      	str	r3, [r4, #0]
 8008efc:	bd38      	pop	{r3, r4, r5, pc}
 8008efe:	bf00      	nop
 8008f00:	20000398 	.word	0x20000398

08008f04 <_isatty_r>:
 8008f04:	b538      	push	{r3, r4, r5, lr}
 8008f06:	4d06      	ldr	r5, [pc, #24]	; (8008f20 <_isatty_r+0x1c>)
 8008f08:	2300      	movs	r3, #0
 8008f0a:	4604      	mov	r4, r0
 8008f0c:	4608      	mov	r0, r1
 8008f0e:	602b      	str	r3, [r5, #0]
 8008f10:	f7f8 fda3 	bl	8001a5a <_isatty>
 8008f14:	1c43      	adds	r3, r0, #1
 8008f16:	d102      	bne.n	8008f1e <_isatty_r+0x1a>
 8008f18:	682b      	ldr	r3, [r5, #0]
 8008f1a:	b103      	cbz	r3, 8008f1e <_isatty_r+0x1a>
 8008f1c:	6023      	str	r3, [r4, #0]
 8008f1e:	bd38      	pop	{r3, r4, r5, pc}
 8008f20:	20000398 	.word	0x20000398

08008f24 <_lseek_r>:
 8008f24:	b538      	push	{r3, r4, r5, lr}
 8008f26:	4d07      	ldr	r5, [pc, #28]	; (8008f44 <_lseek_r+0x20>)
 8008f28:	4604      	mov	r4, r0
 8008f2a:	4608      	mov	r0, r1
 8008f2c:	4611      	mov	r1, r2
 8008f2e:	2200      	movs	r2, #0
 8008f30:	602a      	str	r2, [r5, #0]
 8008f32:	461a      	mov	r2, r3
 8008f34:	f7f8 fd9c 	bl	8001a70 <_lseek>
 8008f38:	1c43      	adds	r3, r0, #1
 8008f3a:	d102      	bne.n	8008f42 <_lseek_r+0x1e>
 8008f3c:	682b      	ldr	r3, [r5, #0]
 8008f3e:	b103      	cbz	r3, 8008f42 <_lseek_r+0x1e>
 8008f40:	6023      	str	r3, [r4, #0]
 8008f42:	bd38      	pop	{r3, r4, r5, pc}
 8008f44:	20000398 	.word	0x20000398

08008f48 <_read_r>:
 8008f48:	b538      	push	{r3, r4, r5, lr}
 8008f4a:	4d07      	ldr	r5, [pc, #28]	; (8008f68 <_read_r+0x20>)
 8008f4c:	4604      	mov	r4, r0
 8008f4e:	4608      	mov	r0, r1
 8008f50:	4611      	mov	r1, r2
 8008f52:	2200      	movs	r2, #0
 8008f54:	602a      	str	r2, [r5, #0]
 8008f56:	461a      	mov	r2, r3
 8008f58:	f7f8 fd2a 	bl	80019b0 <_read>
 8008f5c:	1c43      	adds	r3, r0, #1
 8008f5e:	d102      	bne.n	8008f66 <_read_r+0x1e>
 8008f60:	682b      	ldr	r3, [r5, #0]
 8008f62:	b103      	cbz	r3, 8008f66 <_read_r+0x1e>
 8008f64:	6023      	str	r3, [r4, #0]
 8008f66:	bd38      	pop	{r3, r4, r5, pc}
 8008f68:	20000398 	.word	0x20000398

08008f6c <_init>:
 8008f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f6e:	bf00      	nop
 8008f70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f72:	bc08      	pop	{r3}
 8008f74:	469e      	mov	lr, r3
 8008f76:	4770      	bx	lr

08008f78 <_fini>:
 8008f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f7a:	bf00      	nop
 8008f7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f7e:	bc08      	pop	{r3}
 8008f80:	469e      	mov	lr, r3
 8008f82:	4770      	bx	lr
