$date
	Mon Feb 20 23:22:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module decodewb_tb $end
$var wire 4 ! srcB [3:0] $end
$var wire 4 " srcA [3:0] $end
$var wire 4 # dstM [3:0] $end
$var wire 4 $ dstE [3:0] $end
$var reg 1 % clk $end
$var reg 1 & cnd $end
$var reg 4 ' icode [3:0] $end
$var reg 4 ( rA [3:0] $end
$var reg 4 ) rB [3:0] $end
$scope module UUT $end
$var wire 1 % clk $end
$var wire 1 & cnd $end
$var wire 4 * icode [3:0] $end
$var wire 4 + rA [3:0] $end
$var wire 4 , rB [3:0] $end
$var reg 4 - dstE [3:0] $end
$var reg 4 . dstM [3:0] $end
$var reg 4 / srcA [3:0] $end
$var reg 4 0 srcB [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 0
bx /
b1111 .
b1111 -
b111 ,
b101 +
b1 *
b111 )
b101 (
b1 '
x&
x%
b1111 $
b1111 #
bx "
bx !
$end
