
EugenioProyect.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000116a8  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ae4  08011840  08011840  00021840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013324  08013324  000300fc  2**0
                  CONTENTS
  4 .ARM          00000008  08013324  08013324  00023324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801332c  0801332c  000300fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801332c  0801332c  0002332c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013330  08013330  00023330  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000fc  20000000  08013334  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002a18  200000fc  08013430  000300fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002b14  08013430  00032b14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000300fc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0003012c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00023c69  00000000  00000000  0003016f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000066ca  00000000  00000000  00053dd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000019c0  00000000  00000000  0005a4a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000138a  00000000  00000000  0005be68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e3bf  00000000  00000000  0005d1f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002b889  00000000  00000000  0007b5b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00092740  00000000  00000000  000a6e3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000069ac  00000000  00000000  0013957c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  0013ff28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200000fc 	.word	0x200000fc
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08011828 	.word	0x08011828

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000100 	.word	0x20000100
 80001d4:	08011828 	.word	0x08011828

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b970 	b.w	80004d0 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9e08      	ldr	r6, [sp, #32]
 800020e:	460d      	mov	r5, r1
 8000210:	4604      	mov	r4, r0
 8000212:	460f      	mov	r7, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4694      	mov	ip, r2
 800021c:	d965      	bls.n	80002ea <__udivmoddi4+0xe2>
 800021e:	fab2 f382 	clz	r3, r2
 8000222:	b143      	cbz	r3, 8000236 <__udivmoddi4+0x2e>
 8000224:	fa02 fc03 	lsl.w	ip, r2, r3
 8000228:	f1c3 0220 	rsb	r2, r3, #32
 800022c:	409f      	lsls	r7, r3
 800022e:	fa20 f202 	lsr.w	r2, r0, r2
 8000232:	4317      	orrs	r7, r2
 8000234:	409c      	lsls	r4, r3
 8000236:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800023a:	fa1f f58c 	uxth.w	r5, ip
 800023e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000242:	0c22      	lsrs	r2, r4, #16
 8000244:	fb0e 7711 	mls	r7, lr, r1, r7
 8000248:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800024c:	fb01 f005 	mul.w	r0, r1, r5
 8000250:	4290      	cmp	r0, r2
 8000252:	d90a      	bls.n	800026a <__udivmoddi4+0x62>
 8000254:	eb1c 0202 	adds.w	r2, ip, r2
 8000258:	f101 37ff 	add.w	r7, r1, #4294967295
 800025c:	f080 811c 	bcs.w	8000498 <__udivmoddi4+0x290>
 8000260:	4290      	cmp	r0, r2
 8000262:	f240 8119 	bls.w	8000498 <__udivmoddi4+0x290>
 8000266:	3902      	subs	r1, #2
 8000268:	4462      	add	r2, ip
 800026a:	1a12      	subs	r2, r2, r0
 800026c:	b2a4      	uxth	r4, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800027a:	fb00 f505 	mul.w	r5, r0, r5
 800027e:	42a5      	cmp	r5, r4
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x90>
 8000282:	eb1c 0404 	adds.w	r4, ip, r4
 8000286:	f100 32ff 	add.w	r2, r0, #4294967295
 800028a:	f080 8107 	bcs.w	800049c <__udivmoddi4+0x294>
 800028e:	42a5      	cmp	r5, r4
 8000290:	f240 8104 	bls.w	800049c <__udivmoddi4+0x294>
 8000294:	4464      	add	r4, ip
 8000296:	3802      	subs	r0, #2
 8000298:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029c:	1b64      	subs	r4, r4, r5
 800029e:	2100      	movs	r1, #0
 80002a0:	b11e      	cbz	r6, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40dc      	lsrs	r4, r3
 80002a4:	2300      	movs	r3, #0
 80002a6:	e9c6 4300 	strd	r4, r3, [r6]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d908      	bls.n	80002c4 <__udivmoddi4+0xbc>
 80002b2:	2e00      	cmp	r6, #0
 80002b4:	f000 80ed 	beq.w	8000492 <__udivmoddi4+0x28a>
 80002b8:	2100      	movs	r1, #0
 80002ba:	e9c6 0500 	strd	r0, r5, [r6]
 80002be:	4608      	mov	r0, r1
 80002c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c4:	fab3 f183 	clz	r1, r3
 80002c8:	2900      	cmp	r1, #0
 80002ca:	d149      	bne.n	8000360 <__udivmoddi4+0x158>
 80002cc:	42ab      	cmp	r3, r5
 80002ce:	d302      	bcc.n	80002d6 <__udivmoddi4+0xce>
 80002d0:	4282      	cmp	r2, r0
 80002d2:	f200 80f8 	bhi.w	80004c6 <__udivmoddi4+0x2be>
 80002d6:	1a84      	subs	r4, r0, r2
 80002d8:	eb65 0203 	sbc.w	r2, r5, r3
 80002dc:	2001      	movs	r0, #1
 80002de:	4617      	mov	r7, r2
 80002e0:	2e00      	cmp	r6, #0
 80002e2:	d0e2      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	e9c6 4700 	strd	r4, r7, [r6]
 80002e8:	e7df      	b.n	80002aa <__udivmoddi4+0xa2>
 80002ea:	b902      	cbnz	r2, 80002ee <__udivmoddi4+0xe6>
 80002ec:	deff      	udf	#255	; 0xff
 80002ee:	fab2 f382 	clz	r3, r2
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	f040 8090 	bne.w	8000418 <__udivmoddi4+0x210>
 80002f8:	1a8a      	subs	r2, r1, r2
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2101      	movs	r1, #1
 8000304:	fbb2 f5f7 	udiv	r5, r2, r7
 8000308:	fb07 2015 	mls	r0, r7, r5, r2
 800030c:	0c22      	lsrs	r2, r4, #16
 800030e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000312:	fb0e f005 	mul.w	r0, lr, r5
 8000316:	4290      	cmp	r0, r2
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x124>
 800031a:	eb1c 0202 	adds.w	r2, ip, r2
 800031e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x122>
 8000324:	4290      	cmp	r0, r2
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2b8>
 800032a:	4645      	mov	r5, r8
 800032c:	1a12      	subs	r2, r2, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb2 f0f7 	udiv	r0, r2, r7
 8000334:	fb07 2210 	mls	r2, r7, r0, r2
 8000338:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x14e>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 32ff 	add.w	r2, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x14c>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2c2>
 8000354:	4610      	mov	r0, r2
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800035e:	e79f      	b.n	80002a0 <__udivmoddi4+0x98>
 8000360:	f1c1 0720 	rsb	r7, r1, #32
 8000364:	408b      	lsls	r3, r1
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa05 f401 	lsl.w	r4, r5, r1
 8000372:	fa20 f307 	lsr.w	r3, r0, r7
 8000376:	40fd      	lsrs	r5, r7
 8000378:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037c:	4323      	orrs	r3, r4
 800037e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000382:	fa1f fe8c 	uxth.w	lr, ip
 8000386:	fb09 5518 	mls	r5, r9, r8, r5
 800038a:	0c1c      	lsrs	r4, r3, #16
 800038c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000390:	fb08 f50e 	mul.w	r5, r8, lr
 8000394:	42a5      	cmp	r5, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	fa00 f001 	lsl.w	r0, r0, r1
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b0>
 80003a0:	eb1c 0404 	adds.w	r4, ip, r4
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2b4>
 80003ac:	42a5      	cmp	r5, r4
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2b4>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4464      	add	r4, ip
 80003b8:	1b64      	subs	r4, r4, r5
 80003ba:	b29d      	uxth	r5, r3
 80003bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c0:	fb09 4413 	mls	r4, r9, r3, r4
 80003c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1da>
 80003d0:	eb1c 0404 	adds.w	r4, ip, r4
 80003d4:	f103 35ff 	add.w	r5, r3, #4294967295
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2ac>
 80003da:	45a6      	cmp	lr, r4
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2ac>
 80003de:	3b02      	subs	r3, #2
 80003e0:	4464      	add	r4, ip
 80003e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003e6:	fba3 9502 	umull	r9, r5, r3, r2
 80003ea:	eba4 040e 	sub.w	r4, r4, lr
 80003ee:	42ac      	cmp	r4, r5
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46ae      	mov	lr, r5
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x29c>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x298>
 80003f8:	b156      	cbz	r6, 8000410 <__udivmoddi4+0x208>
 80003fa:	ebb0 0208 	subs.w	r2, r0, r8
 80003fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000402:	fa04 f707 	lsl.w	r7, r4, r7
 8000406:	40ca      	lsrs	r2, r1
 8000408:	40cc      	lsrs	r4, r1
 800040a:	4317      	orrs	r7, r2
 800040c:	e9c6 7400 	strd	r7, r4, [r6]
 8000410:	4618      	mov	r0, r3
 8000412:	2100      	movs	r1, #0
 8000414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000418:	f1c3 0120 	rsb	r1, r3, #32
 800041c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000420:	fa20 f201 	lsr.w	r2, r0, r1
 8000424:	fa25 f101 	lsr.w	r1, r5, r1
 8000428:	409d      	lsls	r5, r3
 800042a:	432a      	orrs	r2, r5
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb1 f0f7 	udiv	r0, r1, r7
 8000438:	fb07 1510 	mls	r5, r7, r0, r1
 800043c:	0c11      	lsrs	r1, r2, #16
 800043e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000442:	fb00 f50e 	mul.w	r5, r0, lr
 8000446:	428d      	cmp	r5, r1
 8000448:	fa04 f403 	lsl.w	r4, r4, r3
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x258>
 800044e:	eb1c 0101 	adds.w	r1, ip, r1
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b0>
 8000458:	428d      	cmp	r5, r1
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b0>
 800045c:	3802      	subs	r0, #2
 800045e:	4461      	add	r1, ip
 8000460:	1b49      	subs	r1, r1, r5
 8000462:	b292      	uxth	r2, r2
 8000464:	fbb1 f5f7 	udiv	r5, r1, r7
 8000468:	fb07 1115 	mls	r1, r7, r5, r1
 800046c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000470:	fb05 f10e 	mul.w	r1, r5, lr
 8000474:	4291      	cmp	r1, r2
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x282>
 8000478:	eb1c 0202 	adds.w	r2, ip, r2
 800047c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 8000482:	4291      	cmp	r1, r2
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000486:	3d02      	subs	r5, #2
 8000488:	4462      	add	r2, ip
 800048a:	1a52      	subs	r2, r2, r1
 800048c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0xfc>
 8000492:	4631      	mov	r1, r6
 8000494:	4630      	mov	r0, r6
 8000496:	e708      	b.n	80002aa <__udivmoddi4+0xa2>
 8000498:	4639      	mov	r1, r7
 800049a:	e6e6      	b.n	800026a <__udivmoddi4+0x62>
 800049c:	4610      	mov	r0, r2
 800049e:	e6fb      	b.n	8000298 <__udivmoddi4+0x90>
 80004a0:	4548      	cmp	r0, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f0>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004ac:	3b01      	subs	r3, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f0>
 80004b0:	4645      	mov	r5, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x282>
 80004b4:	462b      	mov	r3, r5
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1da>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x258>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b0>
 80004c0:	3d02      	subs	r5, #2
 80004c2:	4462      	add	r2, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x124>
 80004c6:	4608      	mov	r0, r1
 80004c8:	e70a      	b.n	80002e0 <__udivmoddi4+0xd8>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x14e>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 80004d4:	b590      	push	{r4, r7, lr}
 80004d6:	b085      	sub	sp, #20
 80004d8:	af00      	add	r7, sp, #0
 80004da:	4603      	mov	r3, r0
 80004dc:	603a      	str	r2, [r7, #0]
 80004de:	80fb      	strh	r3, [r7, #6]
 80004e0:	460b      	mov	r3, r1
 80004e2:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 80004e4:	2300      	movs	r3, #0
 80004e6:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 80004e8:	2200      	movs	r2, #0
 80004ea:	6839      	ldr	r1, [r7, #0]
 80004ec:	481c      	ldr	r0, [pc, #112]	; (8000560 <AUDIO_OUT_Init+0x8c>)
 80004ee:	f000 f8f9 	bl	80006e4 <AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 80004f2:	4b1b      	ldr	r3, [pc, #108]	; (8000560 <AUDIO_OUT_Init+0x8c>)
 80004f4:	4a1b      	ldr	r2, [pc, #108]	; (8000564 <AUDIO_OUT_Init+0x90>)
 80004f6:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 80004f8:	4819      	ldr	r0, [pc, #100]	; (8000560 <AUDIO_OUT_Init+0x8c>)
 80004fa:	f006 ffc5 	bl	8007488 <HAL_I2S_GetState>
 80004fe:	4603      	mov	r3, r0
 8000500:	2b00      	cmp	r3, #0
 8000502:	d103      	bne.n	800050c <AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 8000504:	2100      	movs	r1, #0
 8000506:	4816      	ldr	r0, [pc, #88]	; (8000560 <AUDIO_OUT_Init+0x8c>)
 8000508:	f000 f94a 	bl	80007a0 <AUDIO_OUT_MspInit>
  }

  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 800050c:	6838      	ldr	r0, [r7, #0]
 800050e:	f000 fa0f 	bl	8000930 <I2S3_Init>
 8000512:	4603      	mov	r3, r0
 8000514:	2b00      	cmp	r3, #0
 8000516:	d001      	beq.n	800051c <AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 8000518:	2301      	movs	r3, #1
 800051a:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == AUDIO_OK)
 800051c:	7bfb      	ldrb	r3, [r7, #15]
 800051e:	2b00      	cmp	r3, #0
 8000520:	d10e      	bne.n	8000540 <AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 8000522:	4b11      	ldr	r3, [pc, #68]	; (8000568 <AUDIO_OUT_Init+0x94>)
 8000524:	689b      	ldr	r3, [r3, #8]
 8000526:	2094      	movs	r0, #148	; 0x94
 8000528:	4798      	blx	r3
 800052a:	4603      	mov	r3, r0
 800052c:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8000530:	2be0      	cmp	r3, #224	; 0xe0
 8000532:	d103      	bne.n	800053c <AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 8000534:	4b0d      	ldr	r3, [pc, #52]	; (800056c <AUDIO_OUT_Init+0x98>)
 8000536:	4a0c      	ldr	r2, [pc, #48]	; (8000568 <AUDIO_OUT_Init+0x94>)
 8000538:	601a      	str	r2, [r3, #0]
 800053a:	e001      	b.n	8000540 <AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 800053c:	2301      	movs	r3, #1
 800053e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 8000540:	7bfb      	ldrb	r3, [r7, #15]
 8000542:	2b00      	cmp	r3, #0
 8000544:	d107      	bne.n	8000556 <AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8000546:	4b09      	ldr	r3, [pc, #36]	; (800056c <AUDIO_OUT_Init+0x98>)
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	681c      	ldr	r4, [r3, #0]
 800054c:	797a      	ldrb	r2, [r7, #5]
 800054e:	88f9      	ldrh	r1, [r7, #6]
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	2094      	movs	r0, #148	; 0x94
 8000554:	47a0      	blx	r4
  }
  
  return ret;
 8000556:	7bfb      	ldrb	r3, [r7, #15]
}
 8000558:	4618      	mov	r0, r3
 800055a:	3714      	adds	r7, #20
 800055c:	46bd      	mov	sp, r7
 800055e:	bd90      	pop	{r4, r7, pc}
 8000560:	2000011c 	.word	0x2000011c
 8000564:	40003c00 	.word	0x40003c00
 8000568:	20000004 	.word	0x20000004
 800056c:	20000118 	.word	0x20000118

08000570 <AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 800057a:	4b10      	ldr	r3, [pc, #64]	; (80005bc <AUDIO_OUT_Play+0x4c>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	68db      	ldr	r3, [r3, #12]
 8000580:	683a      	ldr	r2, [r7, #0]
 8000582:	b292      	uxth	r2, r2
 8000584:	6879      	ldr	r1, [r7, #4]
 8000586:	2094      	movs	r0, #148	; 0x94
 8000588:	4798      	blx	r3
 800058a:	4603      	mov	r3, r0
 800058c:	2b00      	cmp	r3, #0
 800058e:	d001      	beq.n	8000594 <AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 8000590:	2301      	movs	r3, #1
 8000592:	e00f      	b.n	80005b4 <AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800059a:	d203      	bcs.n	80005a4 <AUDIO_OUT_Play+0x34>
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	085b      	lsrs	r3, r3, #1
 80005a0:	b29b      	uxth	r3, r3
 80005a2:	e001      	b.n	80005a8 <AUDIO_OUT_Play+0x38>
 80005a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005a8:	461a      	mov	r2, r3
 80005aa:	6879      	ldr	r1, [r7, #4]
 80005ac:	4804      	ldr	r0, [pc, #16]	; (80005c0 <AUDIO_OUT_Play+0x50>)
 80005ae:	f006 fbe9 	bl	8006d84 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80005b2:	2300      	movs	r3, #0
  }
}
 80005b4:	4618      	mov	r0, r3
 80005b6:	3708      	adds	r7, #8
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	20000118 	.word	0x20000118
 80005c0:	2000011c 	.word	0x2000011c

080005c4 <AUDIO_OUT_Pause>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Pause(void)
{    
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Pause(AUDIO_I2C_ADDRESS) != 0)
 80005c8:	4b07      	ldr	r3, [pc, #28]	; (80005e8 <AUDIO_OUT_Pause+0x24>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	691b      	ldr	r3, [r3, #16]
 80005ce:	2094      	movs	r0, #148	; 0x94
 80005d0:	4798      	blx	r3
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d001      	beq.n	80005dc <AUDIO_OUT_Pause+0x18>
  {
    return AUDIO_ERROR;
 80005d8:	2301      	movs	r3, #1
 80005da:	e003      	b.n	80005e4 <AUDIO_OUT_Pause+0x20>
  }
  else
  {
    /* Call the Media layer pause function */
    HAL_I2S_DMAPause(&hAudioOutI2s);
 80005dc:	4803      	ldr	r0, [pc, #12]	; (80005ec <AUDIO_OUT_Pause+0x28>)
 80005de:	f006 fc79 	bl	8006ed4 <HAL_I2S_DMAPause>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80005e2:	2300      	movs	r3, #0
  }
}
 80005e4:	4618      	mov	r0, r3
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	20000118 	.word	0x20000118
 80005ec:	2000011c 	.word	0x2000011c

080005f0 <AUDIO_OUT_Resume>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Resume(void)
{    
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Resume(AUDIO_I2C_ADDRESS) != 0)
 80005f4:	4b07      	ldr	r3, [pc, #28]	; (8000614 <AUDIO_OUT_Resume+0x24>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	695b      	ldr	r3, [r3, #20]
 80005fa:	2094      	movs	r0, #148	; 0x94
 80005fc:	4798      	blx	r3
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d001      	beq.n	8000608 <AUDIO_OUT_Resume+0x18>
  {
    return AUDIO_ERROR;
 8000604:	2301      	movs	r3, #1
 8000606:	e003      	b.n	8000610 <AUDIO_OUT_Resume+0x20>
  }
  else
  {
    /* Call the Media layer resume function */
    HAL_I2S_DMAResume(&hAudioOutI2s);
 8000608:	4803      	ldr	r0, [pc, #12]	; (8000618 <AUDIO_OUT_Resume+0x28>)
 800060a:	f006 fcc5 	bl	8006f98 <HAL_I2S_DMAResume>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800060e:	2300      	movs	r3, #0
  }
}
 8000610:	4618      	mov	r0, r3
 8000612:	bd80      	pop	{r7, pc}
 8000614:	20000118 	.word	0x20000118
 8000618:	2000011c 	.word	0x2000011c

0800061c <AUDIO_OUT_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically). 
  *                            Then need to reconfigure the Codec after power on.  
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Stop(uint32_t Option)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
  /* Call DMA Stop to disable DMA stream before stopping codec */
  HAL_I2S_DMAStop(&hAudioOutI2s);
 8000624:	480e      	ldr	r0, [pc, #56]	; (8000660 <AUDIO_OUT_Stop+0x44>)
 8000626:	f006 fd4b 	bl	80070c0 <HAL_I2S_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(pAudioDrv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 800062a:	4b0e      	ldr	r3, [pc, #56]	; (8000664 <AUDIO_OUT_Stop+0x48>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	699b      	ldr	r3, [r3, #24]
 8000630:	6879      	ldr	r1, [r7, #4]
 8000632:	2094      	movs	r0, #148	; 0x94
 8000634:	4798      	blx	r3
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <AUDIO_OUT_Stop+0x24>
  {
    return AUDIO_ERROR;
 800063c:	2301      	movs	r3, #1
 800063e:	e00b      	b.n	8000658 <AUDIO_OUT_Stop+0x3c>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	2b01      	cmp	r3, #1
 8000644:	d107      	bne.n	8000656 <AUDIO_OUT_Stop+0x3a>
    { 
      /* Wait at least 1ms */
      HAL_Delay(1);
 8000646:	2001      	movs	r0, #1
 8000648:	f002 fb76 	bl	8002d38 <HAL_Delay>
      
      /* Reset the pin */
      HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 800064c:	2200      	movs	r2, #0
 800064e:	2110      	movs	r1, #16
 8000650:	4805      	ldr	r0, [pc, #20]	; (8000668 <AUDIO_OUT_Stop+0x4c>)
 8000652:	f003 fb6f 	bl	8003d34 <HAL_GPIO_WritePin>
    }
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8000656:	2300      	movs	r3, #0
  }
}
 8000658:	4618      	mov	r0, r3
 800065a:	3708      	adds	r7, #8
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	2000011c 	.word	0x2000011c
 8000664:	20000118 	.word	0x20000118
 8000668:	40020c00 	.word	0x40020c00

0800066c <AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
  *         Mute and 100 for Max volume level).
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_SetVolume(uint8_t Volume)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if(pAudioDrv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 8000676:	4b08      	ldr	r3, [pc, #32]	; (8000698 <AUDIO_OUT_SetVolume+0x2c>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	6a1b      	ldr	r3, [r3, #32]
 800067c:	79fa      	ldrb	r2, [r7, #7]
 800067e:	4611      	mov	r1, r2
 8000680:	2094      	movs	r0, #148	; 0x94
 8000682:	4798      	blx	r3
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 800068a:	2301      	movs	r3, #1
 800068c:	e000      	b.n	8000690 <AUDIO_OUT_SetVolume+0x24>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800068e:	2300      	movs	r3, #0
  }
}
 8000690:	4618      	mov	r0, r3
 8000692:	3708      	adds	r7, #8
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	20000118 	.word	0x20000118

0800069c <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a04      	ldr	r2, [pc, #16]	; (80006bc <HAL_I2S_TxCpltCallback+0x20>)
 80006aa:	4293      	cmp	r3, r2
 80006ac:	d101      	bne.n	80006b2 <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    AUDIO_OUT_TransferComplete_CallBack();
 80006ae:	f002 fa7f 	bl	8002bb0 <AUDIO_OUT_TransferComplete_CallBack>
  }
}
 80006b2:	bf00      	nop
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	40003c00 	.word	0x40003c00

080006c0 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	4a04      	ldr	r2, [pc, #16]	; (80006e0 <HAL_I2S_TxHalfCpltCallback+0x20>)
 80006ce:	4293      	cmp	r3, r2
 80006d0:	d101      	bne.n	80006d6 <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    AUDIO_OUT_HalfTransfer_CallBack();
 80006d2:	f002 fa81 	bl	8002bd8 <AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 80006d6:	bf00      	nop
 80006d8:	3708      	adds	r7, #8
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	40003c00 	.word	0x40003c00

080006e4 <AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b08c      	sub	sp, #48	; 0x30
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	60b9      	str	r1, [r7, #8]
 80006ee:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 80006f0:	2300      	movs	r3, #0
 80006f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80006f6:	23ff      	movs	r3, #255	; 0xff
 80006f8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  
  for(index = 0; index < 8; index++)
 80006fc:	2300      	movs	r3, #0
 80006fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000702:	e010      	b.n	8000726 <AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 8000704:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000708:	4a22      	ldr	r2, [pc, #136]	; (8000794 <AUDIO_OUT_ClockConfig+0xb0>)
 800070a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800070e:	68ba      	ldr	r2, [r7, #8]
 8000710:	429a      	cmp	r2, r3
 8000712:	d103      	bne.n	800071c <AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 8000714:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000718:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  for(index = 0; index < 8; index++)
 800071c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000720:	3301      	adds	r3, #1
 8000722:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000726:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800072a:	2b07      	cmp	r3, #7
 800072c:	d9ea      	bls.n	8000704 <AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 800072e:	f107 0314 	add.w	r3, r7, #20
 8000732:	4618      	mov	r0, r3
 8000734:	f008 f80e 	bl	8008754 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8000738:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800073c:	f003 0307 	and.w	r3, r3, #7
 8000740:	2b00      	cmp	r3, #0
 8000742:	d115      	bne.n	8000770 <AUDIO_OUT_ClockConfig+0x8c>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) ï¿½ (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000744:	2301      	movs	r3, #1
 8000746:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SM = 8;
 8000748:	2308      	movs	r3, #8
 800074a:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 800074c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000750:	4a11      	ldr	r2, [pc, #68]	; (8000798 <AUDIO_OUT_ClockConfig+0xb4>)
 8000752:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000756:	61fb      	str	r3, [r7, #28]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8000758:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800075c:	4a0f      	ldr	r2, [pc, #60]	; (800079c <AUDIO_OUT_ClockConfig+0xb8>)
 800075e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000762:	623b      	str	r3, [r7, #32]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8000764:	f107 0314 	add.w	r3, r7, #20
 8000768:	4618      	mov	r0, r3
 800076a:	f007 ff03 	bl	8008574 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PLLI2S.PLLI2SM = 8;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 800076e:	e00d      	b.n	800078c <AUDIO_OUT_ClockConfig+0xa8>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000770:	2301      	movs	r3, #1
 8000772:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SM = 8;
 8000774:	2308      	movs	r3, #8
 8000776:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8000778:	f44f 7381 	mov.w	r3, #258	; 0x102
 800077c:	61fb      	str	r3, [r7, #28]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 800077e:	2303      	movs	r3, #3
 8000780:	623b      	str	r3, [r7, #32]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8000782:	f107 0314 	add.w	r3, r7, #20
 8000786:	4618      	mov	r0, r3
 8000788:	f007 fef4 	bl	8008574 <HAL_RCCEx_PeriphCLKConfig>
}
 800078c:	bf00      	nop
 800078e:	3730      	adds	r7, #48	; 0x30
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	08011988 	.word	0x08011988
 8000798:	080119a8 	.word	0x080119a8
 800079c:	080119c8 	.word	0x080119c8

080007a0 <AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b08c      	sub	sp, #48	; 0x30
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	61bb      	str	r3, [r7, #24]
 80007ae:	4b56      	ldr	r3, [pc, #344]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b2:	4a55      	ldr	r2, [pc, #340]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80007b8:	6413      	str	r3, [r2, #64]	; 0x40
 80007ba:	4b53      	ldr	r3, [pc, #332]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80007c2:	61bb      	str	r3, [r7, #24]
 80007c4:	69bb      	ldr	r3, [r7, #24]

  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	617b      	str	r3, [r7, #20]
 80007ca:	4b4f      	ldr	r3, [pc, #316]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	4a4e      	ldr	r2, [pc, #312]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007d0:	f043 0304 	orr.w	r3, r3, #4
 80007d4:	6313      	str	r3, [r2, #48]	; 0x30
 80007d6:	4b4c      	ldr	r3, [pc, #304]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007da:	f003 0304 	and.w	r3, r3, #4
 80007de:	617b      	str	r3, [r7, #20]
 80007e0:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	613b      	str	r3, [r7, #16]
 80007e6:	4b48      	ldr	r3, [pc, #288]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	4a47      	ldr	r2, [pc, #284]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007ec:	f043 0301 	orr.w	r3, r3, #1
 80007f0:	6313      	str	r3, [r2, #48]	; 0x30
 80007f2:	4b45      	ldr	r3, [pc, #276]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f6:	f003 0301 	and.w	r3, r3, #1
 80007fa:	613b      	str	r3, [r7, #16]
 80007fc:	693b      	ldr	r3, [r7, #16]

  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 80007fe:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000802:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8000804:	2302      	movs	r3, #2
 8000806:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8000808:	2300      	movs	r3, #0
 800080a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 800080c:	2302      	movs	r3, #2
 800080e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 8000810:	2306      	movs	r3, #6
 8000812:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 8000814:	f107 031c 	add.w	r3, r7, #28
 8000818:	4619      	mov	r1, r3
 800081a:	483c      	ldr	r0, [pc, #240]	; (800090c <AUDIO_OUT_MspInit+0x16c>)
 800081c:	f003 f822 	bl	8003864 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8000820:	2310      	movs	r3, #16
 8000822:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 8000824:	f107 031c 	add.w	r3, r7, #28
 8000828:	4619      	mov	r1, r3
 800082a:	4839      	ldr	r0, [pc, #228]	; (8000910 <AUDIO_OUT_MspInit+0x170>)
 800082c:	f003 f81a 	bl	8003864 <HAL_GPIO_Init>

  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8000830:	2300      	movs	r3, #0
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	4b34      	ldr	r3, [pc, #208]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 8000836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000838:	4a33      	ldr	r2, [pc, #204]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 800083a:	f043 0304 	orr.w	r3, r3, #4
 800083e:	6313      	str	r3, [r2, #48]	; 0x30
 8000840:	4b31      	ldr	r3, [pc, #196]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 8000842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000844:	f003 0304 	and.w	r3, r3, #4
 8000848:	60fb      	str	r3, [r7, #12]
 800084a:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 800084c:	2380      	movs	r3, #128	; 0x80
 800084e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8000850:	f107 031c 	add.w	r3, r7, #28
 8000854:	4619      	mov	r1, r3
 8000856:	482d      	ldr	r0, [pc, #180]	; (800090c <AUDIO_OUT_MspInit+0x16c>)
 8000858:	f003 f804 	bl	8003864 <HAL_GPIO_Init>

  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 800085c:	2300      	movs	r3, #0
 800085e:	60bb      	str	r3, [r7, #8]
 8000860:	4b29      	ldr	r3, [pc, #164]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 8000862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000864:	4a28      	ldr	r2, [pc, #160]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 8000866:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800086a:	6313      	str	r3, [r2, #48]	; 0x30
 800086c:	4b26      	ldr	r3, [pc, #152]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 800086e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000870:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000874:	60bb      	str	r3, [r7, #8]
 8000876:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a25      	ldr	r2, [pc, #148]	; (8000914 <AUDIO_OUT_MspInit+0x174>)
 800087e:	4293      	cmp	r3, r2
 8000880:	d136      	bne.n	80008f0 <AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 8000882:	4b25      	ldr	r3, [pc, #148]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 8000884:	2200      	movs	r2, #0
 8000886:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8000888:	4b23      	ldr	r3, [pc, #140]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 800088a:	2240      	movs	r2, #64	; 0x40
 800088c:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 800088e:	4b22      	ldr	r3, [pc, #136]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 8000890:	2200      	movs	r2, #0
 8000892:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8000894:	4b20      	ldr	r3, [pc, #128]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 8000896:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800089a:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 800089c:	4b1e      	ldr	r3, [pc, #120]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 800089e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80008a2:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 80008a4:	4b1c      	ldr	r3, [pc, #112]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008aa:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 80008ac:	4b1a      	ldr	r3, [pc, #104]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 80008b2:	4b19      	ldr	r3, [pc, #100]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008b4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80008b8:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 80008ba:	4b17      	ldr	r3, [pc, #92]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008bc:	2204      	movs	r2, #4
 80008be:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80008c0:	4b15      	ldr	r3, [pc, #84]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008c2:	2203      	movs	r2, #3
 80008c4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80008c6:	4b14      	ldr	r3, [pc, #80]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80008cc:	4b12      	ldr	r3, [pc, #72]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	631a      	str	r2, [r3, #48]	; 0x30

    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 80008d2:	4b11      	ldr	r3, [pc, #68]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008d4:	4a11      	ldr	r2, [pc, #68]	; (800091c <AUDIO_OUT_MspInit+0x17c>)
 80008d6:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	4a0f      	ldr	r2, [pc, #60]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008dc:	639a      	str	r2, [r3, #56]	; 0x38
 80008de:	4a0e      	ldr	r2, [pc, #56]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 80008e4:	480c      	ldr	r0, [pc, #48]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008e6:	f002 fc0b 	bl	8003100 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 80008ea:	480b      	ldr	r0, [pc, #44]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008ec:	f002 fb5a 	bl	8002fa4 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 80008f0:	2200      	movs	r2, #0
 80008f2:	210e      	movs	r1, #14
 80008f4:	202f      	movs	r0, #47	; 0x2f
 80008f6:	f002 fb1e 	bl	8002f36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ);  
 80008fa:	202f      	movs	r0, #47	; 0x2f
 80008fc:	f002 fb37 	bl	8002f6e <HAL_NVIC_EnableIRQ>
}
 8000900:	bf00      	nop
 8000902:	3730      	adds	r7, #48	; 0x30
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	40023800 	.word	0x40023800
 800090c:	40020800 	.word	0x40020800
 8000910:	40020000 	.word	0x40020000
 8000914:	40003c00 	.word	0x40003c00
 8000918:	20000164 	.word	0x20000164
 800091c:	400260b8 	.word	0x400260b8

08000920 <AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void AUDIO_OUT_Error_CallBack(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
}
 8000924:	bf00      	nop
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr
	...

08000930 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8000938:	4b17      	ldr	r3, [pc, #92]	; (8000998 <I2S3_Init+0x68>)
 800093a:	4a18      	ldr	r2, [pc, #96]	; (800099c <I2S3_Init+0x6c>)
 800093c:	601a      	str	r2, [r3, #0]
  
  /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 800093e:	4b16      	ldr	r3, [pc, #88]	; (8000998 <I2S3_Init+0x68>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	69da      	ldr	r2, [r3, #28]
 8000944:	4b14      	ldr	r3, [pc, #80]	; (8000998 <I2S3_Init+0x68>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800094c:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 800094e:	4a12      	ldr	r2, [pc, #72]	; (8000998 <I2S3_Init+0x68>)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8000954:	4b10      	ldr	r3, [pc, #64]	; (8000998 <I2S3_Init+0x68>)
 8000956:	2200      	movs	r2, #0
 8000958:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 800095a:	4b0f      	ldr	r3, [pc, #60]	; (8000998 <I2S3_Init+0x68>)
 800095c:	2200      	movs	r2, #0
 800095e:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8000960:	4b0d      	ldr	r3, [pc, #52]	; (8000998 <I2S3_Init+0x68>)
 8000962:	2200      	movs	r2, #0
 8000964:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 8000966:	4b0c      	ldr	r3, [pc, #48]	; (8000998 <I2S3_Init+0x68>)
 8000968:	f44f 7200 	mov.w	r2, #512	; 0x200
 800096c:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 800096e:	4b0a      	ldr	r3, [pc, #40]	; (8000998 <I2S3_Init+0x68>)
 8000970:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000974:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8000976:	4b08      	ldr	r3, [pc, #32]	; (8000998 <I2S3_Init+0x68>)
 8000978:	2200      	movs	r2, #0
 800097a:	609a      	str	r2, [r3, #8]

  /* Initialize the I2S peripheral with the structure above */
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 800097c:	4806      	ldr	r0, [pc, #24]	; (8000998 <I2S3_Init+0x68>)
 800097e:	f006 f8c1 	bl	8006b04 <HAL_I2S_Init>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8000988:	2301      	movs	r3, #1
 800098a:	e000      	b.n	800098e <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 800098c:	2300      	movs	r3, #0
  }
}
 800098e:	4618      	mov	r0, r3
 8000990:	3708      	adds	r7, #8
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	2000011c 	.word	0x2000011c
 800099c:	40003c00 	.word	0x40003c00

080009a0 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f411e_discovery_audio.h) */ 
  if(hi2s->Instance == I2S3)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a04      	ldr	r2, [pc, #16]	; (80009c0 <HAL_I2S_ErrorCallback+0x20>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d101      	bne.n	80009b6 <HAL_I2S_ErrorCallback+0x16>
  {
    AUDIO_OUT_Error_CallBack();
 80009b2:	f7ff ffb5 	bl	8000920 <AUDIO_OUT_Error_CallBack>
  }
}
 80009b6:	bf00      	nop
 80009b8:	3708      	adds	r7, #8
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40003c00 	.word	0x40003c00

080009c4 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80009c8:	4814      	ldr	r0, [pc, #80]	; (8000a1c <I2Cx_Init+0x58>)
 80009ca:	f005 fcaf 	bl	800632c <HAL_I2C_GetState>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d121      	bne.n	8000a18 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance = AUDIO_I2Cx;
 80009d4:	4b11      	ldr	r3, [pc, #68]	; (8000a1c <I2Cx_Init+0x58>)
 80009d6:	4a12      	ldr	r2, [pc, #72]	; (8000a20 <I2Cx_Init+0x5c>)
 80009d8:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.OwnAddress1 =  0x43;
 80009da:	4b10      	ldr	r3, [pc, #64]	; (8000a1c <I2Cx_Init+0x58>)
 80009dc:	2243      	movs	r2, #67	; 0x43
 80009de:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.ClockSpeed = I2Cx_MAX_COMMUNICATION_FREQ;
 80009e0:	4b0e      	ldr	r3, [pc, #56]	; (8000a1c <I2Cx_Init+0x58>)
 80009e2:	4a10      	ldr	r2, [pc, #64]	; (8000a24 <I2Cx_Init+0x60>)
 80009e4:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80009e6:	4b0d      	ldr	r3, [pc, #52]	; (8000a1c <I2Cx_Init+0x58>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009ec:	4b0b      	ldr	r3, [pc, #44]	; (8000a1c <I2Cx_Init+0x58>)
 80009ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80009f2:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 80009f4:	4b09      	ldr	r3, [pc, #36]	; (8000a1c <I2Cx_Init+0x58>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2 = 0x00;
 80009fa:	4b08      	ldr	r3, [pc, #32]	; (8000a1c <I2Cx_Init+0x58>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 8000a00:	4b06      	ldr	r3, [pc, #24]	; (8000a1c <I2Cx_Init+0x58>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 8000a06:	4b05      	ldr	r3, [pc, #20]	; (8000a1c <I2Cx_Init+0x58>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 8000a0c:	4803      	ldr	r0, [pc, #12]	; (8000a1c <I2Cx_Init+0x58>)
 8000a0e:	f000 f86b 	bl	8000ae8 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8000a12:	4802      	ldr	r0, [pc, #8]	; (8000a1c <I2Cx_Init+0x58>)
 8000a14:	f004 fdca 	bl	80055ac <HAL_I2C_Init>
  }
}
 8000a18:	bf00      	nop
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	200001c4 	.word	0x200001c4
 8000a20:	40005400 	.word	0x40005400
 8000a24:	000186a0 	.word	0x000186a0

08000a28 <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b088      	sub	sp, #32
 8000a2c:	af04      	add	r7, sp, #16
 8000a2e:	4603      	mov	r3, r0
 8000a30:	80fb      	strh	r3, [r7, #6]
 8000a32:	460b      	mov	r3, r1
 8000a34:	717b      	strb	r3, [r7, #5]
 8000a36:	4613      	mov	r3, r2
 8000a38:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 8000a3e:	797b      	ldrb	r3, [r7, #5]
 8000a40:	b29a      	uxth	r2, r3
 8000a42:	4b0b      	ldr	r3, [pc, #44]	; (8000a70 <I2Cx_WriteData+0x48>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	88f9      	ldrh	r1, [r7, #6]
 8000a48:	9302      	str	r3, [sp, #8]
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	9301      	str	r3, [sp, #4]
 8000a4e:	1d3b      	adds	r3, r7, #4
 8000a50:	9300      	str	r3, [sp, #0]
 8000a52:	2301      	movs	r3, #1
 8000a54:	4807      	ldr	r0, [pc, #28]	; (8000a74 <I2Cx_WriteData+0x4c>)
 8000a56:	f005 f81b 	bl	8005a90 <HAL_I2C_Mem_Write>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000a5e:	7bfb      	ldrb	r3, [r7, #15]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <I2Cx_WriteData+0x40>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8000a64:	f000 f834 	bl	8000ad0 <I2Cx_Error>
  }
}
 8000a68:	bf00      	nop
 8000a6a:	3710      	adds	r7, #16
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	20000000 	.word	0x20000000
 8000a74:	200001c4 	.word	0x200001c4

08000a78 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b088      	sub	sp, #32
 8000a7c:	af04      	add	r7, sp, #16
 8000a7e:	4603      	mov	r3, r0
 8000a80:	460a      	mov	r2, r1
 8000a82:	80fb      	strh	r3, [r7, #6]
 8000a84:	4613      	mov	r3, r2
 8000a86:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8000a90:	797b      	ldrb	r3, [r7, #5]
 8000a92:	b29a      	uxth	r2, r3
 8000a94:	4b0c      	ldr	r3, [pc, #48]	; (8000ac8 <I2Cx_ReadData+0x50>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	88f9      	ldrh	r1, [r7, #6]
 8000a9a:	9302      	str	r3, [sp, #8]
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	9301      	str	r3, [sp, #4]
 8000aa0:	f107 030e 	add.w	r3, r7, #14
 8000aa4:	9300      	str	r3, [sp, #0]
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	4808      	ldr	r0, [pc, #32]	; (8000acc <I2Cx_ReadData+0x54>)
 8000aaa:	f005 f8eb 	bl	8005c84 <HAL_I2C_Mem_Read>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000ab2:	7bfb      	ldrb	r3, [r7, #15]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <I2Cx_ReadData+0x44>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8000ab8:	f000 f80a 	bl	8000ad0 <I2Cx_Error>
  }
  return value;
 8000abc:	7bbb      	ldrb	r3, [r7, #14]
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3710      	adds	r7, #16
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	20000000 	.word	0x20000000
 8000acc:	200001c4 	.word	0x200001c4

08000ad0 <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function.
  */
static void I2Cx_Error(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8000ad4:	4803      	ldr	r0, [pc, #12]	; (8000ae4 <I2Cx_Error+0x14>)
 8000ad6:	f004 fead 	bl	8005834 <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 8000ada:	f7ff ff73 	bl	80009c4 <I2Cx_Init>
}
 8000ade:	bf00      	nop
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	200001c4 	.word	0x200001c4

08000ae8 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Init.
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b08a      	sub	sp, #40	; 0x28
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the I2C peripheral */
  AUDIO_I2Cx_CLOCK_ENABLE();
 8000af0:	2300      	movs	r3, #0
 8000af2:	613b      	str	r3, [r7, #16]
 8000af4:	4b25      	ldr	r3, [pc, #148]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af8:	4a24      	ldr	r2, [pc, #144]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000afa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000afe:	6413      	str	r3, [r2, #64]	; 0x40
 8000b00:	4b22      	ldr	r3, [pc, #136]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b08:	613b      	str	r3, [r7, #16]
 8000b0a:	693b      	ldr	r3, [r7, #16]

  /* Enable SCK and SDA GPIO clocks */
  AUDIO_I2Cx_GPIO_CLK_ENABLE();
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	60fb      	str	r3, [r7, #12]
 8000b10:	4b1e      	ldr	r3, [pc, #120]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b14:	4a1d      	ldr	r2, [pc, #116]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b16:	f043 0302 	orr.w	r3, r3, #2
 8000b1a:	6313      	str	r3, [r2, #48]	; 0x30
 8000b1c:	4b1b      	ldr	r3, [pc, #108]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b20:	f003 0302 	and.w	r3, r3, #2
 8000b24:	60fb      	str	r3, [r7, #12]
 8000b26:	68fb      	ldr	r3, [r7, #12]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = AUDIO_I2Cx_SDA_PIN | AUDIO_I2Cx_SCL_PIN;
 8000b28:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000b2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
 8000b2e:	2312      	movs	r3, #18
 8000b30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000b32:	2300      	movs	r3, #0
 8000b34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000b36:	2302      	movs	r3, #2
 8000b38:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = AUDIO_I2Cx_AF;
 8000b3a:	2304      	movs	r3, #4
 8000b3c:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(AUDIO_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8000b3e:	f107 0314 	add.w	r3, r7, #20
 8000b42:	4619      	mov	r1, r3
 8000b44:	4812      	ldr	r0, [pc, #72]	; (8000b90 <I2Cx_MspInit+0xa8>)
 8000b46:	f002 fe8d 	bl	8003864 <HAL_GPIO_Init>

  /* Force the I2C peripheral clock reset */
  AUDIO_I2Cx_FORCE_RESET();
 8000b4a:	4b10      	ldr	r3, [pc, #64]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b4c:	6a1b      	ldr	r3, [r3, #32]
 8000b4e:	4a0f      	ldr	r2, [pc, #60]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b50:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b54:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  AUDIO_I2Cx_RELEASE_RESET();
 8000b56:	4b0d      	ldr	r3, [pc, #52]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b58:	6a1b      	ldr	r3, [r3, #32]
 8000b5a:	4a0c      	ldr	r2, [pc, #48]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b5c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000b60:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8000b62:	2200      	movs	r2, #0
 8000b64:	210f      	movs	r1, #15
 8000b66:	201f      	movs	r0, #31
 8000b68:	f002 f9e5 	bl	8002f36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_I2Cx_EV_IRQn);
 8000b6c:	201f      	movs	r0, #31
 8000b6e:	f002 f9fe 	bl	8002f6e <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8000b72:	2200      	movs	r2, #0
 8000b74:	210f      	movs	r1, #15
 8000b76:	2020      	movs	r0, #32
 8000b78:	f002 f9dd 	bl	8002f36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_I2Cx_ER_IRQn);
 8000b7c:	2020      	movs	r0, #32
 8000b7e:	f002 f9f6 	bl	8002f6e <HAL_NVIC_EnableIRQ>
}
 8000b82:	bf00      	nop
 8000b84:	3728      	adds	r7, #40	; 0x28
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	40023800 	.word	0x40023800
 8000b90:	40020400 	.word	0x40020400

08000b94 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b086      	sub	sp, #24
 8000b98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	603b      	str	r3, [r7, #0]
 8000b9e:	4b17      	ldr	r3, [pc, #92]	; (8000bfc <AUDIO_IO_Init+0x68>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba2:	4a16      	ldr	r2, [pc, #88]	; (8000bfc <AUDIO_IO_Init+0x68>)
 8000ba4:	f043 0308 	orr.w	r3, r3, #8
 8000ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8000baa:	4b14      	ldr	r3, [pc, #80]	; (8000bfc <AUDIO_IO_Init+0x68>)
 8000bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bae:	f003 0308 	and.w	r3, r3, #8
 8000bb2:	603b      	str	r3, [r7, #0]
 8000bb4:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration -------------------------------------------*/
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN;
 8000bb6:	2310      	movs	r3, #16
 8000bb8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000bbe:	2302      	movs	r3, #2
 8000bc0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);
 8000bc6:	1d3b      	adds	r3, r7, #4
 8000bc8:	4619      	mov	r1, r3
 8000bca:	480d      	ldr	r0, [pc, #52]	; (8000c00 <AUDIO_IO_Init+0x6c>)
 8000bcc:	f002 fe4a 	bl	8003864 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8000bd0:	f7ff fef8 	bl	80009c4 <I2Cx_Init>
  
  /* Power Down the codec */
  CODEC_AUDIO_POWER_OFF();
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	2110      	movs	r1, #16
 8000bd8:	4809      	ldr	r0, [pc, #36]	; (8000c00 <AUDIO_IO_Init+0x6c>)
 8000bda:	f003 f8ab 	bl	8003d34 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8000bde:	2005      	movs	r0, #5
 8000be0:	f002 f8aa 	bl	8002d38 <HAL_Delay>
  
  /* Power on the codec */
  CODEC_AUDIO_POWER_ON();
 8000be4:	2201      	movs	r2, #1
 8000be6:	2110      	movs	r1, #16
 8000be8:	4805      	ldr	r0, [pc, #20]	; (8000c00 <AUDIO_IO_Init+0x6c>)
 8000bea:	f003 f8a3 	bl	8003d34 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8000bee:	2005      	movs	r0, #5
 8000bf0:	f002 f8a2 	bl	8002d38 <HAL_Delay>
}
 8000bf4:	bf00      	nop
 8000bf6:	3718      	adds	r7, #24
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	40020c00 	.word	0x40020c00

08000c04 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void) 
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  
}
 8000c08:	bf00      	nop
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr

08000c12 <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000c12:	b580      	push	{r7, lr}
 8000c14:	b082      	sub	sp, #8
 8000c16:	af00      	add	r7, sp, #0
 8000c18:	4603      	mov	r3, r0
 8000c1a:	71fb      	strb	r3, [r7, #7]
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	71bb      	strb	r3, [r7, #6]
 8000c20:	4613      	mov	r3, r2
 8000c22:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8000c24:	79fb      	ldrb	r3, [r7, #7]
 8000c26:	b29b      	uxth	r3, r3
 8000c28:	797a      	ldrb	r2, [r7, #5]
 8000c2a:	79b9      	ldrb	r1, [r7, #6]
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f7ff fefb 	bl	8000a28 <I2Cx_WriteData>
}
 8000c32:	bf00      	nop
 8000c34:	3708      	adds	r7, #8
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}

08000c3a <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read (uint8_t Addr, uint8_t Reg)
{
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	b082      	sub	sp, #8
 8000c3e:	af00      	add	r7, sp, #0
 8000c40:	4603      	mov	r3, r0
 8000c42:	460a      	mov	r2, r1
 8000c44:	71fb      	strb	r3, [r7, #7]
 8000c46:	4613      	mov	r3, r2
 8000c48:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	b29b      	uxth	r3, r3
 8000c4e:	79ba      	ldrb	r2, [r7, #6]
 8000c50:	4611      	mov	r1, r2
 8000c52:	4618      	mov	r0, r3
 8000c54:	f7ff ff10 	bl	8000a78 <I2Cx_ReadData>
 8000c58:	4603      	mov	r3, r0
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	3708      	adds	r7, #8
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
	...

08000c64 <AUDIO_StorageParse>:

USBH_HandleTypeDef hUSBHost;
uint16_t NumObs = 0;

FRESULT AUDIO_StorageParse(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b0d6      	sub	sp, #344	; 0x158
 8000c68:	af00      	add	r7, sp, #0
  FRESULT res = FR_OK;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
  FILINFO fno;
  DIR dir;
  char *fn;


  res = f_opendir(&dir, USBHPath);
 8000c70:	1d3b      	adds	r3, r7, #4
 8000c72:	4945      	ldr	r1, [pc, #276]	; (8000d88 <AUDIO_StorageParse+0x124>)
 8000c74:	4618      	mov	r0, r3
 8000c76:	f00f ff23 	bl	8010ac0 <f_opendir>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
  FileList.ptr = 0;
 8000c80:	4b42      	ldr	r3, [pc, #264]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	f8a3 23d8 	strh.w	r2, [r3, #984]	; 0x3d8

  if(res == FR_OK)
 8000c88:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d16b      	bne.n	8000d68 <AUDIO_StorageParse+0x104>
  {
    while(Appli_state == APPLICATION_READY)
 8000c90:	e066      	b.n	8000d60 <AUDIO_StorageParse+0xfc>
    {
      res = f_readdir(&dir, &fno);
 8000c92:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8000c96:	1d3b      	adds	r3, r7, #4
 8000c98:	4611      	mov	r1, r2
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f00f ffa9 	bl	8010bf2 <f_readdir>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
      if(res != FR_OK || fno.fname[0] == 0)
 8000ca6:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d15c      	bne.n	8000d68 <AUDIO_StorageParse+0x104>
 8000cae:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8000cb2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8000cb6:	7d9b      	ldrb	r3, [r3, #22]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d055      	beq.n	8000d68 <AUDIO_StorageParse+0x104>
      {
        break;
      }
      if(fno.fname[0] == '.')
 8000cbc:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8000cc0:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8000cc4:	7d9b      	ldrb	r3, [r3, #22]
 8000cc6:	2b2e      	cmp	r3, #46	; 0x2e
 8000cc8:	d100      	bne.n	8000ccc <AUDIO_StorageParse+0x68>
      {
        continue;
 8000cca:	e049      	b.n	8000d60 <AUDIO_StorageParse+0xfc>
      }

      fn = fno.fname;
 8000ccc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000cd0:	3316      	adds	r3, #22
 8000cd2:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150

      if(FileList.ptr < FILEMGR_LIST_DEPDTH)
 8000cd6:	4b2d      	ldr	r3, [pc, #180]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000cd8:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000cdc:	2b17      	cmp	r3, #23
 8000cde:	d83f      	bhi.n	8000d60 <AUDIO_StorageParse+0xfc>
      {
        if((fno.fattrib & AM_DIR) == 0)
 8000ce0:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8000ce4:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8000ce8:	7a1b      	ldrb	r3, [r3, #8]
 8000cea:	f003 0310 	and.w	r3, r3, #16
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d136      	bne.n	8000d60 <AUDIO_StorageParse+0xfc>
        {
          if((strstr(fn, "wav")) || (strstr(fn, "WAV")))
 8000cf2:	4927      	ldr	r1, [pc, #156]	; (8000d90 <AUDIO_StorageParse+0x12c>)
 8000cf4:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 8000cf8:	f010 fce9 	bl	80116ce <strstr>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d107      	bne.n	8000d12 <AUDIO_StorageParse+0xae>
 8000d02:	4924      	ldr	r1, [pc, #144]	; (8000d94 <AUDIO_StorageParse+0x130>)
 8000d04:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 8000d08:	f010 fce1 	bl	80116ce <strstr>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d026      	beq.n	8000d60 <AUDIO_StorageParse+0xfc>
          {
            strncpy((char *)FileList.file[FileList.ptr].name, (char *)fn, FILEMGR_FILE_NAME_SIZE);
 8000d12:	4b1e      	ldr	r3, [pc, #120]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000d14:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000d18:	461a      	mov	r2, r3
 8000d1a:	4613      	mov	r3, r2
 8000d1c:	009b      	lsls	r3, r3, #2
 8000d1e:	4413      	add	r3, r2
 8000d20:	00db      	lsls	r3, r3, #3
 8000d22:	4413      	add	r3, r2
 8000d24:	4a19      	ldr	r2, [pc, #100]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000d26:	4413      	add	r3, r2
 8000d28:	3301      	adds	r3, #1
 8000d2a:	2228      	movs	r2, #40	; 0x28
 8000d2c:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 8000d30:	4618      	mov	r0, r3
 8000d32:	f010 fcb9 	bl	80116a8 <strncpy>
            FileList.file[FileList.ptr].type = FILETYPE_FILE;
 8000d36:	4b15      	ldr	r3, [pc, #84]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000d38:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	4913      	ldr	r1, [pc, #76]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000d40:	4613      	mov	r3, r2
 8000d42:	009b      	lsls	r3, r3, #2
 8000d44:	4413      	add	r3, r2
 8000d46:	00db      	lsls	r3, r3, #3
 8000d48:	4413      	add	r3, r2
 8000d4a:	440b      	add	r3, r1
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	701a      	strb	r2, [r3, #0]
            FileList.ptr++;
 8000d50:	4b0e      	ldr	r3, [pc, #56]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000d52:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000d56:	3301      	adds	r3, #1
 8000d58:	b29a      	uxth	r2, r3
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000d5c:	f8a3 23d8 	strh.w	r2, [r3, #984]	; 0x3d8
    while(Appli_state == APPLICATION_READY)
 8000d60:	4b0d      	ldr	r3, [pc, #52]	; (8000d98 <AUDIO_StorageParse+0x134>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	2b02      	cmp	r3, #2
 8000d66:	d094      	beq.n	8000c92 <AUDIO_StorageParse+0x2e>
          }
        }
      }
    }
  }
  NumObs = FileList.ptr;
 8000d68:	4b08      	ldr	r3, [pc, #32]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000d6a:	f8b3 23d8 	ldrh.w	r2, [r3, #984]	; 0x3d8
 8000d6e:	4b0b      	ldr	r3, [pc, #44]	; (8000d9c <AUDIO_StorageParse+0x138>)
 8000d70:	801a      	strh	r2, [r3, #0]
  f_closedir(&dir);
 8000d72:	1d3b      	adds	r3, r7, #4
 8000d74:	4618      	mov	r0, r3
 8000d76:	f00f ff16 	bl	8010ba6 <f_closedir>
  return res;
 8000d7a:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f507 77ac 	add.w	r7, r7, #344	; 0x158
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	20001e80 	.word	0x20001e80
 8000d8c:	20001840 	.word	0x20001840
 8000d90:	08011840 	.word	0x08011840
 8000d94:	08011844 	.word	0x08011844
 8000d98:	200026c4 	.word	0x200026c4
 8000d9c:	2000021a 	.word	0x2000021a

08000da0 <AUDIO_GetWavObjectNumber>:

uint16_t AUDIO_GetWavObjectNumber(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
	if (AUDIO_StorageParse() == FR_OK) return NumObs;
 8000da4:	f7ff ff5e 	bl	8000c64 <AUDIO_StorageParse>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d102      	bne.n	8000db4 <AUDIO_GetWavObjectNumber+0x14>
 8000dae:	4b02      	ldr	r3, [pc, #8]	; (8000db8 <AUDIO_GetWavObjectNumber+0x18>)
 8000db0:	881b      	ldrh	r3, [r3, #0]
 8000db2:	e7ff      	b.n	8000db4 <AUDIO_GetWavObjectNumber+0x14>
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	2000021a 	.word	0x2000021a

08000dbc <Mount_USB>:

void Mount_USB (void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
	fresult = f_mount(&USBHFatFS, USBHPath, 1);
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	4905      	ldr	r1, [pc, #20]	; (8000dd8 <Mount_USB+0x1c>)
 8000dc4:	4805      	ldr	r0, [pc, #20]	; (8000ddc <Mount_USB+0x20>)
 8000dc6:	f00f f887 	bl	800fed8 <f_mount>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	461a      	mov	r2, r3
 8000dce:	4b04      	ldr	r3, [pc, #16]	; (8000de0 <Mount_USB+0x24>)
 8000dd0:	701a      	strb	r2, [r3, #0]
}
 8000dd2:	bf00      	nop
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	20001e80 	.word	0x20001e80
 8000ddc:	20001e84 	.word	0x20001e84
 8000de0:	20000218 	.word	0x20000218

08000de4 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b086      	sub	sp, #24
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	607b      	str	r3, [r7, #4]
 8000dec:	4603      	mov	r3, r0
 8000dee:	81fb      	strh	r3, [r7, #14]
 8000df0:	460b      	mov	r3, r1
 8000df2:	81bb      	strh	r3, [r7, #12]
 8000df4:	4613      	mov	r3, r2
 8000df6:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8000dfc:	f7ff feca 	bl	8000b94 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8000e00:	89fb      	ldrh	r3, [r7, #14]
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	2201      	movs	r2, #1
 8000e06:	2102      	movs	r1, #2
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f000 fb01 	bl	8001410 <CODEC_IO_Write>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	461a      	mov	r2, r3
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	4413      	add	r3, r2
 8000e16:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8000e18:	89bb      	ldrh	r3, [r7, #12]
 8000e1a:	3b01      	subs	r3, #1
 8000e1c:	2b03      	cmp	r3, #3
 8000e1e:	d81b      	bhi.n	8000e58 <cs43l22_Init+0x74>
 8000e20:	a201      	add	r2, pc, #4	; (adr r2, 8000e28 <cs43l22_Init+0x44>)
 8000e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e26:	bf00      	nop
 8000e28:	08000e39 	.word	0x08000e39
 8000e2c:	08000e41 	.word	0x08000e41
 8000e30:	08000e49 	.word	0x08000e49
 8000e34:	08000e51 	.word	0x08000e51
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8000e38:	4b5b      	ldr	r3, [pc, #364]	; (8000fa8 <cs43l22_Init+0x1c4>)
 8000e3a:	22fa      	movs	r2, #250	; 0xfa
 8000e3c:	701a      	strb	r2, [r3, #0]
    break;
 8000e3e:	e00f      	b.n	8000e60 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8000e40:	4b59      	ldr	r3, [pc, #356]	; (8000fa8 <cs43l22_Init+0x1c4>)
 8000e42:	22af      	movs	r2, #175	; 0xaf
 8000e44:	701a      	strb	r2, [r3, #0]
    break;
 8000e46:	e00b      	b.n	8000e60 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 8000e48:	4b57      	ldr	r3, [pc, #348]	; (8000fa8 <cs43l22_Init+0x1c4>)
 8000e4a:	22aa      	movs	r2, #170	; 0xaa
 8000e4c:	701a      	strb	r2, [r3, #0]
    break;
 8000e4e:	e007      	b.n	8000e60 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8000e50:	4b55      	ldr	r3, [pc, #340]	; (8000fa8 <cs43l22_Init+0x1c4>)
 8000e52:	2205      	movs	r2, #5
 8000e54:	701a      	strb	r2, [r3, #0]
    break;    
 8000e56:	e003      	b.n	8000e60 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8000e58:	4b53      	ldr	r3, [pc, #332]	; (8000fa8 <cs43l22_Init+0x1c4>)
 8000e5a:	2205      	movs	r2, #5
 8000e5c:	701a      	strb	r2, [r3, #0]
    break;    
 8000e5e:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000e60:	89fb      	ldrh	r3, [r7, #14]
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	4a50      	ldr	r2, [pc, #320]	; (8000fa8 <cs43l22_Init+0x1c4>)
 8000e66:	7812      	ldrb	r2, [r2, #0]
 8000e68:	b2d2      	uxtb	r2, r2
 8000e6a:	2104      	movs	r1, #4
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f000 facf 	bl	8001410 <CODEC_IO_Write>
 8000e72:	4603      	mov	r3, r0
 8000e74:	461a      	mov	r2, r3
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	4413      	add	r3, r2
 8000e7a:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8000e7c:	89fb      	ldrh	r3, [r7, #14]
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	2281      	movs	r2, #129	; 0x81
 8000e82:	2105      	movs	r1, #5
 8000e84:	4618      	mov	r0, r3
 8000e86:	f000 fac3 	bl	8001410 <CODEC_IO_Write>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	4413      	add	r3, r2
 8000e92:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8000e94:	89fb      	ldrh	r3, [r7, #14]
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	2204      	movs	r2, #4
 8000e9a:	2106      	movs	r1, #6
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f000 fab7 	bl	8001410 <CODEC_IO_Write>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	4413      	add	r3, r2
 8000eaa:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8000eac:	7afa      	ldrb	r2, [r7, #11]
 8000eae:	89fb      	ldrh	r3, [r7, #14]
 8000eb0:	4611      	mov	r1, r2
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f000 f964 	bl	8001180 <cs43l22_SetVolume>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	697b      	ldr	r3, [r7, #20]
 8000ebc:	4413      	add	r3, r2
 8000ebe:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8000ec0:	89bb      	ldrh	r3, [r7, #12]
 8000ec2:	2b02      	cmp	r3, #2
 8000ec4:	d023      	beq.n	8000f0e <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8000ec6:	89fb      	ldrh	r3, [r7, #14]
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	2206      	movs	r2, #6
 8000ecc:	210f      	movs	r1, #15
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f000 fa9e 	bl	8001410 <CODEC_IO_Write>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	461a      	mov	r2, r3
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	4413      	add	r3, r2
 8000edc:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 8000ede:	89fb      	ldrh	r3, [r7, #14]
 8000ee0:	b2db      	uxtb	r3, r3
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	2124      	movs	r1, #36	; 0x24
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f000 fa92 	bl	8001410 <CODEC_IO_Write>
 8000eec:	4603      	mov	r3, r0
 8000eee:	461a      	mov	r2, r3
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	4413      	add	r3, r2
 8000ef4:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8000ef6:	89fb      	ldrh	r3, [r7, #14]
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	2200      	movs	r2, #0
 8000efc:	2125      	movs	r1, #37	; 0x25
 8000efe:	4618      	mov	r0, r3
 8000f00:	f000 fa86 	bl	8001410 <CODEC_IO_Write>
 8000f04:	4603      	mov	r3, r0
 8000f06:	461a      	mov	r2, r3
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	4413      	add	r3, r2
 8000f0c:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8000f0e:	89fb      	ldrh	r3, [r7, #14]
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	2200      	movs	r2, #0
 8000f14:	210a      	movs	r1, #10
 8000f16:	4618      	mov	r0, r3
 8000f18:	f000 fa7a 	bl	8001410 <CODEC_IO_Write>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	461a      	mov	r2, r3
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	4413      	add	r3, r2
 8000f24:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8000f26:	89fb      	ldrh	r3, [r7, #14]
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	2204      	movs	r2, #4
 8000f2c:	210e      	movs	r1, #14
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f000 fa6e 	bl	8001410 <CODEC_IO_Write>
 8000f34:	4603      	mov	r3, r0
 8000f36:	461a      	mov	r2, r3
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	4413      	add	r3, r2
 8000f3c:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8000f3e:	89fb      	ldrh	r3, [r7, #14]
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	2200      	movs	r2, #0
 8000f44:	2127      	movs	r1, #39	; 0x27
 8000f46:	4618      	mov	r0, r3
 8000f48:	f000 fa62 	bl	8001410 <CODEC_IO_Write>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	461a      	mov	r2, r3
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	4413      	add	r3, r2
 8000f54:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8000f56:	89fb      	ldrh	r3, [r7, #14]
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	220f      	movs	r2, #15
 8000f5c:	211f      	movs	r1, #31
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f000 fa56 	bl	8001410 <CODEC_IO_Write>
 8000f64:	4603      	mov	r3, r0
 8000f66:	461a      	mov	r2, r3
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8000f6e:	89fb      	ldrh	r3, [r7, #14]
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	220a      	movs	r2, #10
 8000f74:	211a      	movs	r1, #26
 8000f76:	4618      	mov	r0, r3
 8000f78:	f000 fa4a 	bl	8001410 <CODEC_IO_Write>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	461a      	mov	r2, r3
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	4413      	add	r3, r2
 8000f84:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8000f86:	89fb      	ldrh	r3, [r7, #14]
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	220a      	movs	r2, #10
 8000f8c:	211b      	movs	r1, #27
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f000 fa3e 	bl	8001410 <CODEC_IO_Write>
 8000f94:	4603      	mov	r3, r0
 8000f96:	461a      	mov	r2, r3
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8000f9e:	697b      	ldr	r3, [r7, #20]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3718      	adds	r7, #24
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	2000021c 	.word	0x2000021c

08000fac <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8000fb0:	f7ff fe28 	bl	8000c04 <AUDIO_IO_DeInit>
}
 8000fb4:	bf00      	nop
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 8000fc2:	f7ff fde7 	bl	8000b94 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8000fc6:	88fb      	ldrh	r3, [r7, #6]
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	2101      	movs	r1, #1
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff fe34 	bl	8000c3a <AUDIO_IO_Read>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 8000fd6:	7bfb      	ldrb	r3, [r7, #15]
 8000fd8:	f023 0307 	bic.w	r3, r3, #7
 8000fdc:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 8000fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	6039      	str	r1, [r7, #0]
 8000ff2:	80fb      	strh	r3, [r7, #6]
 8000ff4:	4613      	mov	r3, r2
 8000ff6:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8000ffc:	4b16      	ldr	r3, [pc, #88]	; (8001058 <cs43l22_Play+0x70>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b01      	cmp	r3, #1
 8001002:	d123      	bne.n	800104c <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8001004:	88fb      	ldrh	r3, [r7, #6]
 8001006:	b2db      	uxtb	r3, r3
 8001008:	2206      	movs	r2, #6
 800100a:	210e      	movs	r1, #14
 800100c:	4618      	mov	r0, r3
 800100e:	f000 f9ff 	bl	8001410 <CODEC_IO_Write>
 8001012:	4603      	mov	r3, r0
 8001014:	461a      	mov	r2, r3
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	4413      	add	r3, r2
 800101a:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800101c:	88fb      	ldrh	r3, [r7, #6]
 800101e:	2100      	movs	r1, #0
 8001020:	4618      	mov	r0, r3
 8001022:	f000 f919 	bl	8001258 <cs43l22_SetMute>
 8001026:	4602      	mov	r2, r0
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	4413      	add	r3, r2
 800102c:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 800102e:	88fb      	ldrh	r3, [r7, #6]
 8001030:	b2db      	uxtb	r3, r3
 8001032:	229e      	movs	r2, #158	; 0x9e
 8001034:	2102      	movs	r1, #2
 8001036:	4618      	mov	r0, r3
 8001038:	f000 f9ea 	bl	8001410 <CODEC_IO_Write>
 800103c:	4603      	mov	r3, r0
 800103e:	461a      	mov	r2, r3
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	4413      	add	r3, r2
 8001044:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 8001046:	4b04      	ldr	r3, [pc, #16]	; (8001058 <cs43l22_Play+0x70>)
 8001048:	2200      	movs	r2, #0
 800104a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 800104c:	68fb      	ldr	r3, [r7, #12]
}
 800104e:	4618      	mov	r0, r3
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000034 	.word	0x20000034

0800105c <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	4603      	mov	r3, r0
 8001064:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800106a:	88fb      	ldrh	r3, [r7, #6]
 800106c:	2101      	movs	r1, #1
 800106e:	4618      	mov	r0, r3
 8001070:	f000 f8f2 	bl	8001258 <cs43l22_SetMute>
 8001074:	4602      	mov	r2, r0
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	4413      	add	r3, r2
 800107a:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 800107c:	88fb      	ldrh	r3, [r7, #6]
 800107e:	b2db      	uxtb	r3, r3
 8001080:	2201      	movs	r2, #1
 8001082:	2102      	movs	r1, #2
 8001084:	4618      	mov	r0, r3
 8001086:	f000 f9c3 	bl	8001410 <CODEC_IO_Write>
 800108a:	4603      	mov	r3, r0
 800108c:	461a      	mov	r2, r3
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	4413      	add	r3, r2
 8001092:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8001094:	68fb      	ldr	r3, [r7, #12]
}
 8001096:	4618      	mov	r0, r3
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
	...

080010a0 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80010aa:	2300      	movs	r3, #0
 80010ac:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 80010ae:	2300      	movs	r3, #0
 80010b0:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80010b2:	88fb      	ldrh	r3, [r7, #6]
 80010b4:	2100      	movs	r1, #0
 80010b6:	4618      	mov	r0, r3
 80010b8:	f000 f8ce 	bl	8001258 <cs43l22_SetMute>
 80010bc:	4602      	mov	r2, r0
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	4413      	add	r3, r2
 80010c2:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 80010c4:	2300      	movs	r3, #0
 80010c6:	60bb      	str	r3, [r7, #8]
 80010c8:	e002      	b.n	80010d0 <cs43l22_Resume+0x30>
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	3301      	adds	r3, #1
 80010ce:	60bb      	str	r3, [r7, #8]
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	2bfe      	cmp	r3, #254	; 0xfe
 80010d4:	d9f9      	bls.n	80010ca <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80010d6:	88fb      	ldrh	r3, [r7, #6]
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	4a0e      	ldr	r2, [pc, #56]	; (8001114 <cs43l22_Resume+0x74>)
 80010dc:	7812      	ldrb	r2, [r2, #0]
 80010de:	b2d2      	uxtb	r2, r2
 80010e0:	2104      	movs	r1, #4
 80010e2:	4618      	mov	r0, r3
 80010e4:	f000 f994 	bl	8001410 <CODEC_IO_Write>
 80010e8:	4603      	mov	r3, r0
 80010ea:	461a      	mov	r2, r3
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	4413      	add	r3, r2
 80010f0:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 80010f2:	88fb      	ldrh	r3, [r7, #6]
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	229e      	movs	r2, #158	; 0x9e
 80010f8:	2102      	movs	r1, #2
 80010fa:	4618      	mov	r0, r3
 80010fc:	f000 f988 	bl	8001410 <CODEC_IO_Write>
 8001100:	4603      	mov	r3, r0
 8001102:	461a      	mov	r2, r3
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	4413      	add	r3, r2
 8001108:	60fb      	str	r3, [r7, #12]
  
  return counter;
 800110a:	68fb      	ldr	r3, [r7, #12]
}
 800110c:	4618      	mov	r0, r3
 800110e:	3710      	adds	r7, #16
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	2000021c 	.word	0x2000021c

08001118 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	6039      	str	r1, [r7, #0]
 8001122:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001128:	88fb      	ldrh	r3, [r7, #6]
 800112a:	2101      	movs	r1, #1
 800112c:	4618      	mov	r0, r3
 800112e:	f000 f893 	bl	8001258 <cs43l22_SetMute>
 8001132:	4602      	mov	r2, r0
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	4413      	add	r3, r2
 8001138:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 800113a:	88fb      	ldrh	r3, [r7, #6]
 800113c:	b2db      	uxtb	r3, r3
 800113e:	2204      	movs	r2, #4
 8001140:	210e      	movs	r1, #14
 8001142:	4618      	mov	r0, r3
 8001144:	f000 f964 	bl	8001410 <CODEC_IO_Write>
 8001148:	4603      	mov	r3, r0
 800114a:	461a      	mov	r2, r3
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	4413      	add	r3, r2
 8001150:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 8001152:	88fb      	ldrh	r3, [r7, #6]
 8001154:	b2db      	uxtb	r3, r3
 8001156:	229f      	movs	r2, #159	; 0x9f
 8001158:	2102      	movs	r1, #2
 800115a:	4618      	mov	r0, r3
 800115c:	f000 f958 	bl	8001410 <CODEC_IO_Write>
 8001160:	4603      	mov	r3, r0
 8001162:	461a      	mov	r2, r3
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	4413      	add	r3, r2
 8001168:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 800116a:	4b04      	ldr	r3, [pc, #16]	; (800117c <cs43l22_Stop+0x64>)
 800116c:	2201      	movs	r2, #1
 800116e:	701a      	strb	r2, [r3, #0]
  return counter;    
 8001170:	68fb      	ldr	r3, [r7, #12]
}
 8001172:	4618      	mov	r0, r3
 8001174:	3710      	adds	r7, #16
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	20000034 	.word	0x20000034

08001180 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	460a      	mov	r2, r1
 800118a:	80fb      	strh	r3, [r7, #6]
 800118c:	4613      	mov	r3, r2
 800118e:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8001190:	2300      	movs	r3, #0
 8001192:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8001194:	797b      	ldrb	r3, [r7, #5]
 8001196:	2b64      	cmp	r3, #100	; 0x64
 8001198:	d80b      	bhi.n	80011b2 <cs43l22_SetVolume+0x32>
 800119a:	797a      	ldrb	r2, [r7, #5]
 800119c:	4613      	mov	r3, r2
 800119e:	021b      	lsls	r3, r3, #8
 80011a0:	1a9b      	subs	r3, r3, r2
 80011a2:	4a25      	ldr	r2, [pc, #148]	; (8001238 <cs43l22_SetVolume+0xb8>)
 80011a4:	fb82 1203 	smull	r1, r2, r2, r3
 80011a8:	1152      	asrs	r2, r2, #5
 80011aa:	17db      	asrs	r3, r3, #31
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	e000      	b.n	80011b4 <cs43l22_SetVolume+0x34>
 80011b2:	23ff      	movs	r3, #255	; 0xff
 80011b4:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 80011b6:	7afb      	ldrb	r3, [r7, #11]
 80011b8:	2be6      	cmp	r3, #230	; 0xe6
 80011ba:	d91c      	bls.n	80011f6 <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 80011bc:	88fb      	ldrh	r3, [r7, #6]
 80011be:	b2d8      	uxtb	r0, r3
 80011c0:	7afb      	ldrb	r3, [r7, #11]
 80011c2:	3319      	adds	r3, #25
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	461a      	mov	r2, r3
 80011c8:	2120      	movs	r1, #32
 80011ca:	f000 f921 	bl	8001410 <CODEC_IO_Write>
 80011ce:	4603      	mov	r3, r0
 80011d0:	461a      	mov	r2, r3
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	4413      	add	r3, r2
 80011d6:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	b2d8      	uxtb	r0, r3
 80011dc:	7afb      	ldrb	r3, [r7, #11]
 80011de:	3319      	adds	r3, #25
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	461a      	mov	r2, r3
 80011e4:	2121      	movs	r1, #33	; 0x21
 80011e6:	f000 f913 	bl	8001410 <CODEC_IO_Write>
 80011ea:	4603      	mov	r3, r0
 80011ec:	461a      	mov	r2, r3
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	4413      	add	r3, r2
 80011f2:	60fb      	str	r3, [r7, #12]
 80011f4:	e01b      	b.n	800122e <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 80011f6:	88fb      	ldrh	r3, [r7, #6]
 80011f8:	b2d8      	uxtb	r0, r3
 80011fa:	7afb      	ldrb	r3, [r7, #11]
 80011fc:	3319      	adds	r3, #25
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	461a      	mov	r2, r3
 8001202:	2120      	movs	r1, #32
 8001204:	f000 f904 	bl	8001410 <CODEC_IO_Write>
 8001208:	4603      	mov	r3, r0
 800120a:	461a      	mov	r2, r3
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	4413      	add	r3, r2
 8001210:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 8001212:	88fb      	ldrh	r3, [r7, #6]
 8001214:	b2d8      	uxtb	r0, r3
 8001216:	7afb      	ldrb	r3, [r7, #11]
 8001218:	3319      	adds	r3, #25
 800121a:	b2db      	uxtb	r3, r3
 800121c:	461a      	mov	r2, r3
 800121e:	2121      	movs	r1, #33	; 0x21
 8001220:	f000 f8f6 	bl	8001410 <CODEC_IO_Write>
 8001224:	4603      	mov	r3, r0
 8001226:	461a      	mov	r2, r3
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	4413      	add	r3, r2
 800122c:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 800122e:	68fb      	ldr	r3, [r7, #12]
}
 8001230:	4618      	mov	r0, r3
 8001232:	3710      	adds	r7, #16
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	51eb851f 	.word	0x51eb851f

0800123c <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 800123c:	b480      	push	{r7}
 800123e:	b083      	sub	sp, #12
 8001240:	af00      	add	r7, sp, #0
 8001242:	4603      	mov	r3, r0
 8001244:	6039      	str	r1, [r7, #0]
 8001246:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001248:	2300      	movs	r3, #0
}
 800124a:	4618      	mov	r0, r3
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
	...

08001258 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	6039      	str	r1, [r7, #0]
 8001262:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001264:	2300      	movs	r3, #0
 8001266:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	2b01      	cmp	r3, #1
 800126c:	d124      	bne.n	80012b8 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 800126e:	88fb      	ldrh	r3, [r7, #6]
 8001270:	b2db      	uxtb	r3, r3
 8001272:	22ff      	movs	r2, #255	; 0xff
 8001274:	2104      	movs	r1, #4
 8001276:	4618      	mov	r0, r3
 8001278:	f000 f8ca 	bl	8001410 <CODEC_IO_Write>
 800127c:	4603      	mov	r3, r0
 800127e:	461a      	mov	r2, r3
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	4413      	add	r3, r2
 8001284:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8001286:	88fb      	ldrh	r3, [r7, #6]
 8001288:	b2db      	uxtb	r3, r3
 800128a:	2201      	movs	r2, #1
 800128c:	2122      	movs	r1, #34	; 0x22
 800128e:	4618      	mov	r0, r3
 8001290:	f000 f8be 	bl	8001410 <CODEC_IO_Write>
 8001294:	4603      	mov	r3, r0
 8001296:	461a      	mov	r2, r3
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	4413      	add	r3, r2
 800129c:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 800129e:	88fb      	ldrh	r3, [r7, #6]
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	2201      	movs	r2, #1
 80012a4:	2123      	movs	r1, #35	; 0x23
 80012a6:	4618      	mov	r0, r3
 80012a8:	f000 f8b2 	bl	8001410 <CODEC_IO_Write>
 80012ac:	4603      	mov	r3, r0
 80012ae:	461a      	mov	r2, r3
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	4413      	add	r3, r2
 80012b4:	60fb      	str	r3, [r7, #12]
 80012b6:	e025      	b.n	8001304 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 80012b8:	88fb      	ldrh	r3, [r7, #6]
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	2200      	movs	r2, #0
 80012be:	2122      	movs	r1, #34	; 0x22
 80012c0:	4618      	mov	r0, r3
 80012c2:	f000 f8a5 	bl	8001410 <CODEC_IO_Write>
 80012c6:	4603      	mov	r3, r0
 80012c8:	461a      	mov	r2, r3
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	4413      	add	r3, r2
 80012ce:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 80012d0:	88fb      	ldrh	r3, [r7, #6]
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	2200      	movs	r2, #0
 80012d6:	2123      	movs	r1, #35	; 0x23
 80012d8:	4618      	mov	r0, r3
 80012da:	f000 f899 	bl	8001410 <CODEC_IO_Write>
 80012de:	4603      	mov	r3, r0
 80012e0:	461a      	mov	r2, r3
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	4413      	add	r3, r2
 80012e6:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80012e8:	88fb      	ldrh	r3, [r7, #6]
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	4a08      	ldr	r2, [pc, #32]	; (8001310 <cs43l22_SetMute+0xb8>)
 80012ee:	7812      	ldrb	r2, [r2, #0]
 80012f0:	b2d2      	uxtb	r2, r2
 80012f2:	2104      	movs	r1, #4
 80012f4:	4618      	mov	r0, r3
 80012f6:	f000 f88b 	bl	8001410 <CODEC_IO_Write>
 80012fa:	4603      	mov	r3, r0
 80012fc:	461a      	mov	r2, r3
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	4413      	add	r3, r2
 8001302:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8001304:	68fb      	ldr	r3, [r7, #12]
}
 8001306:	4618      	mov	r0, r3
 8001308:	3710      	adds	r7, #16
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	2000021c 	.word	0x2000021c

08001314 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af00      	add	r7, sp, #0
 800131a:	4603      	mov	r3, r0
 800131c:	460a      	mov	r2, r1
 800131e:	80fb      	strh	r3, [r7, #6]
 8001320:	4613      	mov	r3, r2
 8001322:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8001324:	2300      	movs	r3, #0
 8001326:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8001328:	797b      	ldrb	r3, [r7, #5]
 800132a:	3b01      	subs	r3, #1
 800132c:	2b03      	cmp	r3, #3
 800132e:	d84b      	bhi.n	80013c8 <cs43l22_SetOutputMode+0xb4>
 8001330:	a201      	add	r2, pc, #4	; (adr r2, 8001338 <cs43l22_SetOutputMode+0x24>)
 8001332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001336:	bf00      	nop
 8001338:	08001349 	.word	0x08001349
 800133c:	08001369 	.word	0x08001369
 8001340:	08001389 	.word	0x08001389
 8001344:	080013a9 	.word	0x080013a9
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8001348:	88fb      	ldrh	r3, [r7, #6]
 800134a:	b2db      	uxtb	r3, r3
 800134c:	22fa      	movs	r2, #250	; 0xfa
 800134e:	2104      	movs	r1, #4
 8001350:	4618      	mov	r0, r3
 8001352:	f000 f85d 	bl	8001410 <CODEC_IO_Write>
 8001356:	4603      	mov	r3, r0
 8001358:	461a      	mov	r2, r3
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	4413      	add	r3, r2
 800135e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8001360:	4b24      	ldr	r3, [pc, #144]	; (80013f4 <cs43l22_SetOutputMode+0xe0>)
 8001362:	22fa      	movs	r2, #250	; 0xfa
 8001364:	701a      	strb	r2, [r3, #0]
      break;
 8001366:	e03f      	b.n	80013e8 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8001368:	88fb      	ldrh	r3, [r7, #6]
 800136a:	b2db      	uxtb	r3, r3
 800136c:	22af      	movs	r2, #175	; 0xaf
 800136e:	2104      	movs	r1, #4
 8001370:	4618      	mov	r0, r3
 8001372:	f000 f84d 	bl	8001410 <CODEC_IO_Write>
 8001376:	4603      	mov	r3, r0
 8001378:	461a      	mov	r2, r3
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	4413      	add	r3, r2
 800137e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8001380:	4b1c      	ldr	r3, [pc, #112]	; (80013f4 <cs43l22_SetOutputMode+0xe0>)
 8001382:	22af      	movs	r2, #175	; 0xaf
 8001384:	701a      	strb	r2, [r3, #0]
      break;
 8001386:	e02f      	b.n	80013e8 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8001388:	88fb      	ldrh	r3, [r7, #6]
 800138a:	b2db      	uxtb	r3, r3
 800138c:	22aa      	movs	r2, #170	; 0xaa
 800138e:	2104      	movs	r1, #4
 8001390:	4618      	mov	r0, r3
 8001392:	f000 f83d 	bl	8001410 <CODEC_IO_Write>
 8001396:	4603      	mov	r3, r0
 8001398:	461a      	mov	r2, r3
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	4413      	add	r3, r2
 800139e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 80013a0:	4b14      	ldr	r3, [pc, #80]	; (80013f4 <cs43l22_SetOutputMode+0xe0>)
 80013a2:	22aa      	movs	r2, #170	; 0xaa
 80013a4:	701a      	strb	r2, [r3, #0]
      break;
 80013a6:	e01f      	b.n	80013e8 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80013a8:	88fb      	ldrh	r3, [r7, #6]
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	2205      	movs	r2, #5
 80013ae:	2104      	movs	r1, #4
 80013b0:	4618      	mov	r0, r3
 80013b2:	f000 f82d 	bl	8001410 <CODEC_IO_Write>
 80013b6:	4603      	mov	r3, r0
 80013b8:	461a      	mov	r2, r3
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	4413      	add	r3, r2
 80013be:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80013c0:	4b0c      	ldr	r3, [pc, #48]	; (80013f4 <cs43l22_SetOutputMode+0xe0>)
 80013c2:	2205      	movs	r2, #5
 80013c4:	701a      	strb	r2, [r3, #0]
      break;    
 80013c6:	e00f      	b.n	80013e8 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80013c8:	88fb      	ldrh	r3, [r7, #6]
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	2205      	movs	r2, #5
 80013ce:	2104      	movs	r1, #4
 80013d0:	4618      	mov	r0, r3
 80013d2:	f000 f81d 	bl	8001410 <CODEC_IO_Write>
 80013d6:	4603      	mov	r3, r0
 80013d8:	461a      	mov	r2, r3
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	4413      	add	r3, r2
 80013de:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80013e0:	4b04      	ldr	r3, [pc, #16]	; (80013f4 <cs43l22_SetOutputMode+0xe0>)
 80013e2:	2205      	movs	r2, #5
 80013e4:	701a      	strb	r2, [r3, #0]
      break;
 80013e6:	bf00      	nop
  }  
  return counter;
 80013e8:	68fb      	ldr	r3, [r7, #12]
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	2000021c 	.word	0x2000021c

080013f8 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	4603      	mov	r3, r0
 8001400:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001402:	2300      	movs	r3, #0
}
 8001404:	4618      	mov	r0, r3
 8001406:	370c      	adds	r7, #12
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr

08001410 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	71fb      	strb	r3, [r7, #7]
 800141a:	460b      	mov	r3, r1
 800141c:	71bb      	strb	r3, [r7, #6]
 800141e:	4613      	mov	r3, r2
 8001420:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 8001426:	797a      	ldrb	r2, [r7, #5]
 8001428:	79b9      	ldrb	r1, [r7, #6]
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff fbf0 	bl	8000c12 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	b2db      	uxtb	r3, r3
}
 8001436:	4618      	mov	r0, r3
 8001438:	3710      	adds	r7, #16
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
	...

08001440 <display_Init>:
#include "display.h"
#include "ssd1306_oled.h"


void display_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
	//Iniciamos Pantalla//
	SSD1306_Init();
 8001444:	f000 fd86 	bl	8001f54 <SSD1306_Init>
	// MENSAJES INICIO //
	SSD1306_GotoXY(5,0);
 8001448:	2100      	movs	r1, #0
 800144a:	2005      	movs	r0, #5
 800144c:	f000 feec 	bl	8002228 <SSD1306_GotoXY>
	SSD1306_Puts("HOLA, BIENVENIDO!", &Font_7x10, WHITE);
 8001450:	2201      	movs	r2, #1
 8001452:	493d      	ldr	r1, [pc, #244]	; (8001548 <display_Init+0x108>)
 8001454:	483d      	ldr	r0, [pc, #244]	; (800154c <display_Init+0x10c>)
 8001456:	f000 ff7d 	bl	8002354 <SSD1306_Puts>
	SSD1306_GotoXY(25,20);
 800145a:	2114      	movs	r1, #20
 800145c:	2019      	movs	r0, #25
 800145e:	f000 fee3 	bl	8002228 <SSD1306_GotoXY>
	SSD1306_Puts("EUGENIO", &Font_11x18, WHITE);
 8001462:	2201      	movs	r2, #1
 8001464:	493a      	ldr	r1, [pc, #232]	; (8001550 <display_Init+0x110>)
 8001466:	483b      	ldr	r0, [pc, #236]	; (8001554 <display_Init+0x114>)
 8001468:	f000 ff74 	bl	8002354 <SSD1306_Puts>
	SSD1306_GotoXY(15,40);
 800146c:	2128      	movs	r1, #40	; 0x28
 800146e:	200f      	movs	r0, #15
 8001470:	f000 feda 	bl	8002228 <SSD1306_GotoXY>
	SSD1306_Puts("SIMULATOR", &Font_11x18, WHITE);
 8001474:	2201      	movs	r2, #1
 8001476:	4936      	ldr	r1, [pc, #216]	; (8001550 <display_Init+0x110>)
 8001478:	4837      	ldr	r0, [pc, #220]	; (8001558 <display_Init+0x118>)
 800147a:	f000 ff6b 	bl	8002354 <SSD1306_Puts>
	SSD1306_GotoXY(54,60);
 800147e:	213c      	movs	r1, #60	; 0x3c
 8001480:	2036      	movs	r0, #54	; 0x36
 8001482:	f000 fed1 	bl	8002228 <SSD1306_GotoXY>
	SSD1306_Puts("3000", &Font_7x10, WHITE);
 8001486:	2201      	movs	r2, #1
 8001488:	492f      	ldr	r1, [pc, #188]	; (8001548 <display_Init+0x108>)
 800148a:	4834      	ldr	r0, [pc, #208]	; (800155c <display_Init+0x11c>)
 800148c:	f000 ff62 	bl	8002354 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 8001490:	f000 fe24 	bl	80020dc <SSD1306_UpdateScreen>
	HAL_Delay(2000);
 8001494:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001498:	f001 fc4e 	bl	8002d38 <HAL_Delay>

	SSD1306_Clear();
 800149c:	f000 ff7f 	bl	800239e <SSD1306_Clear>
	SSD1306_GotoXY(12,0);
 80014a0:	2100      	movs	r1, #0
 80014a2:	200c      	movs	r0, #12
 80014a4:	f000 fec0 	bl	8002228 <SSD1306_GotoXY>
	SSD1306_Puts("INGENIERIA UCC", &Font_7x10, WHITE);
 80014a8:	2201      	movs	r2, #1
 80014aa:	4927      	ldr	r1, [pc, #156]	; (8001548 <display_Init+0x108>)
 80014ac:	482c      	ldr	r0, [pc, #176]	; (8001560 <display_Init+0x120>)
 80014ae:	f000 ff51 	bl	8002354 <SSD1306_Puts>
	SSD1306_GotoXY(0,20);
 80014b2:	2114      	movs	r1, #20
 80014b4:	2000      	movs	r0, #0
 80014b6:	f000 feb7 	bl	8002228 <SSD1306_GotoXY>
	SSD1306_Puts("Profesores:", &Font_7x10, WHITE);
 80014ba:	2201      	movs	r2, #1
 80014bc:	4922      	ldr	r1, [pc, #136]	; (8001548 <display_Init+0x108>)
 80014be:	4829      	ldr	r0, [pc, #164]	; (8001564 <display_Init+0x124>)
 80014c0:	f000 ff48 	bl	8002354 <SSD1306_Puts>
	SSD1306_GotoXY(0,30);
 80014c4:	211e      	movs	r1, #30
 80014c6:	2000      	movs	r0, #0
 80014c8:	f000 feae 	bl	8002228 <SSD1306_GotoXY>
	SSD1306_Puts("*Agustin Laprovitta", &Font_7x10, WHITE);
 80014cc:	2201      	movs	r2, #1
 80014ce:	491e      	ldr	r1, [pc, #120]	; (8001548 <display_Init+0x108>)
 80014d0:	4825      	ldr	r0, [pc, #148]	; (8001568 <display_Init+0x128>)
 80014d2:	f000 ff3f 	bl	8002354 <SSD1306_Puts>
	SSD1306_GotoXY(0,40);
 80014d6:	2128      	movs	r1, #40	; 0x28
 80014d8:	2000      	movs	r0, #0
 80014da:	f000 fea5 	bl	8002228 <SSD1306_GotoXY>
	SSD1306_Puts("*Martin Molina", &Font_7x10, WHITE);
 80014de:	2201      	movs	r2, #1
 80014e0:	4919      	ldr	r1, [pc, #100]	; (8001548 <display_Init+0x108>)
 80014e2:	4822      	ldr	r0, [pc, #136]	; (800156c <display_Init+0x12c>)
 80014e4:	f000 ff36 	bl	8002354 <SSD1306_Puts>
	SSD1306_GotoXY(0,50);
 80014e8:	2132      	movs	r1, #50	; 0x32
 80014ea:	2000      	movs	r0, #0
 80014ec:	f000 fe9c 	bl	8002228 <SSD1306_GotoXY>
	SSD1306_Puts("Alumno: Mateo C.", &Font_7x10, WHITE);
 80014f0:	2201      	movs	r2, #1
 80014f2:	4915      	ldr	r1, [pc, #84]	; (8001548 <display_Init+0x108>)
 80014f4:	481e      	ldr	r0, [pc, #120]	; (8001570 <display_Init+0x130>)
 80014f6:	f000 ff2d 	bl	8002354 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 80014fa:	f000 fdef 	bl	80020dc <SSD1306_UpdateScreen>
	HAL_Delay(2000);
 80014fe:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001502:	f001 fc19 	bl	8002d38 <HAL_Delay>

	 // PANTALLA HOME //
	SSD1306_Clear();
 8001506:	f000 ff4a 	bl	800239e <SSD1306_Clear>
	SSD1306_GotoXY(30,0);
 800150a:	2100      	movs	r1, #0
 800150c:	201e      	movs	r0, #30
 800150e:	f000 fe8b 	bl	8002228 <SSD1306_GotoXY>
	SSD1306_Puts("STATUS", &Font_11x18, WHITE);
 8001512:	2201      	movs	r2, #1
 8001514:	490e      	ldr	r1, [pc, #56]	; (8001550 <display_Init+0x110>)
 8001516:	4817      	ldr	r0, [pc, #92]	; (8001574 <display_Init+0x134>)
 8001518:	f000 ff1c 	bl	8002354 <SSD1306_Puts>
	SSD1306_GotoXY(8,25);
 800151c:	2119      	movs	r1, #25
 800151e:	2008      	movs	r0, #8
 8001520:	f000 fe82 	bl	8002228 <SSD1306_GotoXY>
	SSD1306_Puts("Reproduciendo...", &Font_7x10, WHITE);
 8001524:	2201      	movs	r2, #1
 8001526:	4908      	ldr	r1, [pc, #32]	; (8001548 <display_Init+0x108>)
 8001528:	4813      	ldr	r0, [pc, #76]	; (8001578 <display_Init+0x138>)
 800152a:	f000 ff13 	bl	8002354 <SSD1306_Puts>
	SSD1306_GotoXY(18,40);
 800152e:	2128      	movs	r1, #40	; 0x28
 8001530:	2012      	movs	r0, #18
 8001532:	f000 fe79 	bl	8002228 <SSD1306_GotoXY>
	SSD1306_Puts("* Musica canal derecho", &Font_7x10, WHITE);
 8001536:	2201      	movs	r2, #1
 8001538:	4903      	ldr	r1, [pc, #12]	; (8001548 <display_Init+0x108>)
 800153a:	4810      	ldr	r0, [pc, #64]	; (800157c <display_Init+0x13c>)
 800153c:	f000 ff0a 	bl	8002354 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 8001540:	f000 fdcc 	bl	80020dc <SSD1306_UpdateScreen>
}
 8001544:	bf00      	nop
 8001546:	bd80      	pop	{r7, pc}
 8001548:	20000038 	.word	0x20000038
 800154c:	08011848 	.word	0x08011848
 8001550:	20000040 	.word	0x20000040
 8001554:	0801185c 	.word	0x0801185c
 8001558:	08011864 	.word	0x08011864
 800155c:	08011870 	.word	0x08011870
 8001560:	08011878 	.word	0x08011878
 8001564:	08011888 	.word	0x08011888
 8001568:	08011894 	.word	0x08011894
 800156c:	080118a8 	.word	0x080118a8
 8001570:	080118b8 	.word	0x080118b8
 8001574:	080118cc 	.word	0x080118cc
 8001578:	080118d4 	.word	0x080118d4
 800157c:	080118e8 	.word	0x080118e8

08001580 <display_cancion>:

void display_cancion(int idx)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
	switch(idx){
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2b03      	cmp	r3, #3
 800158c:	f200 8098 	bhi.w	80016c0 <display_cancion+0x140>
 8001590:	a201      	add	r2, pc, #4	; (adr r2, 8001598 <display_cancion+0x18>)
 8001592:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001596:	bf00      	nop
 8001598:	080015a9 	.word	0x080015a9
 800159c:	080015f5 	.word	0x080015f5
 80015a0:	08001641 	.word	0x08001641
 80015a4:	08001681 	.word	0x08001681

	case 0:
		SSD1306_Clear();
 80015a8:	f000 fef9 	bl	800239e <SSD1306_Clear>
		HAL_Delay(200);
 80015ac:	20c8      	movs	r0, #200	; 0xc8
 80015ae:	f001 fbc3 	bl	8002d38 <HAL_Delay>
		SSD1306_GotoXY(30,0);
 80015b2:	2100      	movs	r1, #0
 80015b4:	201e      	movs	r0, #30
 80015b6:	f000 fe37 	bl	8002228 <SSD1306_GotoXY>
		SSD1306_Puts("STATUS", &Font_11x18, WHITE);
 80015ba:	2201      	movs	r2, #1
 80015bc:	4942      	ldr	r1, [pc, #264]	; (80016c8 <display_cancion+0x148>)
 80015be:	4843      	ldr	r0, [pc, #268]	; (80016cc <display_cancion+0x14c>)
 80015c0:	f000 fec8 	bl	8002354 <SSD1306_Puts>
		SSD1306_GotoXY(8,25);
 80015c4:	2119      	movs	r1, #25
 80015c6:	2008      	movs	r0, #8
 80015c8:	f000 fe2e 	bl	8002228 <SSD1306_GotoXY>
		SSD1306_Puts("Reproduciendo...", &Font_7x10, WHITE);
 80015cc:	2201      	movs	r2, #1
 80015ce:	4940      	ldr	r1, [pc, #256]	; (80016d0 <display_cancion+0x150>)
 80015d0:	4840      	ldr	r0, [pc, #256]	; (80016d4 <display_cancion+0x154>)
 80015d2:	f000 febf 	bl	8002354 <SSD1306_Puts>
		SSD1306_GotoXY(18,40);
 80015d6:	2128      	movs	r1, #40	; 0x28
 80015d8:	2012      	movs	r0, #18
 80015da:	f000 fe25 	bl	8002228 <SSD1306_GotoXY>
		SSD1306_Puts("* Musica canal derecho", &Font_7x10, WHITE);
 80015de:	2201      	movs	r2, #1
 80015e0:	493b      	ldr	r1, [pc, #236]	; (80016d0 <display_cancion+0x150>)
 80015e2:	483d      	ldr	r0, [pc, #244]	; (80016d8 <display_cancion+0x158>)
 80015e4:	f000 feb6 	bl	8002354 <SSD1306_Puts>
		SSD1306_UpdateScreen();
 80015e8:	f000 fd78 	bl	80020dc <SSD1306_UpdateScreen>
		HAL_Delay(200);
 80015ec:	20c8      	movs	r0, #200	; 0xc8
 80015ee:	f001 fba3 	bl	8002d38 <HAL_Delay>
		break;
 80015f2:	e065      	b.n	80016c0 <display_cancion+0x140>


	case 1:
		SSD1306_Clear();
 80015f4:	f000 fed3 	bl	800239e <SSD1306_Clear>
		HAL_Delay(200);
 80015f8:	20c8      	movs	r0, #200	; 0xc8
 80015fa:	f001 fb9d 	bl	8002d38 <HAL_Delay>
		SSD1306_GotoXY(30,0);
 80015fe:	2100      	movs	r1, #0
 8001600:	201e      	movs	r0, #30
 8001602:	f000 fe11 	bl	8002228 <SSD1306_GotoXY>
		SSD1306_Puts("STATUS", &Font_11x18, WHITE);
 8001606:	2201      	movs	r2, #1
 8001608:	492f      	ldr	r1, [pc, #188]	; (80016c8 <display_cancion+0x148>)
 800160a:	4830      	ldr	r0, [pc, #192]	; (80016cc <display_cancion+0x14c>)
 800160c:	f000 fea2 	bl	8002354 <SSD1306_Puts>
		SSD1306_GotoXY(8,25);
 8001610:	2119      	movs	r1, #25
 8001612:	2008      	movs	r0, #8
 8001614:	f000 fe08 	bl	8002228 <SSD1306_GotoXY>
		SSD1306_Puts("Reproduciendo...", &Font_7x10, WHITE);
 8001618:	2201      	movs	r2, #1
 800161a:	492d      	ldr	r1, [pc, #180]	; (80016d0 <display_cancion+0x150>)
 800161c:	482d      	ldr	r0, [pc, #180]	; (80016d4 <display_cancion+0x154>)
 800161e:	f000 fe99 	bl	8002354 <SSD1306_Puts>
		SSD1306_GotoXY(18,40);
 8001622:	2128      	movs	r1, #40	; 0x28
 8001624:	2012      	movs	r0, #18
 8001626:	f000 fdff 	bl	8002228 <SSD1306_GotoXY>
		SSD1306_Puts("* Musica dos canales", &Font_7x10, WHITE);
 800162a:	2201      	movs	r2, #1
 800162c:	4928      	ldr	r1, [pc, #160]	; (80016d0 <display_cancion+0x150>)
 800162e:	482b      	ldr	r0, [pc, #172]	; (80016dc <display_cancion+0x15c>)
 8001630:	f000 fe90 	bl	8002354 <SSD1306_Puts>
		SSD1306_UpdateScreen();
 8001634:	f000 fd52 	bl	80020dc <SSD1306_UpdateScreen>
		HAL_Delay(200);
 8001638:	20c8      	movs	r0, #200	; 0xc8
 800163a:	f001 fb7d 	bl	8002d38 <HAL_Delay>
		break;
 800163e:	e03f      	b.n	80016c0 <display_cancion+0x140>

	case 2:
		SSD1306_Clear();
 8001640:	f000 fead 	bl	800239e <SSD1306_Clear>
		SSD1306_GotoXY(30,0);
 8001644:	2100      	movs	r1, #0
 8001646:	201e      	movs	r0, #30
 8001648:	f000 fdee 	bl	8002228 <SSD1306_GotoXY>
		SSD1306_Puts("STATUS", &Font_11x18, WHITE);
 800164c:	2201      	movs	r2, #1
 800164e:	491e      	ldr	r1, [pc, #120]	; (80016c8 <display_cancion+0x148>)
 8001650:	481e      	ldr	r0, [pc, #120]	; (80016cc <display_cancion+0x14c>)
 8001652:	f000 fe7f 	bl	8002354 <SSD1306_Puts>
		SSD1306_GotoXY(8,25);
 8001656:	2119      	movs	r1, #25
 8001658:	2008      	movs	r0, #8
 800165a:	f000 fde5 	bl	8002228 <SSD1306_GotoXY>
		SSD1306_Puts("Reproduciendo...", &Font_7x10, WHITE);
 800165e:	2201      	movs	r2, #1
 8001660:	491b      	ldr	r1, [pc, #108]	; (80016d0 <display_cancion+0x150>)
 8001662:	481c      	ldr	r0, [pc, #112]	; (80016d4 <display_cancion+0x154>)
 8001664:	f000 fe76 	bl	8002354 <SSD1306_Puts>
		SSD1306_GotoXY(18,40);
 8001668:	2128      	movs	r1, #40	; 0x28
 800166a:	2012      	movs	r0, #18
 800166c:	f000 fddc 	bl	8002228 <SSD1306_GotoXY>
		SSD1306_Puts("* Normal y Murmullo ", &Font_7x10, WHITE);
 8001670:	2201      	movs	r2, #1
 8001672:	4917      	ldr	r1, [pc, #92]	; (80016d0 <display_cancion+0x150>)
 8001674:	481a      	ldr	r0, [pc, #104]	; (80016e0 <display_cancion+0x160>)
 8001676:	f000 fe6d 	bl	8002354 <SSD1306_Puts>
		SSD1306_UpdateScreen();
 800167a:	f000 fd2f 	bl	80020dc <SSD1306_UpdateScreen>
		break;
 800167e:	e01f      	b.n	80016c0 <display_cancion+0x140>



	case 3:
		SSD1306_Clear();
 8001680:	f000 fe8d 	bl	800239e <SSD1306_Clear>
		SSD1306_GotoXY(30,0);
 8001684:	2100      	movs	r1, #0
 8001686:	201e      	movs	r0, #30
 8001688:	f000 fdce 	bl	8002228 <SSD1306_GotoXY>
		SSD1306_Puts("STATUS", &Font_11x18, WHITE);
 800168c:	2201      	movs	r2, #1
 800168e:	490e      	ldr	r1, [pc, #56]	; (80016c8 <display_cancion+0x148>)
 8001690:	480e      	ldr	r0, [pc, #56]	; (80016cc <display_cancion+0x14c>)
 8001692:	f000 fe5f 	bl	8002354 <SSD1306_Puts>
		SSD1306_GotoXY(8,25);
 8001696:	2119      	movs	r1, #25
 8001698:	2008      	movs	r0, #8
 800169a:	f000 fdc5 	bl	8002228 <SSD1306_GotoXY>
		SSD1306_Puts("Reproduciendo...", &Font_7x10, WHITE);
 800169e:	2201      	movs	r2, #1
 80016a0:	490b      	ldr	r1, [pc, #44]	; (80016d0 <display_cancion+0x150>)
 80016a2:	480c      	ldr	r0, [pc, #48]	; (80016d4 <display_cancion+0x154>)
 80016a4:	f000 fe56 	bl	8002354 <SSD1306_Puts>
		SSD1306_GotoXY(18,40);
 80016a8:	2128      	movs	r1, #40	; 0x28
 80016aa:	2012      	movs	r0, #18
 80016ac:	f000 fdbc 	bl	8002228 <SSD1306_GotoXY>
		SSD1306_Puts("* Cancion", &Font_7x10, WHITE);
 80016b0:	2201      	movs	r2, #1
 80016b2:	4907      	ldr	r1, [pc, #28]	; (80016d0 <display_cancion+0x150>)
 80016b4:	480b      	ldr	r0, [pc, #44]	; (80016e4 <display_cancion+0x164>)
 80016b6:	f000 fe4d 	bl	8002354 <SSD1306_Puts>
		SSD1306_UpdateScreen();
 80016ba:	f000 fd0f 	bl	80020dc <SSD1306_UpdateScreen>

	}

}
 80016be:	e7ff      	b.n	80016c0 <display_cancion+0x140>
 80016c0:	bf00      	nop
 80016c2:	3708      	adds	r7, #8
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	20000040 	.word	0x20000040
 80016cc:	080118cc 	.word	0x080118cc
 80016d0:	20000038 	.word	0x20000038
 80016d4:	080118d4 	.word	0x080118d4
 80016d8:	080118e8 	.word	0x080118e8
 80016dc:	08011900 	.word	0x08011900
 80016e0:	08011918 	.word	0x08011918
 80016e4:	08011930 	.word	0x08011930

080016e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016ee:	2300      	movs	r3, #0
 80016f0:	607b      	str	r3, [r7, #4]
 80016f2:	4b1b      	ldr	r3, [pc, #108]	; (8001760 <MX_DMA_Init+0x78>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f6:	4a1a      	ldr	r2, [pc, #104]	; (8001760 <MX_DMA_Init+0x78>)
 80016f8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016fc:	6313      	str	r3, [r2, #48]	; 0x30
 80016fe:	4b18      	ldr	r3, [pc, #96]	; (8001760 <MX_DMA_Init+0x78>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001702:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001706:	607b      	str	r3, [r7, #4]
 8001708:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	603b      	str	r3, [r7, #0]
 800170e:	4b14      	ldr	r3, [pc, #80]	; (8001760 <MX_DMA_Init+0x78>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	4a13      	ldr	r2, [pc, #76]	; (8001760 <MX_DMA_Init+0x78>)
 8001714:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001718:	6313      	str	r3, [r2, #48]	; 0x30
 800171a:	4b11      	ldr	r3, [pc, #68]	; (8001760 <MX_DMA_Init+0x78>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001722:	603b      	str	r3, [r7, #0]
 8001724:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001726:	2200      	movs	r2, #0
 8001728:	2100      	movs	r1, #0
 800172a:	2010      	movs	r0, #16
 800172c:	f001 fc03 	bl	8002f36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001730:	2010      	movs	r0, #16
 8001732:	f001 fc1c 	bl	8002f6e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001736:	2200      	movs	r2, #0
 8001738:	2100      	movs	r1, #0
 800173a:	203a      	movs	r0, #58	; 0x3a
 800173c:	f001 fbfb 	bl	8002f36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001740:	203a      	movs	r0, #58	; 0x3a
 8001742:	f001 fc14 	bl	8002f6e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001746:	2200      	movs	r2, #0
 8001748:	2100      	movs	r1, #0
 800174a:	2046      	movs	r0, #70	; 0x46
 800174c:	f001 fbf3 	bl	8002f36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001750:	2046      	movs	r0, #70	; 0x46
 8001752:	f001 fc0c 	bl	8002f6e <HAL_NVIC_EnableIRQ>

}
 8001756:	bf00      	nop
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	40023800 	.word	0x40023800

08001764 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b08a      	sub	sp, #40	; 0x28
 8001768:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176a:	f107 0314 	add.w	r3, r7, #20
 800176e:	2200      	movs	r2, #0
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	605a      	str	r2, [r3, #4]
 8001774:	609a      	str	r2, [r3, #8]
 8001776:	60da      	str	r2, [r3, #12]
 8001778:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800177a:	2300      	movs	r3, #0
 800177c:	613b      	str	r3, [r7, #16]
 800177e:	4b50      	ldr	r3, [pc, #320]	; (80018c0 <MX_GPIO_Init+0x15c>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001782:	4a4f      	ldr	r2, [pc, #316]	; (80018c0 <MX_GPIO_Init+0x15c>)
 8001784:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001788:	6313      	str	r3, [r2, #48]	; 0x30
 800178a:	4b4d      	ldr	r3, [pc, #308]	; (80018c0 <MX_GPIO_Init+0x15c>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001792:	613b      	str	r3, [r7, #16]
 8001794:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	60fb      	str	r3, [r7, #12]
 800179a:	4b49      	ldr	r3, [pc, #292]	; (80018c0 <MX_GPIO_Init+0x15c>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179e:	4a48      	ldr	r2, [pc, #288]	; (80018c0 <MX_GPIO_Init+0x15c>)
 80017a0:	f043 0304 	orr.w	r3, r3, #4
 80017a4:	6313      	str	r3, [r2, #48]	; 0x30
 80017a6:	4b46      	ldr	r3, [pc, #280]	; (80018c0 <MX_GPIO_Init+0x15c>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017aa:	f003 0304 	and.w	r3, r3, #4
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b2:	2300      	movs	r3, #0
 80017b4:	60bb      	str	r3, [r7, #8]
 80017b6:	4b42      	ldr	r3, [pc, #264]	; (80018c0 <MX_GPIO_Init+0x15c>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ba:	4a41      	ldr	r2, [pc, #260]	; (80018c0 <MX_GPIO_Init+0x15c>)
 80017bc:	f043 0301 	orr.w	r3, r3, #1
 80017c0:	6313      	str	r3, [r2, #48]	; 0x30
 80017c2:	4b3f      	ldr	r3, [pc, #252]	; (80018c0 <MX_GPIO_Init+0x15c>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	60bb      	str	r3, [r7, #8]
 80017cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	607b      	str	r3, [r7, #4]
 80017d2:	4b3b      	ldr	r3, [pc, #236]	; (80018c0 <MX_GPIO_Init+0x15c>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d6:	4a3a      	ldr	r2, [pc, #232]	; (80018c0 <MX_GPIO_Init+0x15c>)
 80017d8:	f043 0308 	orr.w	r3, r3, #8
 80017dc:	6313      	str	r3, [r2, #48]	; 0x30
 80017de:	4b38      	ldr	r3, [pc, #224]	; (80018c0 <MX_GPIO_Init+0x15c>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e2:	f003 0308 	and.w	r3, r3, #8
 80017e6:	607b      	str	r3, [r7, #4]
 80017e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	603b      	str	r3, [r7, #0]
 80017ee:	4b34      	ldr	r3, [pc, #208]	; (80018c0 <MX_GPIO_Init+0x15c>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f2:	4a33      	ldr	r2, [pc, #204]	; (80018c0 <MX_GPIO_Init+0x15c>)
 80017f4:	f043 0302 	orr.w	r3, r3, #2
 80017f8:	6313      	str	r3, [r2, #48]	; 0x30
 80017fa:	4b31      	ldr	r3, [pc, #196]	; (80018c0 <MX_GPIO_Init+0x15c>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fe:	f003 0302 	and.w	r3, r3, #2
 8001802:	603b      	str	r3, [r7, #0]
 8001804:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|PC1_Pin|PC3_Pin, GPIO_PIN_RESET);
 8001806:	2200      	movs	r2, #0
 8001808:	210b      	movs	r1, #11
 800180a:	482e      	ldr	r0, [pc, #184]	; (80018c4 <MX_GPIO_Init+0x160>)
 800180c:	f002 fa92 	bl	8003d34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA1_Pin|PA3_Pin|PA5_Pin|PA7_Pin, GPIO_PIN_SET);
 8001810:	2201      	movs	r2, #1
 8001812:	21aa      	movs	r1, #170	; 0xaa
 8001814:	482c      	ldr	r0, [pc, #176]	; (80018c8 <MX_GPIO_Init+0x164>)
 8001816:	f002 fa8d 	bl	8003d34 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|PC1_Pin|PC3_Pin;
 800181a:	230b      	movs	r3, #11
 800181c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800181e:	2301      	movs	r3, #1
 8001820:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001822:	2300      	movs	r3, #0
 8001824:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001826:	2300      	movs	r3, #0
 8001828:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800182a:	f107 0314 	add.w	r3, r7, #20
 800182e:	4619      	mov	r1, r3
 8001830:	4824      	ldr	r0, [pc, #144]	; (80018c4 <MX_GPIO_Init+0x160>)
 8001832:	f002 f817 	bl	8003864 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001836:	2301      	movs	r3, #1
 8001838:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800183a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800183e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001840:	2302      	movs	r3, #2
 8001842:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001844:	f107 0314 	add.w	r3, r7, #20
 8001848:	4619      	mov	r1, r3
 800184a:	481f      	ldr	r0, [pc, #124]	; (80018c8 <MX_GPIO_Init+0x164>)
 800184c:	f002 f80a 	bl	8003864 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = PA1_Pin|PA3_Pin|PA5_Pin|PA7_Pin;
 8001850:	23aa      	movs	r3, #170	; 0xaa
 8001852:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001854:	2301      	movs	r3, #1
 8001856:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001858:	2300      	movs	r3, #0
 800185a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800185c:	2300      	movs	r3, #0
 800185e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001860:	f107 0314 	add.w	r3, r7, #20
 8001864:	4619      	mov	r1, r3
 8001866:	4818      	ldr	r0, [pc, #96]	; (80018c8 <MX_GPIO_Init+0x164>)
 8001868:	f001 fffc 	bl	8003864 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = PD9_Pin|PD11_Pin|PD13_Pin|PD15_Pin;
 800186c:	f44f 432a 	mov.w	r3, #43520	; 0xaa00
 8001870:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001872:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001876:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001878:	2301      	movs	r3, #1
 800187a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800187c:	f107 0314 	add.w	r3, r7, #20
 8001880:	4619      	mov	r1, r3
 8001882:	4812      	ldr	r0, [pc, #72]	; (80018cc <MX_GPIO_Init+0x168>)
 8001884:	f001 ffee 	bl	8003864 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001888:	2200      	movs	r2, #0
 800188a:	2100      	movs	r1, #0
 800188c:	2006      	movs	r0, #6
 800188e:	f001 fb52 	bl	8002f36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001892:	2006      	movs	r0, #6
 8001894:	f001 fb6b 	bl	8002f6e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001898:	2200      	movs	r2, #0
 800189a:	2100      	movs	r1, #0
 800189c:	2017      	movs	r0, #23
 800189e:	f001 fb4a 	bl	8002f36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80018a2:	2017      	movs	r0, #23
 80018a4:	f001 fb63 	bl	8002f6e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80018a8:	2200      	movs	r2, #0
 80018aa:	2100      	movs	r1, #0
 80018ac:	2028      	movs	r0, #40	; 0x28
 80018ae:	f001 fb42 	bl	8002f36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80018b2:	2028      	movs	r0, #40	; 0x28
 80018b4:	f001 fb5b 	bl	8002f6e <HAL_NVIC_EnableIRQ>

}
 80018b8:	bf00      	nop
 80018ba:	3728      	adds	r7, #40	; 0x28
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	40023800 	.word	0x40023800
 80018c4:	40020800 	.word	0x40020800
 80018c8:	40020000 	.word	0x40020000
 80018cc:	40020c00 	.word	0x40020c00

080018d0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018d4:	4b12      	ldr	r3, [pc, #72]	; (8001920 <MX_I2C1_Init+0x50>)
 80018d6:	4a13      	ldr	r2, [pc, #76]	; (8001924 <MX_I2C1_Init+0x54>)
 80018d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80018da:	4b11      	ldr	r3, [pc, #68]	; (8001920 <MX_I2C1_Init+0x50>)
 80018dc:	4a12      	ldr	r2, [pc, #72]	; (8001928 <MX_I2C1_Init+0x58>)
 80018de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018e0:	4b0f      	ldr	r3, [pc, #60]	; (8001920 <MX_I2C1_Init+0x50>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80018e6:	4b0e      	ldr	r3, [pc, #56]	; (8001920 <MX_I2C1_Init+0x50>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018ec:	4b0c      	ldr	r3, [pc, #48]	; (8001920 <MX_I2C1_Init+0x50>)
 80018ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018f2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018f4:	4b0a      	ldr	r3, [pc, #40]	; (8001920 <MX_I2C1_Init+0x50>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80018fa:	4b09      	ldr	r3, [pc, #36]	; (8001920 <MX_I2C1_Init+0x50>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001900:	4b07      	ldr	r3, [pc, #28]	; (8001920 <MX_I2C1_Init+0x50>)
 8001902:	2200      	movs	r2, #0
 8001904:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001906:	4b06      	ldr	r3, [pc, #24]	; (8001920 <MX_I2C1_Init+0x50>)
 8001908:	2200      	movs	r2, #0
 800190a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800190c:	4804      	ldr	r0, [pc, #16]	; (8001920 <MX_I2C1_Init+0x50>)
 800190e:	f003 fe4d 	bl	80055ac <HAL_I2C_Init>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001918:	f000 fae2 	bl	8001ee0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800191c:	bf00      	nop
 800191e:	bd80      	pop	{r7, pc}
 8001920:	20000220 	.word	0x20000220
 8001924:	40005400 	.word	0x40005400
 8001928:	00061a80 	.word	0x00061a80

0800192c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b08a      	sub	sp, #40	; 0x28
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001934:	f107 0314 	add.w	r3, r7, #20
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	605a      	str	r2, [r3, #4]
 800193e:	609a      	str	r2, [r3, #8]
 8001940:	60da      	str	r2, [r3, #12]
 8001942:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a19      	ldr	r2, [pc, #100]	; (80019b0 <HAL_I2C_MspInit+0x84>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d12c      	bne.n	80019a8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800194e:	2300      	movs	r3, #0
 8001950:	613b      	str	r3, [r7, #16]
 8001952:	4b18      	ldr	r3, [pc, #96]	; (80019b4 <HAL_I2C_MspInit+0x88>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001956:	4a17      	ldr	r2, [pc, #92]	; (80019b4 <HAL_I2C_MspInit+0x88>)
 8001958:	f043 0302 	orr.w	r3, r3, #2
 800195c:	6313      	str	r3, [r2, #48]	; 0x30
 800195e:	4b15      	ldr	r3, [pc, #84]	; (80019b4 <HAL_I2C_MspInit+0x88>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001962:	f003 0302 	and.w	r3, r3, #2
 8001966:	613b      	str	r3, [r7, #16]
 8001968:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 800196a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800196e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001970:	2312      	movs	r3, #18
 8001972:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001974:	2301      	movs	r3, #1
 8001976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001978:	2303      	movs	r3, #3
 800197a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800197c:	2304      	movs	r3, #4
 800197e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001980:	f107 0314 	add.w	r3, r7, #20
 8001984:	4619      	mov	r1, r3
 8001986:	480c      	ldr	r0, [pc, #48]	; (80019b8 <HAL_I2C_MspInit+0x8c>)
 8001988:	f001 ff6c 	bl	8003864 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800198c:	2300      	movs	r3, #0
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	4b08      	ldr	r3, [pc, #32]	; (80019b4 <HAL_I2C_MspInit+0x88>)
 8001992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001994:	4a07      	ldr	r2, [pc, #28]	; (80019b4 <HAL_I2C_MspInit+0x88>)
 8001996:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800199a:	6413      	str	r3, [r2, #64]	; 0x40
 800199c:	4b05      	ldr	r3, [pc, #20]	; (80019b4 <HAL_I2C_MspInit+0x88>)
 800199e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019a4:	60fb      	str	r3, [r7, #12]
 80019a6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80019a8:	bf00      	nop
 80019aa:	3728      	adds	r7, #40	; 0x28
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	40005400 	.word	0x40005400
 80019b4:	40023800 	.word	0x40023800
 80019b8:	40020400 	.word	0x40020400

080019bc <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a0a      	ldr	r2, [pc, #40]	; (80019f4 <HAL_I2C_MspDeInit+0x38>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d10e      	bne.n	80019ec <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80019ce:	4b0a      	ldr	r3, [pc, #40]	; (80019f8 <HAL_I2C_MspDeInit+0x3c>)
 80019d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d2:	4a09      	ldr	r2, [pc, #36]	; (80019f8 <HAL_I2C_MspDeInit+0x3c>)
 80019d4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80019d8:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 80019da:	2140      	movs	r1, #64	; 0x40
 80019dc:	4807      	ldr	r0, [pc, #28]	; (80019fc <HAL_I2C_MspDeInit+0x40>)
 80019de:	f002 f8c5 	bl	8003b6c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 80019e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019e6:	4805      	ldr	r0, [pc, #20]	; (80019fc <HAL_I2C_MspDeInit+0x40>)
 80019e8:	f002 f8c0 	bl	8003b6c <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 80019ec:	bf00      	nop
 80019ee:	3708      	adds	r7, #8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	40005400 	.word	0x40005400
 80019f8:	40023800 	.word	0x40023800
 80019fc:	40020400 	.word	0x40020400

08001a00 <MX_I2S3_Init>:
I2S_HandleTypeDef hi2s3;
DMA_HandleTypeDef hdma_spi3_tx;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001a04:	4b13      	ldr	r3, [pc, #76]	; (8001a54 <MX_I2S3_Init+0x54>)
 8001a06:	4a14      	ldr	r2, [pc, #80]	; (8001a58 <MX_I2S3_Init+0x58>)
 8001a08:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001a0a:	4b12      	ldr	r3, [pc, #72]	; (8001a54 <MX_I2S3_Init+0x54>)
 8001a0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a10:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001a12:	4b10      	ldr	r3, [pc, #64]	; (8001a54 <MX_I2S3_Init+0x54>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001a18:	4b0e      	ldr	r3, [pc, #56]	; (8001a54 <MX_I2S3_Init+0x54>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001a1e:	4b0d      	ldr	r3, [pc, #52]	; (8001a54 <MX_I2S3_Init+0x54>)
 8001a20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a24:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8001a26:	4b0b      	ldr	r3, [pc, #44]	; (8001a54 <MX_I2S3_Init+0x54>)
 8001a28:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001a2c:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001a2e:	4b09      	ldr	r3, [pc, #36]	; (8001a54 <MX_I2S3_Init+0x54>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001a34:	4b07      	ldr	r3, [pc, #28]	; (8001a54 <MX_I2S3_Init+0x54>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001a3a:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <MX_I2S3_Init+0x54>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001a40:	4804      	ldr	r0, [pc, #16]	; (8001a54 <MX_I2S3_Init+0x54>)
 8001a42:	f005 f85f 	bl	8006b04 <HAL_I2S_Init>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8001a4c:	f000 fa48 	bl	8001ee0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001a50:	bf00      	nop
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	20000274 	.word	0x20000274
 8001a58:	40003c00 	.word	0x40003c00

08001a5c <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b090      	sub	sp, #64	; 0x40
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a64:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	605a      	str	r2, [r3, #4]
 8001a6e:	609a      	str	r2, [r3, #8]
 8001a70:	60da      	str	r2, [r3, #12]
 8001a72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a74:	f107 0314 	add.w	r3, r7, #20
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	605a      	str	r2, [r3, #4]
 8001a7e:	609a      	str	r2, [r3, #8]
 8001a80:	60da      	str	r2, [r3, #12]
 8001a82:	611a      	str	r2, [r3, #16]
 8001a84:	615a      	str	r2, [r3, #20]
  if(i2sHandle->Instance==SPI3)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a4f      	ldr	r2, [pc, #316]	; (8001bc8 <HAL_I2S_MspInit+0x16c>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	f040 8096 	bne.w	8001bbe <HAL_I2S_MspInit+0x162>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001a92:	2301      	movs	r3, #1
 8001a94:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 8001a96:	23c8      	movs	r3, #200	; 0xc8
 8001a98:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 8001a9a:	2305      	movs	r3, #5
 8001a9c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001aa2:	f107 0314 	add.w	r3, r7, #20
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f006 fd64 	bl	8008574 <HAL_RCCEx_PeriphCLKConfig>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <HAL_I2S_MspInit+0x5a>
    {
      Error_Handler();
 8001ab2:	f000 fa15 	bl	8001ee0 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	613b      	str	r3, [r7, #16]
 8001aba:	4b44      	ldr	r3, [pc, #272]	; (8001bcc <HAL_I2S_MspInit+0x170>)
 8001abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001abe:	4a43      	ldr	r2, [pc, #268]	; (8001bcc <HAL_I2S_MspInit+0x170>)
 8001ac0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ac4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ac6:	4b41      	ldr	r3, [pc, #260]	; (8001bcc <HAL_I2S_MspInit+0x170>)
 8001ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ace:	613b      	str	r3, [r7, #16]
 8001ad0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60fb      	str	r3, [r7, #12]
 8001ad6:	4b3d      	ldr	r3, [pc, #244]	; (8001bcc <HAL_I2S_MspInit+0x170>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ada:	4a3c      	ldr	r2, [pc, #240]	; (8001bcc <HAL_I2S_MspInit+0x170>)
 8001adc:	f043 0301 	orr.w	r3, r3, #1
 8001ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ae2:	4b3a      	ldr	r3, [pc, #232]	; (8001bcc <HAL_I2S_MspInit+0x170>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	60bb      	str	r3, [r7, #8]
 8001af2:	4b36      	ldr	r3, [pc, #216]	; (8001bcc <HAL_I2S_MspInit+0x170>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af6:	4a35      	ldr	r2, [pc, #212]	; (8001bcc <HAL_I2S_MspInit+0x170>)
 8001af8:	f043 0304 	orr.w	r3, r3, #4
 8001afc:	6313      	str	r3, [r2, #48]	; 0x30
 8001afe:	4b33      	ldr	r3, [pc, #204]	; (8001bcc <HAL_I2S_MspInit+0x170>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b02:	f003 0304 	and.w	r3, r3, #4
 8001b06:	60bb      	str	r3, [r7, #8]
 8001b08:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001b0a:	2310      	movs	r3, #16
 8001b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b0e:	2302      	movs	r3, #2
 8001b10:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b12:	2300      	movs	r3, #0
 8001b14:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b16:	2300      	movs	r3, #0
 8001b18:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001b1a:	2306      	movs	r3, #6
 8001b1c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b1e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b22:	4619      	mov	r1, r3
 8001b24:	482a      	ldr	r0, [pc, #168]	; (8001bd0 <HAL_I2S_MspInit+0x174>)
 8001b26:	f001 fe9d 	bl	8003864 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 8001b2a:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b30:	2302      	movs	r3, #2
 8001b32:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b34:	2300      	movs	r3, #0
 8001b36:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001b3c:	2306      	movs	r3, #6
 8001b3e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b40:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b44:	4619      	mov	r1, r3
 8001b46:	4823      	ldr	r0, [pc, #140]	; (8001bd4 <HAL_I2S_MspInit+0x178>)
 8001b48:	f001 fe8c 	bl	8003864 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001b4c:	4b22      	ldr	r3, [pc, #136]	; (8001bd8 <HAL_I2S_MspInit+0x17c>)
 8001b4e:	4a23      	ldr	r2, [pc, #140]	; (8001bdc <HAL_I2S_MspInit+0x180>)
 8001b50:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001b52:	4b21      	ldr	r3, [pc, #132]	; (8001bd8 <HAL_I2S_MspInit+0x17c>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b58:	4b1f      	ldr	r3, [pc, #124]	; (8001bd8 <HAL_I2S_MspInit+0x17c>)
 8001b5a:	2240      	movs	r2, #64	; 0x40
 8001b5c:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b5e:	4b1e      	ldr	r3, [pc, #120]	; (8001bd8 <HAL_I2S_MspInit+0x17c>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001b64:	4b1c      	ldr	r3, [pc, #112]	; (8001bd8 <HAL_I2S_MspInit+0x17c>)
 8001b66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b6a:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b6c:	4b1a      	ldr	r3, [pc, #104]	; (8001bd8 <HAL_I2S_MspInit+0x17c>)
 8001b6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001b72:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b74:	4b18      	ldr	r3, [pc, #96]	; (8001bd8 <HAL_I2S_MspInit+0x17c>)
 8001b76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b7a:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8001b7c:	4b16      	ldr	r3, [pc, #88]	; (8001bd8 <HAL_I2S_MspInit+0x17c>)
 8001b7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b82:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001b84:	4b14      	ldr	r3, [pc, #80]	; (8001bd8 <HAL_I2S_MspInit+0x17c>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001b8a:	4b13      	ldr	r3, [pc, #76]	; (8001bd8 <HAL_I2S_MspInit+0x17c>)
 8001b8c:	2204      	movs	r2, #4
 8001b8e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001b90:	4b11      	ldr	r3, [pc, #68]	; (8001bd8 <HAL_I2S_MspInit+0x17c>)
 8001b92:	2203      	movs	r2, #3
 8001b94:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001b96:	4b10      	ldr	r3, [pc, #64]	; (8001bd8 <HAL_I2S_MspInit+0x17c>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001b9c:	4b0e      	ldr	r3, [pc, #56]	; (8001bd8 <HAL_I2S_MspInit+0x17c>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001ba2:	480d      	ldr	r0, [pc, #52]	; (8001bd8 <HAL_I2S_MspInit+0x17c>)
 8001ba4:	f001 f9fe 	bl	8002fa4 <HAL_DMA_Init>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <HAL_I2S_MspInit+0x156>
    {
      Error_Handler();
 8001bae:	f000 f997 	bl	8001ee0 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi3_tx);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4a08      	ldr	r2, [pc, #32]	; (8001bd8 <HAL_I2S_MspInit+0x17c>)
 8001bb6:	639a      	str	r2, [r3, #56]	; 0x38
 8001bb8:	4a07      	ldr	r2, [pc, #28]	; (8001bd8 <HAL_I2S_MspInit+0x17c>)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001bbe:	bf00      	nop
 8001bc0:	3740      	adds	r7, #64	; 0x40
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	40003c00 	.word	0x40003c00
 8001bcc:	40023800 	.word	0x40023800
 8001bd0:	40020000 	.word	0x40020000
 8001bd4:	40020800 	.word	0x40020800
 8001bd8:	200002bc 	.word	0x200002bc
 8001bdc:	40026088 	.word	0x40026088

08001be0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001be4:	f001 f836 	bl	8002c54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001be8:	f000 f8e2 	bl	8001db0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bec:	f7ff fdba 	bl	8001764 <MX_GPIO_Init>
  MX_DMA_Init();
 8001bf0:	f7ff fd7a 	bl	80016e8 <MX_DMA_Init>
  MX_I2C1_Init();
 8001bf4:	f7ff fe6c 	bl	80018d0 <MX_I2C1_Init>
  MX_I2S3_Init();
 8001bf8:	f7ff ff02 	bl	8001a00 <MX_I2S3_Init>
  MX_FATFS_Init();
 8001bfc:	f008 fd46 	bl	800a68c <MX_FATFS_Init>
  MX_USB_HOST_Init();
 8001c00:	f00f f956 	bl	8010eb0 <MX_USB_HOST_Init>
  MX_USART1_UART_Init();
 8001c04:	f000 fd5e 	bl	80026c4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001c08:	f00f f978 	bl	8010efc <MX_USB_HOST_Process>
    display_Init();
 8001c0c:	f7ff fc18 	bl	8001440 <display_Init>

    /* USER CODE BEGIN 3 */

   	    if (Appli_state == APPLICATION_READY)
 8001c10:	4b5e      	ldr	r3, [pc, #376]	; (8001d8c <main+0x1ac>)
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d1f7      	bne.n	8001c08 <main+0x28>
   	    {
   	    	Mount_USB();
 8001c18:	f7ff f8d0 	bl	8000dbc <Mount_USB>
   	    	AUDIO_PLAYER_Start(idx);
 8001c1c:	4b5c      	ldr	r3, [pc, #368]	; (8001d90 <main+0x1b0>)
 8001c1e:	f993 3000 	ldrsb.w	r3, [r3]
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	4618      	mov	r0, r3
 8001c26:	f000 fe45 	bl	80028b4 <AUDIO_PLAYER_Start>
   	    	Activar_Parlante(idS);
 8001c2a:	4b5a      	ldr	r3, [pc, #360]	; (8001d94 <main+0x1b4>)
 8001c2c:	f993 3000 	ldrsb.w	r3, [r3]
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	4618      	mov	r0, r3
 8001c34:	f000 f95a 	bl	8001eec <Activar_Parlante>
   	    	while (1)
   	    	{
   	    		AUDIO_PLAYER_Process(TRUE,idx);
 8001c38:	4b55      	ldr	r3, [pc, #340]	; (8001d90 <main+0x1b0>)
 8001c3a:	f993 3000 	ldrsb.w	r3, [r3]
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	4619      	mov	r1, r3
 8001c42:	2001      	movs	r0, #1
 8001c44:	f000 fe96 	bl	8002974 <AUDIO_PLAYER_Process>

   	    		if (next_song)
 8001c48:	4b53      	ldr	r3, [pc, #332]	; (8001d98 <main+0x1b8>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d022      	beq.n	8001c96 <main+0xb6>
   	    		{
   	    			idx = idx + 1;
 8001c50:	4b4f      	ldr	r3, [pc, #316]	; (8001d90 <main+0x1b0>)
 8001c52:	f993 3000 	ldrsb.w	r3, [r3]
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	3301      	adds	r3, #1
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	b25a      	sxtb	r2, r3
 8001c5e:	4b4c      	ldr	r3, [pc, #304]	; (8001d90 <main+0x1b0>)
 8001c60:	701a      	strb	r2, [r3, #0]
   	    			/* Control de indice */
   	    			if(idx>(cantidad_wavs-1))
 8001c62:	4b4e      	ldr	r3, [pc, #312]	; (8001d9c <main+0x1bc>)
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	461a      	mov	r2, r3
 8001c68:	4b49      	ldr	r3, [pc, #292]	; (8001d90 <main+0x1b0>)
 8001c6a:	f993 3000 	ldrsb.w	r3, [r3]
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	dc02      	bgt.n	8001c78 <main+0x98>
   	    			{
   	    				idx = 0;
 8001c72:	4b47      	ldr	r3, [pc, #284]	; (8001d90 <main+0x1b0>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	701a      	strb	r2, [r3, #0]
   	    			}
   	    			AudioState = AUDIO_STATE_NEXT;
 8001c78:	4b49      	ldr	r3, [pc, #292]	; (8001da0 <main+0x1c0>)
 8001c7a:	2205      	movs	r2, #5
 8001c7c:	701a      	strb	r2, [r3, #0]
   	    			next_song = false;
 8001c7e:	4b46      	ldr	r3, [pc, #280]	; (8001d98 <main+0x1b8>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	701a      	strb	r2, [r3, #0]
   	    			display_cancion(idx);
 8001c84:	4b42      	ldr	r3, [pc, #264]	; (8001d90 <main+0x1b0>)
 8001c86:	f993 3000 	ldrsb.w	r3, [r3]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff fc78 	bl	8001580 <display_cancion>
   	    			HAL_Delay(200);
 8001c90:	20c8      	movs	r0, #200	; 0xc8
 8001c92:	f001 f851 	bl	8002d38 <HAL_Delay>
   	    		};

   	    		if (next_speaker)
 8001c96:	4b43      	ldr	r3, [pc, #268]	; (8001da4 <main+0x1c4>)
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d023      	beq.n	8001ce6 <main+0x106>
   	    		{
   	    			idS = idS + 1;
 8001c9e:	4b3d      	ldr	r3, [pc, #244]	; (8001d94 <main+0x1b4>)
 8001ca0:	f993 3000 	ldrsb.w	r3, [r3]
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	b25a      	sxtb	r2, r3
 8001cac:	4b39      	ldr	r3, [pc, #228]	; (8001d94 <main+0x1b4>)
 8001cae:	701a      	strb	r2, [r3, #0]
   	    			/* Control de indice */
   	    			if(idS>NUM_PARLANTES - 1)
 8001cb0:	4b38      	ldr	r3, [pc, #224]	; (8001d94 <main+0x1b4>)
 8001cb2:	f993 3000 	ldrsb.w	r3, [r3]
 8001cb6:	2b05      	cmp	r3, #5
 8001cb8:	dd02      	ble.n	8001cc0 <main+0xe0>
   	    			{
   	    				idS = 0;
 8001cba:	4b36      	ldr	r3, [pc, #216]	; (8001d94 <main+0x1b4>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	701a      	strb	r2, [r3, #0]
   	    			}
   	    			Activar_Parlante(idS);
 8001cc0:	4b34      	ldr	r3, [pc, #208]	; (8001d94 <main+0x1b4>)
 8001cc2:	f993 3000 	ldrsb.w	r3, [r3]
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f000 f90f 	bl	8001eec <Activar_Parlante>
   	    			next_speaker = false;
 8001cce:	4b35      	ldr	r3, [pc, #212]	; (8001da4 <main+0x1c4>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	701a      	strb	r2, [r3, #0]
   	    			display_cancion(idx);
 8001cd4:	4b2e      	ldr	r3, [pc, #184]	; (8001d90 <main+0x1b0>)
 8001cd6:	f993 3000 	ldrsb.w	r3, [r3]
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7ff fc50 	bl	8001580 <display_cancion>
   	    			HAL_Delay(200);
 8001ce0:	20c8      	movs	r0, #200	; 0xc8
 8001ce2:	f001 f829 	bl	8002d38 <HAL_Delay>
   	    		}

   	    		if (prev_song)
 8001ce6:	4b30      	ldr	r3, [pc, #192]	; (8001da8 <main+0x1c8>)
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d023      	beq.n	8001d36 <main+0x156>
   	    		{
   	    			idx = idx - 1;
 8001cee:	4b28      	ldr	r3, [pc, #160]	; (8001d90 <main+0x1b0>)
 8001cf0:	f993 3000 	ldrsb.w	r3, [r3]
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	3b01      	subs	r3, #1
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	b25a      	sxtb	r2, r3
 8001cfc:	4b24      	ldr	r3, [pc, #144]	; (8001d90 <main+0x1b0>)
 8001cfe:	701a      	strb	r2, [r3, #0]
   	    			/* Control de indice */
   	    			if(idx<0)
 8001d00:	4b23      	ldr	r3, [pc, #140]	; (8001d90 <main+0x1b0>)
 8001d02:	f993 3000 	ldrsb.w	r3, [r3]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	da06      	bge.n	8001d18 <main+0x138>
   	    			{
   	    				idx = cantidad_wavs-1;
 8001d0a:	4b24      	ldr	r3, [pc, #144]	; (8001d9c <main+0x1bc>)
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	b25a      	sxtb	r2, r3
 8001d14:	4b1e      	ldr	r3, [pc, #120]	; (8001d90 <main+0x1b0>)
 8001d16:	701a      	strb	r2, [r3, #0]
   	    			}
   	    			AudioState = AUDIO_STATE_PREVIOUS;
 8001d18:	4b21      	ldr	r3, [pc, #132]	; (8001da0 <main+0x1c0>)
 8001d1a:	2206      	movs	r2, #6
 8001d1c:	701a      	strb	r2, [r3, #0]
   	    			next_song = false;
 8001d1e:	4b1e      	ldr	r3, [pc, #120]	; (8001d98 <main+0x1b8>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	701a      	strb	r2, [r3, #0]
   	    			display_cancion(idx);
 8001d24:	4b1a      	ldr	r3, [pc, #104]	; (8001d90 <main+0x1b0>)
 8001d26:	f993 3000 	ldrsb.w	r3, [r3]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7ff fc28 	bl	8001580 <display_cancion>
   	    			HAL_Delay(200);
 8001d30:	20c8      	movs	r0, #200	; 0xc8
 8001d32:	f001 f801 	bl	8002d38 <HAL_Delay>
   	    		};

   	    		if (prev_speaker)
 8001d36:	4b1d      	ldr	r3, [pc, #116]	; (8001dac <main+0x1cc>)
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	f43f af7c 	beq.w	8001c38 <main+0x58>

   	    		{
   	    			idS = idS - 1;
 8001d40:	4b14      	ldr	r3, [pc, #80]	; (8001d94 <main+0x1b4>)
 8001d42:	f993 3000 	ldrsb.w	r3, [r3]
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	3b01      	subs	r3, #1
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	b25a      	sxtb	r2, r3
 8001d4e:	4b11      	ldr	r3, [pc, #68]	; (8001d94 <main+0x1b4>)
 8001d50:	701a      	strb	r2, [r3, #0]
   	    			/* Control de indice */
   	    			if(idS<0)
 8001d52:	4b10      	ldr	r3, [pc, #64]	; (8001d94 <main+0x1b4>)
 8001d54:	f993 3000 	ldrsb.w	r3, [r3]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	da02      	bge.n	8001d62 <main+0x182>
   	    			{
   	    				idS = NUM_PARLANTES - 1;
 8001d5c:	4b0d      	ldr	r3, [pc, #52]	; (8001d94 <main+0x1b4>)
 8001d5e:	2205      	movs	r2, #5
 8001d60:	701a      	strb	r2, [r3, #0]
   	    			}
   	    			Activar_Parlante(idS);
 8001d62:	4b0c      	ldr	r3, [pc, #48]	; (8001d94 <main+0x1b4>)
 8001d64:	f993 3000 	ldrsb.w	r3, [r3]
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f000 f8be 	bl	8001eec <Activar_Parlante>
   	    			next_speaker = false;
 8001d70:	4b0c      	ldr	r3, [pc, #48]	; (8001da4 <main+0x1c4>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	701a      	strb	r2, [r3, #0]
   	    			display_cancion(idx);
 8001d76:	4b06      	ldr	r3, [pc, #24]	; (8001d90 <main+0x1b0>)
 8001d78:	f993 3000 	ldrsb.w	r3, [r3]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff fbff 	bl	8001580 <display_cancion>
   	    			HAL_Delay(200);
 8001d82:	20c8      	movs	r0, #200	; 0xc8
 8001d84:	f000 ffd8 	bl	8002d38 <HAL_Delay>
   	    		AUDIO_PLAYER_Process(TRUE,idx);
 8001d88:	e756      	b.n	8001c38 <main+0x58>
 8001d8a:	bf00      	nop
 8001d8c:	200026c4 	.word	0x200026c4
 8001d90:	20000320 	.word	0x20000320
 8001d94:	20000321 	.word	0x20000321
 8001d98:	2000031c 	.word	0x2000031c
 8001d9c:	20000048 	.word	0x20000048
 8001da0:	2000183c 	.word	0x2000183c
 8001da4:	2000031e 	.word	0x2000031e
 8001da8:	2000031d 	.word	0x2000031d
 8001dac:	2000031f 	.word	0x2000031f

08001db0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b094      	sub	sp, #80	; 0x50
 8001db4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001db6:	f107 0320 	add.w	r3, r7, #32
 8001dba:	2230      	movs	r2, #48	; 0x30
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f00f fc6a 	bl	8011698 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dc4:	f107 030c 	add.w	r3, r7, #12
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	605a      	str	r2, [r3, #4]
 8001dce:	609a      	str	r2, [r3, #8]
 8001dd0:	60da      	str	r2, [r3, #12]
 8001dd2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	60bb      	str	r3, [r7, #8]
 8001dd8:	4b27      	ldr	r3, [pc, #156]	; (8001e78 <SystemClock_Config+0xc8>)
 8001dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ddc:	4a26      	ldr	r2, [pc, #152]	; (8001e78 <SystemClock_Config+0xc8>)
 8001dde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001de2:	6413      	str	r3, [r2, #64]	; 0x40
 8001de4:	4b24      	ldr	r3, [pc, #144]	; (8001e78 <SystemClock_Config+0xc8>)
 8001de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dec:	60bb      	str	r3, [r7, #8]
 8001dee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001df0:	2300      	movs	r3, #0
 8001df2:	607b      	str	r3, [r7, #4]
 8001df4:	4b21      	ldr	r3, [pc, #132]	; (8001e7c <SystemClock_Config+0xcc>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a20      	ldr	r2, [pc, #128]	; (8001e7c <SystemClock_Config+0xcc>)
 8001dfa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001dfe:	6013      	str	r3, [r2, #0]
 8001e00:	4b1e      	ldr	r3, [pc, #120]	; (8001e7c <SystemClock_Config+0xcc>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001e08:	607b      	str	r3, [r7, #4]
 8001e0a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e14:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e16:	2302      	movs	r3, #2
 8001e18:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e1a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001e1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001e20:	2304      	movs	r3, #4
 8001e22:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001e24:	23c0      	movs	r3, #192	; 0xc0
 8001e26:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001e28:	2304      	movs	r3, #4
 8001e2a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001e2c:	2308      	movs	r3, #8
 8001e2e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e30:	f107 0320 	add.w	r3, r7, #32
 8001e34:	4618      	mov	r0, r3
 8001e36:	f005 ff05 	bl	8007c44 <HAL_RCC_OscConfig>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001e40:	f000 f84e 	bl	8001ee0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e44:	230f      	movs	r3, #15
 8001e46:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e48:	2302      	movs	r3, #2
 8001e4a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e50:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001e54:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e56:	2300      	movs	r3, #0
 8001e58:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001e5a:	f107 030c 	add.w	r3, r7, #12
 8001e5e:	2103      	movs	r1, #3
 8001e60:	4618      	mov	r0, r3
 8001e62:	f006 f967 	bl	8008134 <HAL_RCC_ClockConfig>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001e6c:	f000 f838 	bl	8001ee0 <Error_Handler>
  }
}
 8001e70:	bf00      	nop
 8001e72:	3750      	adds	r7, #80	; 0x50
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	40023800 	.word	0x40023800
 8001e7c:	40007000 	.word	0x40007000

08001e80 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	4603      	mov	r3, r0
 8001e88:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == PD15_Pin)
 8001e8a:	88fb      	ldrh	r3, [r7, #6]
 8001e8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e90:	d102      	bne.n	8001e98 <HAL_GPIO_EXTI_Callback+0x18>
	{
		next_song = true;
 8001e92:	4b0f      	ldr	r3, [pc, #60]	; (8001ed0 <HAL_GPIO_EXTI_Callback+0x50>)
 8001e94:	2201      	movs	r2, #1
 8001e96:	701a      	strb	r2, [r3, #0]
	}

	if (GPIO_Pin == PD13_Pin)
 8001e98:	88fb      	ldrh	r3, [r7, #6]
 8001e9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e9e:	d102      	bne.n	8001ea6 <HAL_GPIO_EXTI_Callback+0x26>
	{
		next_speaker = true;
 8001ea0:	4b0c      	ldr	r3, [pc, #48]	; (8001ed4 <HAL_GPIO_EXTI_Callback+0x54>)
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	701a      	strb	r2, [r3, #0]
	}

	if (GPIO_Pin == PD11_Pin)
 8001ea6:	88fb      	ldrh	r3, [r7, #6]
 8001ea8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001eac:	d102      	bne.n	8001eb4 <HAL_GPIO_EXTI_Callback+0x34>
	{
		prev_song = true;
 8001eae:	4b0a      	ldr	r3, [pc, #40]	; (8001ed8 <HAL_GPIO_EXTI_Callback+0x58>)
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	701a      	strb	r2, [r3, #0]
	}

	if (GPIO_Pin == PD9_Pin)
 8001eb4:	88fb      	ldrh	r3, [r7, #6]
 8001eb6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001eba:	d102      	bne.n	8001ec2 <HAL_GPIO_EXTI_Callback+0x42>
	{
		prev_speaker = true;
 8001ebc:	4b07      	ldr	r3, [pc, #28]	; (8001edc <HAL_GPIO_EXTI_Callback+0x5c>)
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	701a      	strb	r2, [r3, #0]
	}
}
 8001ec2:	bf00      	nop
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	2000031c 	.word	0x2000031c
 8001ed4:	2000031e 	.word	0x2000031e
 8001ed8:	2000031d 	.word	0x2000031d
 8001edc:	2000031f 	.word	0x2000031f

08001ee0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ee4:	b672      	cpsid	i
}
 8001ee6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ee8:	e7fe      	b.n	8001ee8 <Error_Handler+0x8>
	...

08001eec <Activar_Parlante>:
};


void Parlantes_Init(void) {}

void Activar_Parlante(uint8_t numero) {
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < NUM_PARLANTES; i++) {
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	60fb      	str	r3, [r7, #12]
 8001efa:	e021      	b.n	8001f40 <Activar_Parlante+0x54>
        if (i == (numero)) {
 8001efc:	79fb      	ldrb	r3, [r7, #7]
 8001efe:	68fa      	ldr	r2, [r7, #12]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d10d      	bne.n	8001f20 <Activar_Parlante+0x34>
            HAL_GPIO_WritePin(parlantes[i].puerto, parlantes[i].pin, GPIO_PIN_RESET);
 8001f04:	4a12      	ldr	r2, [pc, #72]	; (8001f50 <Activar_Parlante+0x64>)
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001f0c:	4a10      	ldr	r2, [pc, #64]	; (8001f50 <Activar_Parlante+0x64>)
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	00db      	lsls	r3, r3, #3
 8001f12:	4413      	add	r3, r2
 8001f14:	889b      	ldrh	r3, [r3, #4]
 8001f16:	2200      	movs	r2, #0
 8001f18:	4619      	mov	r1, r3
 8001f1a:	f001 ff0b 	bl	8003d34 <HAL_GPIO_WritePin>
 8001f1e:	e00c      	b.n	8001f3a <Activar_Parlante+0x4e>
        } else {
            HAL_GPIO_WritePin(parlantes[i].puerto, parlantes[i].pin, GPIO_PIN_SET);
 8001f20:	4a0b      	ldr	r2, [pc, #44]	; (8001f50 <Activar_Parlante+0x64>)
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001f28:	4a09      	ldr	r2, [pc, #36]	; (8001f50 <Activar_Parlante+0x64>)
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	00db      	lsls	r3, r3, #3
 8001f2e:	4413      	add	r3, r2
 8001f30:	889b      	ldrh	r3, [r3, #4]
 8001f32:	2201      	movs	r2, #1
 8001f34:	4619      	mov	r1, r3
 8001f36:	f001 fefd 	bl	8003d34 <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_PARLANTES; i++) {
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2b05      	cmp	r3, #5
 8001f44:	ddda      	ble.n	8001efc <Activar_Parlante+0x10>
        }
    }
}
 8001f46:	bf00      	nop
 8001f48:	bf00      	nop
 8001f4a:	3710      	adds	r7, #16
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	2000004c 	.word	0x2000004c

08001f54 <SSD1306_Init>:
        }
    }
}

uint8_t SSD1306_Init(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
	SSD1306_I2C_Init();
 8001f5a:	f000 fa29 	bl	80023b0 <SSD1306_I2C_Init>
	if(HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK){
 8001f5e:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001f62:	2201      	movs	r2, #1
 8001f64:	2178      	movs	r1, #120	; 0x78
 8001f66:	485b      	ldr	r0, [pc, #364]	; (80020d4 <SSD1306_Init+0x180>)
 8001f68:	f004 f8b2 	bl	80060d0 <HAL_I2C_IsDeviceReady>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <SSD1306_Init+0x22>
		return 0;
 8001f72:	2300      	movs	r3, #0
 8001f74:	e0a9      	b.n	80020ca <SSD1306_Init+0x176>
	}

	uint32_t p = 2500;
 8001f76:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001f7a:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001f7c:	e002      	b.n	8001f84 <SSD1306_Init+0x30>
		p--;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	3b01      	subs	r3, #1
 8001f82:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d1f9      	bne.n	8001f7e <SSD1306_Init+0x2a>

	SSD1306_WRITECOMMAND(0xAE);
 8001f8a:	22ae      	movs	r2, #174	; 0xae
 8001f8c:	2100      	movs	r1, #0
 8001f8e:	2078      	movs	r0, #120	; 0x78
 8001f90:	f000 fa8a 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20);
 8001f94:	2220      	movs	r2, #32
 8001f96:	2100      	movs	r1, #0
 8001f98:	2078      	movs	r0, #120	; 0x78
 8001f9a:	f000 fa85 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10);
 8001f9e:	2210      	movs	r2, #16
 8001fa0:	2100      	movs	r1, #0
 8001fa2:	2078      	movs	r0, #120	; 0x78
 8001fa4:	f000 fa80 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0);
 8001fa8:	22b0      	movs	r2, #176	; 0xb0
 8001faa:	2100      	movs	r1, #0
 8001fac:	2078      	movs	r0, #120	; 0x78
 8001fae:	f000 fa7b 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8);
 8001fb2:	22c8      	movs	r2, #200	; 0xc8
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	2078      	movs	r0, #120	; 0x78
 8001fb8:	f000 fa76 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00);
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	2078      	movs	r0, #120	; 0x78
 8001fc2:	f000 fa71 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10);
 8001fc6:	2210      	movs	r2, #16
 8001fc8:	2100      	movs	r1, #0
 8001fca:	2078      	movs	r0, #120	; 0x78
 8001fcc:	f000 fa6c 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40);
 8001fd0:	2240      	movs	r2, #64	; 0x40
 8001fd2:	2100      	movs	r1, #0
 8001fd4:	2078      	movs	r0, #120	; 0x78
 8001fd6:	f000 fa67 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81);
 8001fda:	2281      	movs	r2, #129	; 0x81
 8001fdc:	2100      	movs	r1, #0
 8001fde:	2078      	movs	r0, #120	; 0x78
 8001fe0:	f000 fa62 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001fe4:	22ff      	movs	r2, #255	; 0xff
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	2078      	movs	r0, #120	; 0x78
 8001fea:	f000 fa5d 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1);
 8001fee:	22a1      	movs	r2, #161	; 0xa1
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	2078      	movs	r0, #120	; 0x78
 8001ff4:	f000 fa58 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6);
 8001ff8:	22a6      	movs	r2, #166	; 0xa6
 8001ffa:	2100      	movs	r1, #0
 8001ffc:	2078      	movs	r0, #120	; 0x78
 8001ffe:	f000 fa53 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8);
 8002002:	22a8      	movs	r2, #168	; 0xa8
 8002004:	2100      	movs	r1, #0
 8002006:	2078      	movs	r0, #120	; 0x78
 8002008:	f000 fa4e 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F);
 800200c:	223f      	movs	r2, #63	; 0x3f
 800200e:	2100      	movs	r1, #0
 8002010:	2078      	movs	r0, #120	; 0x78
 8002012:	f000 fa49 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4);
 8002016:	22a4      	movs	r2, #164	; 0xa4
 8002018:	2100      	movs	r1, #0
 800201a:	2078      	movs	r0, #120	; 0x78
 800201c:	f000 fa44 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3);
 8002020:	22d3      	movs	r2, #211	; 0xd3
 8002022:	2100      	movs	r1, #0
 8002024:	2078      	movs	r0, #120	; 0x78
 8002026:	f000 fa3f 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00);
 800202a:	2200      	movs	r2, #0
 800202c:	2100      	movs	r1, #0
 800202e:	2078      	movs	r0, #120	; 0x78
 8002030:	f000 fa3a 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5);
 8002034:	22d5      	movs	r2, #213	; 0xd5
 8002036:	2100      	movs	r1, #0
 8002038:	2078      	movs	r0, #120	; 0x78
 800203a:	f000 fa35 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0);
 800203e:	22f0      	movs	r2, #240	; 0xf0
 8002040:	2100      	movs	r1, #0
 8002042:	2078      	movs	r0, #120	; 0x78
 8002044:	f000 fa30 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9);
 8002048:	22d9      	movs	r2, #217	; 0xd9
 800204a:	2100      	movs	r1, #0
 800204c:	2078      	movs	r0, #120	; 0x78
 800204e:	f000 fa2b 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22);
 8002052:	2222      	movs	r2, #34	; 0x22
 8002054:	2100      	movs	r1, #0
 8002056:	2078      	movs	r0, #120	; 0x78
 8002058:	f000 fa26 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA);
 800205c:	22da      	movs	r2, #218	; 0xda
 800205e:	2100      	movs	r1, #0
 8002060:	2078      	movs	r0, #120	; 0x78
 8002062:	f000 fa21 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8002066:	2212      	movs	r2, #18
 8002068:	2100      	movs	r1, #0
 800206a:	2078      	movs	r0, #120	; 0x78
 800206c:	f000 fa1c 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB);
 8002070:	22db      	movs	r2, #219	; 0xdb
 8002072:	2100      	movs	r1, #0
 8002074:	2078      	movs	r0, #120	; 0x78
 8002076:	f000 fa17 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20);
 800207a:	2220      	movs	r2, #32
 800207c:	2100      	movs	r1, #0
 800207e:	2078      	movs	r0, #120	; 0x78
 8002080:	f000 fa12 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D);
 8002084:	228d      	movs	r2, #141	; 0x8d
 8002086:	2100      	movs	r1, #0
 8002088:	2078      	movs	r0, #120	; 0x78
 800208a:	f000 fa0d 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14);
 800208e:	2214      	movs	r2, #20
 8002090:	2100      	movs	r1, #0
 8002092:	2078      	movs	r0, #120	; 0x78
 8002094:	f000 fa08 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF);
 8002098:	22af      	movs	r2, #175	; 0xaf
 800209a:	2100      	movs	r1, #0
 800209c:	2078      	movs	r0, #120	; 0x78
 800209e:	f000 fa03 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80020a2:	222e      	movs	r2, #46	; 0x2e
 80020a4:	2100      	movs	r1, #0
 80020a6:	2078      	movs	r0, #120	; 0x78
 80020a8:	f000 f9fe 	bl	80024a8 <SSD1306_I2C_Write>
	SSD1306_Fill(BLACK);
 80020ac:	2000      	movs	r0, #0
 80020ae:	f000 f843 	bl	8002138 <SSD1306_Fill>
	SSD1306_UpdateScreen();
 80020b2:	f000 f813 	bl	80020dc <SSD1306_UpdateScreen>
	SSD1306.CurrentX = 0;
 80020b6:	4b08      	ldr	r3, [pc, #32]	; (80020d8 <SSD1306_Init+0x184>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80020bc:	4b06      	ldr	r3, [pc, #24]	; (80020d8 <SSD1306_Init+0x184>)
 80020be:	2200      	movs	r2, #0
 80020c0:	805a      	strh	r2, [r3, #2]
	SSD1306.Initialized = 1;
 80020c2:	4b05      	ldr	r3, [pc, #20]	; (80020d8 <SSD1306_Init+0x184>)
 80020c4:	2201      	movs	r2, #1
 80020c6:	715a      	strb	r2, [r3, #5]
	return 1;
 80020c8:	2301      	movs	r3, #1
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3708      	adds	r7, #8
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	20000220 	.word	0x20000220
 80020d8:	20000724 	.word	0x20000724

080020dc <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
	uint8_t m;
	for(m=0; m<8; m++)
 80020e2:	2300      	movs	r3, #0
 80020e4:	71fb      	strb	r3, [r7, #7]
 80020e6:	e01d      	b.n	8002124 <SSD1306_UpdateScreen+0x48>
	{
		SSD1306_WRITECOMMAND(0xB0 + m);
 80020e8:	79fb      	ldrb	r3, [r7, #7]
 80020ea:	3b50      	subs	r3, #80	; 0x50
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	461a      	mov	r2, r3
 80020f0:	2100      	movs	r1, #0
 80020f2:	2078      	movs	r0, #120	; 0x78
 80020f4:	f000 f9d8 	bl	80024a8 <SSD1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80020f8:	2200      	movs	r2, #0
 80020fa:	2100      	movs	r1, #0
 80020fc:	2078      	movs	r0, #120	; 0x78
 80020fe:	f000 f9d3 	bl	80024a8 <SSD1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8002102:	2210      	movs	r2, #16
 8002104:	2100      	movs	r1, #0
 8002106:	2078      	movs	r0, #120	; 0x78
 8002108:	f000 f9ce 	bl	80024a8 <SSD1306_I2C_Write>
		SSD1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 800210c:	79fb      	ldrb	r3, [r7, #7]
 800210e:	01db      	lsls	r3, r3, #7
 8002110:	4a08      	ldr	r2, [pc, #32]	; (8002134 <SSD1306_UpdateScreen+0x58>)
 8002112:	441a      	add	r2, r3
 8002114:	2380      	movs	r3, #128	; 0x80
 8002116:	2140      	movs	r1, #64	; 0x40
 8002118:	2078      	movs	r0, #120	; 0x78
 800211a:	f000 f95f 	bl	80023dc <SSD1306_I2C_WriteMulti>
	for(m=0; m<8; m++)
 800211e:	79fb      	ldrb	r3, [r7, #7]
 8002120:	3301      	adds	r3, #1
 8002122:	71fb      	strb	r3, [r7, #7]
 8002124:	79fb      	ldrb	r3, [r7, #7]
 8002126:	2b07      	cmp	r3, #7
 8002128:	d9de      	bls.n	80020e8 <SSD1306_UpdateScreen+0xc>
	}
}
 800212a:	bf00      	nop
 800212c:	bf00      	nop
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	20000324 	.word	0x20000324

08002138 <SSD1306_Fill>:
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	4603      	mov	r3, r0
 8002140:	71fb      	strb	r3, [r7, #7]
	memset(SSD1306_Buffer, (color == BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002142:	79fb      	ldrb	r3, [r7, #7]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d101      	bne.n	800214c <SSD1306_Fill+0x14>
 8002148:	2300      	movs	r3, #0
 800214a:	e000      	b.n	800214e <SSD1306_Fill+0x16>
 800214c:	23ff      	movs	r3, #255	; 0xff
 800214e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002152:	4619      	mov	r1, r3
 8002154:	4803      	ldr	r0, [pc, #12]	; (8002164 <SSD1306_Fill+0x2c>)
 8002156:	f00f fa9f 	bl	8011698 <memset>
}
 800215a:	bf00      	nop
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	20000324 	.word	0x20000324

08002168 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	4603      	mov	r3, r0
 8002170:	80fb      	strh	r3, [r7, #6]
 8002172:	460b      	mov	r3, r1
 8002174:	80bb      	strh	r3, [r7, #4]
 8002176:	4613      	mov	r3, r2
 8002178:	70fb      	strb	r3, [r7, #3]
	if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT){
 800217a:	88fb      	ldrh	r3, [r7, #6]
 800217c:	2b7f      	cmp	r3, #127	; 0x7f
 800217e:	d848      	bhi.n	8002212 <SSD1306_DrawPixel+0xaa>
 8002180:	88bb      	ldrh	r3, [r7, #4]
 8002182:	2b3f      	cmp	r3, #63	; 0x3f
 8002184:	d845      	bhi.n	8002212 <SSD1306_DrawPixel+0xaa>
		return;
	}

	if(SSD1306.Inverted){
 8002186:	4b26      	ldr	r3, [pc, #152]	; (8002220 <SSD1306_DrawPixel+0xb8>)
 8002188:	791b      	ldrb	r3, [r3, #4]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d006      	beq.n	800219c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 800218e:	78fb      	ldrb	r3, [r7, #3]
 8002190:	2b00      	cmp	r3, #0
 8002192:	bf0c      	ite	eq
 8002194:	2301      	moveq	r3, #1
 8002196:	2300      	movne	r3, #0
 8002198:	b2db      	uxtb	r3, r3
 800219a:	70fb      	strb	r3, [r7, #3]
	}

	if(color == WHITE){
 800219c:	78fb      	ldrb	r3, [r7, #3]
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d11a      	bne.n	80021d8 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80021a2:	88fa      	ldrh	r2, [r7, #6]
 80021a4:	88bb      	ldrh	r3, [r7, #4]
 80021a6:	08db      	lsrs	r3, r3, #3
 80021a8:	b298      	uxth	r0, r3
 80021aa:	4603      	mov	r3, r0
 80021ac:	01db      	lsls	r3, r3, #7
 80021ae:	4413      	add	r3, r2
 80021b0:	4a1c      	ldr	r2, [pc, #112]	; (8002224 <SSD1306_DrawPixel+0xbc>)
 80021b2:	5cd3      	ldrb	r3, [r2, r3]
 80021b4:	b25a      	sxtb	r2, r3
 80021b6:	88bb      	ldrh	r3, [r7, #4]
 80021b8:	f003 0307 	and.w	r3, r3, #7
 80021bc:	2101      	movs	r1, #1
 80021be:	fa01 f303 	lsl.w	r3, r1, r3
 80021c2:	b25b      	sxtb	r3, r3
 80021c4:	4313      	orrs	r3, r2
 80021c6:	b259      	sxtb	r1, r3
 80021c8:	88fa      	ldrh	r2, [r7, #6]
 80021ca:	4603      	mov	r3, r0
 80021cc:	01db      	lsls	r3, r3, #7
 80021ce:	4413      	add	r3, r2
 80021d0:	b2c9      	uxtb	r1, r1
 80021d2:	4a14      	ldr	r2, [pc, #80]	; (8002224 <SSD1306_DrawPixel+0xbc>)
 80021d4:	54d1      	strb	r1, [r2, r3]
 80021d6:	e01d      	b.n	8002214 <SSD1306_DrawPixel+0xac>
	}else{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80021d8:	88fa      	ldrh	r2, [r7, #6]
 80021da:	88bb      	ldrh	r3, [r7, #4]
 80021dc:	08db      	lsrs	r3, r3, #3
 80021de:	b298      	uxth	r0, r3
 80021e0:	4603      	mov	r3, r0
 80021e2:	01db      	lsls	r3, r3, #7
 80021e4:	4413      	add	r3, r2
 80021e6:	4a0f      	ldr	r2, [pc, #60]	; (8002224 <SSD1306_DrawPixel+0xbc>)
 80021e8:	5cd3      	ldrb	r3, [r2, r3]
 80021ea:	b25a      	sxtb	r2, r3
 80021ec:	88bb      	ldrh	r3, [r7, #4]
 80021ee:	f003 0307 	and.w	r3, r3, #7
 80021f2:	2101      	movs	r1, #1
 80021f4:	fa01 f303 	lsl.w	r3, r1, r3
 80021f8:	b25b      	sxtb	r3, r3
 80021fa:	43db      	mvns	r3, r3
 80021fc:	b25b      	sxtb	r3, r3
 80021fe:	4013      	ands	r3, r2
 8002200:	b259      	sxtb	r1, r3
 8002202:	88fa      	ldrh	r2, [r7, #6]
 8002204:	4603      	mov	r3, r0
 8002206:	01db      	lsls	r3, r3, #7
 8002208:	4413      	add	r3, r2
 800220a:	b2c9      	uxtb	r1, r1
 800220c:	4a05      	ldr	r2, [pc, #20]	; (8002224 <SSD1306_DrawPixel+0xbc>)
 800220e:	54d1      	strb	r1, [r2, r3]
 8002210:	e000      	b.n	8002214 <SSD1306_DrawPixel+0xac>
		return;
 8002212:	bf00      	nop
	}
}
 8002214:	370c      	adds	r7, #12
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	20000724 	.word	0x20000724
 8002224:	20000324 	.word	0x20000324

08002228 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	4603      	mov	r3, r0
 8002230:	460a      	mov	r2, r1
 8002232:	80fb      	strh	r3, [r7, #6]
 8002234:	4613      	mov	r3, r2
 8002236:	80bb      	strh	r3, [r7, #4]
	SSD1306.CurrentX = x;
 8002238:	4a05      	ldr	r2, [pc, #20]	; (8002250 <SSD1306_GotoXY+0x28>)
 800223a:	88fb      	ldrh	r3, [r7, #6]
 800223c:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 800223e:	4a04      	ldr	r2, [pc, #16]	; (8002250 <SSD1306_GotoXY+0x28>)
 8002240:	88bb      	ldrh	r3, [r7, #4]
 8002242:	8053      	strh	r3, [r2, #2]
}
 8002244:	bf00      	nop
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr
 8002250:	20000724 	.word	0x20000724

08002254 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b086      	sub	sp, #24
 8002258:	af00      	add	r7, sp, #0
 800225a:	4603      	mov	r3, r0
 800225c:	6039      	str	r1, [r7, #0]
 800225e:	71fb      	strb	r3, [r7, #7]
 8002260:	4613      	mov	r3, r2
 8002262:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	if(SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) || SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)){
 8002264:	4b3a      	ldr	r3, [pc, #232]	; (8002350 <SSD1306_Putc+0xfc>)
 8002266:	881b      	ldrh	r3, [r3, #0]
 8002268:	461a      	mov	r2, r3
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	781b      	ldrb	r3, [r3, #0]
 800226e:	4413      	add	r3, r2
 8002270:	2b7f      	cmp	r3, #127	; 0x7f
 8002272:	dc07      	bgt.n	8002284 <SSD1306_Putc+0x30>
 8002274:	4b36      	ldr	r3, [pc, #216]	; (8002350 <SSD1306_Putc+0xfc>)
 8002276:	885b      	ldrh	r3, [r3, #2]
 8002278:	461a      	mov	r2, r3
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	785b      	ldrb	r3, [r3, #1]
 800227e:	4413      	add	r3, r2
 8002280:	2b3f      	cmp	r3, #63	; 0x3f
 8002282:	dd01      	ble.n	8002288 <SSD1306_Putc+0x34>
		return 0;
 8002284:	2300      	movs	r3, #0
 8002286:	e05e      	b.n	8002346 <SSD1306_Putc+0xf2>
	}

	for(i=0; i<Font->FontHeight; i++){
 8002288:	2300      	movs	r3, #0
 800228a:	617b      	str	r3, [r7, #20]
 800228c:	e04b      	b.n	8002326 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	685a      	ldr	r2, [r3, #4]
 8002292:	79fb      	ldrb	r3, [r7, #7]
 8002294:	3b20      	subs	r3, #32
 8002296:	6839      	ldr	r1, [r7, #0]
 8002298:	7849      	ldrb	r1, [r1, #1]
 800229a:	fb01 f303 	mul.w	r3, r1, r3
 800229e:	4619      	mov	r1, r3
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	440b      	add	r3, r1
 80022a4:	005b      	lsls	r3, r3, #1
 80022a6:	4413      	add	r3, r2
 80022a8:	881b      	ldrh	r3, [r3, #0]
 80022aa:	60fb      	str	r3, [r7, #12]
		for(j=0; j<Font->FontWidth; j++){
 80022ac:	2300      	movs	r3, #0
 80022ae:	613b      	str	r3, [r7, #16]
 80022b0:	e030      	b.n	8002314 <SSD1306_Putc+0xc0>
			if((b << j) & 0x8000){
 80022b2:	68fa      	ldr	r2, [r7, #12]
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d010      	beq.n	80022e4 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80022c2:	4b23      	ldr	r3, [pc, #140]	; (8002350 <SSD1306_Putc+0xfc>)
 80022c4:	881a      	ldrh	r2, [r3, #0]
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	4413      	add	r3, r2
 80022cc:	b298      	uxth	r0, r3
 80022ce:	4b20      	ldr	r3, [pc, #128]	; (8002350 <SSD1306_Putc+0xfc>)
 80022d0:	885a      	ldrh	r2, [r3, #2]
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	b29b      	uxth	r3, r3
 80022d6:	4413      	add	r3, r2
 80022d8:	b29b      	uxth	r3, r3
 80022da:	79ba      	ldrb	r2, [r7, #6]
 80022dc:	4619      	mov	r1, r3
 80022de:	f7ff ff43 	bl	8002168 <SSD1306_DrawPixel>
 80022e2:	e014      	b.n	800230e <SSD1306_Putc+0xba>
			}else{
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80022e4:	4b1a      	ldr	r3, [pc, #104]	; (8002350 <SSD1306_Putc+0xfc>)
 80022e6:	881a      	ldrh	r2, [r3, #0]
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	b29b      	uxth	r3, r3
 80022ec:	4413      	add	r3, r2
 80022ee:	b298      	uxth	r0, r3
 80022f0:	4b17      	ldr	r3, [pc, #92]	; (8002350 <SSD1306_Putc+0xfc>)
 80022f2:	885a      	ldrh	r2, [r3, #2]
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	b29b      	uxth	r3, r3
 80022f8:	4413      	add	r3, r2
 80022fa:	b299      	uxth	r1, r3
 80022fc:	79bb      	ldrb	r3, [r7, #6]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	bf0c      	ite	eq
 8002302:	2301      	moveq	r3, #1
 8002304:	2300      	movne	r3, #0
 8002306:	b2db      	uxtb	r3, r3
 8002308:	461a      	mov	r2, r3
 800230a:	f7ff ff2d 	bl	8002168 <SSD1306_DrawPixel>
		for(j=0; j<Font->FontWidth; j++){
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	3301      	adds	r3, #1
 8002312:	613b      	str	r3, [r7, #16]
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	461a      	mov	r2, r3
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	4293      	cmp	r3, r2
 800231e:	d3c8      	bcc.n	80022b2 <SSD1306_Putc+0x5e>
	for(i=0; i<Font->FontHeight; i++){
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	3301      	adds	r3, #1
 8002324:	617b      	str	r3, [r7, #20]
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	785b      	ldrb	r3, [r3, #1]
 800232a:	461a      	mov	r2, r3
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	4293      	cmp	r3, r2
 8002330:	d3ad      	bcc.n	800228e <SSD1306_Putc+0x3a>
			}
		}
	}
	SSD1306.CurrentX += Font->FontWidth;
 8002332:	4b07      	ldr	r3, [pc, #28]	; (8002350 <SSD1306_Putc+0xfc>)
 8002334:	881a      	ldrh	r2, [r3, #0]
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	b29b      	uxth	r3, r3
 800233c:	4413      	add	r3, r2
 800233e:	b29a      	uxth	r2, r3
 8002340:	4b03      	ldr	r3, [pc, #12]	; (8002350 <SSD1306_Putc+0xfc>)
 8002342:	801a      	strh	r2, [r3, #0]
	return ch;
 8002344:	79fb      	ldrb	r3, [r7, #7]
}
 8002346:	4618      	mov	r0, r3
 8002348:	3718      	adds	r7, #24
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	20000724 	.word	0x20000724

08002354 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b084      	sub	sp, #16
 8002358:	af00      	add	r7, sp, #0
 800235a:	60f8      	str	r0, [r7, #12]
 800235c:	60b9      	str	r1, [r7, #8]
 800235e:	4613      	mov	r3, r2
 8002360:	71fb      	strb	r3, [r7, #7]
	while(*str)
 8002362:	e012      	b.n	800238a <SSD1306_Puts+0x36>
	{
		if(SSD1306_Putc(*str, Font, color) != *str){
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	79fa      	ldrb	r2, [r7, #7]
 800236a:	68b9      	ldr	r1, [r7, #8]
 800236c:	4618      	mov	r0, r3
 800236e:	f7ff ff71 	bl	8002254 <SSD1306_Putc>
 8002372:	4603      	mov	r3, r0
 8002374:	461a      	mov	r2, r3
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	429a      	cmp	r2, r3
 800237c:	d002      	beq.n	8002384 <SSD1306_Puts+0x30>
			return *str;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	e008      	b.n	8002396 <SSD1306_Puts+0x42>
		}
		str++;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	3301      	adds	r3, #1
 8002388:	60fb      	str	r3, [r7, #12]
	while(*str)
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d1e8      	bne.n	8002364 <SSD1306_Puts+0x10>
	}
	return *str;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	781b      	ldrb	r3, [r3, #0]
}
 8002396:	4618      	mov	r0, r3
 8002398:	3710      	adds	r7, #16
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}

0800239e <SSD1306_Clear>:
        SSD1306_DrawLine(x0 + y, y0 - x, x0 - y, y0 - x, c);
    }
}

void SSD1306_Clear(void)
{
 800239e:	b580      	push	{r7, lr}
 80023a0:	af00      	add	r7, sp, #0
	SSD1306_Fill(0);
 80023a2:	2000      	movs	r0, #0
 80023a4:	f7ff fec8 	bl	8002138 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 80023a8:	f7ff fe98 	bl	80020dc <SSD1306_UpdateScreen>
}
 80023ac:	bf00      	nop
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <SSD1306_I2C_Init>:
	SSD1306_WRITECOMMAND(0x10);
	SSD1306_WRITECOMMAND(0xAE);
}

void SSD1306_I2C_Init(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
	uint32_t p = 250000;
 80023b6:	4b08      	ldr	r3, [pc, #32]	; (80023d8 <SSD1306_I2C_Init+0x28>)
 80023b8:	607b      	str	r3, [r7, #4]
	while(p>0)
 80023ba:	e002      	b.n	80023c2 <SSD1306_I2C_Init+0x12>
		p--;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	3b01      	subs	r3, #1
 80023c0:	607b      	str	r3, [r7, #4]
	while(p>0)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d1f9      	bne.n	80023bc <SSD1306_I2C_Init+0xc>
}
 80023c8:	bf00      	nop
 80023ca:	bf00      	nop
 80023cc:	370c      	adds	r7, #12
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	0003d090 	.word	0x0003d090

080023dc <SSD1306_I2C_WriteMulti>:

void SSD1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count)
{
 80023dc:	b590      	push	{r4, r7, lr}
 80023de:	b0c7      	sub	sp, #284	; 0x11c
 80023e0:	af02      	add	r7, sp, #8
 80023e2:	4604      	mov	r4, r0
 80023e4:	4608      	mov	r0, r1
 80023e6:	f507 7188 	add.w	r1, r7, #272	; 0x110
 80023ea:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 80023ee:	600a      	str	r2, [r1, #0]
 80023f0:	4619      	mov	r1, r3
 80023f2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80023f6:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 80023fa:	4622      	mov	r2, r4
 80023fc:	701a      	strb	r2, [r3, #0]
 80023fe:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002402:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 8002406:	4602      	mov	r2, r0
 8002408:	701a      	strb	r2, [r3, #0]
 800240a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800240e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002412:	460a      	mov	r2, r1
 8002414:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 8002416:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800241a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800241e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002422:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 8002426:	7812      	ldrb	r2, [r2, #0]
 8002428:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 800242a:	2300      	movs	r3, #0
 800242c:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002430:	e015      	b.n	800245e <SSD1306_I2C_WriteMulti+0x82>
	dt[i+1] = data[i];
 8002432:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002436:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800243a:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 800243e:	6812      	ldr	r2, [r2, #0]
 8002440:	441a      	add	r2, r3
 8002442:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002446:	3301      	adds	r3, #1
 8002448:	7811      	ldrb	r1, [r2, #0]
 800244a:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800244e:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 8002452:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 8002454:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002458:	3301      	adds	r3, #1
 800245a:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800245e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002462:	b29b      	uxth	r3, r3
 8002464:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002468:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 800246c:	8812      	ldrh	r2, [r2, #0]
 800246e:	429a      	cmp	r2, r3
 8002470:	d8df      	bhi.n	8002432 <SSD1306_I2C_WriteMulti+0x56>
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8002472:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002476:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	b299      	uxth	r1, r3
 800247e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002482:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002486:	881b      	ldrh	r3, [r3, #0]
 8002488:	3301      	adds	r3, #1
 800248a:	b29b      	uxth	r3, r3
 800248c:	f107 020c 	add.w	r2, r7, #12
 8002490:	200a      	movs	r0, #10
 8002492:	9000      	str	r0, [sp, #0]
 8002494:	4803      	ldr	r0, [pc, #12]	; (80024a4 <SSD1306_I2C_WriteMulti+0xc8>)
 8002496:	f003 f9fd 	bl	8005894 <HAL_I2C_Master_Transmit>
}
 800249a:	bf00      	nop
 800249c:	f507 778a 	add.w	r7, r7, #276	; 0x114
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd90      	pop	{r4, r7, pc}
 80024a4:	20000220 	.word	0x20000220

080024a8 <SSD1306_I2C_Write>:


void SSD1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b086      	sub	sp, #24
 80024ac:	af02      	add	r7, sp, #8
 80024ae:	4603      	mov	r3, r0
 80024b0:	71fb      	strb	r3, [r7, #7]
 80024b2:	460b      	mov	r3, r1
 80024b4:	71bb      	strb	r3, [r7, #6]
 80024b6:	4613      	mov	r3, r2
 80024b8:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80024ba:	79bb      	ldrb	r3, [r7, #6]
 80024bc:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80024be:	797b      	ldrb	r3, [r7, #5]
 80024c0:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80024c2:	79fb      	ldrb	r3, [r7, #7]
 80024c4:	b299      	uxth	r1, r3
 80024c6:	f107 020c 	add.w	r2, r7, #12
 80024ca:	230a      	movs	r3, #10
 80024cc:	9300      	str	r3, [sp, #0]
 80024ce:	2302      	movs	r3, #2
 80024d0:	4803      	ldr	r0, [pc, #12]	; (80024e0 <SSD1306_I2C_Write+0x38>)
 80024d2:	f003 f9df 	bl	8005894 <HAL_I2C_Master_Transmit>
}
 80024d6:	bf00      	nop
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	20000220 	.word	0x20000220

080024e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ea:	2300      	movs	r3, #0
 80024ec:	607b      	str	r3, [r7, #4]
 80024ee:	4b10      	ldr	r3, [pc, #64]	; (8002530 <HAL_MspInit+0x4c>)
 80024f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024f2:	4a0f      	ldr	r2, [pc, #60]	; (8002530 <HAL_MspInit+0x4c>)
 80024f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024f8:	6453      	str	r3, [r2, #68]	; 0x44
 80024fa:	4b0d      	ldr	r3, [pc, #52]	; (8002530 <HAL_MspInit+0x4c>)
 80024fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002502:	607b      	str	r3, [r7, #4]
 8002504:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002506:	2300      	movs	r3, #0
 8002508:	603b      	str	r3, [r7, #0]
 800250a:	4b09      	ldr	r3, [pc, #36]	; (8002530 <HAL_MspInit+0x4c>)
 800250c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800250e:	4a08      	ldr	r2, [pc, #32]	; (8002530 <HAL_MspInit+0x4c>)
 8002510:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002514:	6413      	str	r3, [r2, #64]	; 0x40
 8002516:	4b06      	ldr	r3, [pc, #24]	; (8002530 <HAL_MspInit+0x4c>)
 8002518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800251e:	603b      	str	r3, [r7, #0]
 8002520:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002522:	2007      	movs	r0, #7
 8002524:	f000 fcfc 	bl	8002f20 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002528:	bf00      	nop
 800252a:	3708      	adds	r7, #8
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	40023800 	.word	0x40023800

08002534 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002538:	e7fe      	b.n	8002538 <NMI_Handler+0x4>

0800253a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800253a:	b480      	push	{r7}
 800253c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800253e:	e7fe      	b.n	800253e <HardFault_Handler+0x4>

08002540 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002544:	e7fe      	b.n	8002544 <MemManage_Handler+0x4>

08002546 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002546:	b480      	push	{r7}
 8002548:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800254a:	e7fe      	b.n	800254a <BusFault_Handler+0x4>

0800254c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002550:	e7fe      	b.n	8002550 <UsageFault_Handler+0x4>

08002552 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002552:	b480      	push	{r7}
 8002554:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002556:	bf00      	nop
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002564:	bf00      	nop
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr

0800256e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800256e:	b480      	push	{r7}
 8002570:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002572:	bf00      	nop
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002580:	f000 fbba 	bl	8002cf8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002584:	bf00      	nop
 8002586:	bd80      	pop	{r7, pc}

08002588 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800258c:	2001      	movs	r0, #1
 800258e:	f001 fbeb 	bl	8003d68 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002592:	bf00      	nop
 8002594:	bd80      	pop	{r7, pc}
	...

08002598 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 800259c:	4802      	ldr	r0, [pc, #8]	; (80025a8 <DMA1_Stream5_IRQHandler+0x10>)
 800259e:	f000 fef7 	bl	8003390 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80025a2:	bf00      	nop
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	200002bc 	.word	0x200002bc

080025ac <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PD9_Pin);
 80025b0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80025b4:	f001 fbd8 	bl	8003d68 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80025b8:	bf00      	nop
 80025ba:	bd80      	pop	{r7, pc}

080025bc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80025c0:	4802      	ldr	r0, [pc, #8]	; (80025cc <USART1_IRQHandler+0x10>)
 80025c2:	f006 f9b7 	bl	8008934 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80025c6:	bf00      	nop
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	20000730 	.word	0x20000730

080025d0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PD11_Pin);
 80025d4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80025d8:	f001 fbc6 	bl	8003d68 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PD13_Pin);
 80025dc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80025e0:	f001 fbc2 	bl	8003d68 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PD15_Pin);
 80025e4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80025e8:	f001 fbbe 	bl	8003d68 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80025ec:	bf00      	nop
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80025f4:	4802      	ldr	r0, [pc, #8]	; (8002600 <DMA2_Stream2_IRQHandler+0x10>)
 80025f6:	f000 fecb 	bl	8003390 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80025fa:	bf00      	nop
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	20000774 	.word	0x20000774

08002604 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002608:	4802      	ldr	r0, [pc, #8]	; (8002614 <OTG_FS_IRQHandler+0x10>)
 800260a:	f001 fe2f 	bl	800426c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800260e:	bf00      	nop
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	200026c8 	.word	0x200026c8

08002618 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800261c:	4802      	ldr	r0, [pc, #8]	; (8002628 <DMA2_Stream7_IRQHandler+0x10>)
 800261e:	f000 feb7 	bl	8003390 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8002622:	bf00      	nop
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	200007d4 	.word	0x200007d4

0800262c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b086      	sub	sp, #24
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002634:	4a14      	ldr	r2, [pc, #80]	; (8002688 <_sbrk+0x5c>)
 8002636:	4b15      	ldr	r3, [pc, #84]	; (800268c <_sbrk+0x60>)
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002640:	4b13      	ldr	r3, [pc, #76]	; (8002690 <_sbrk+0x64>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d102      	bne.n	800264e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002648:	4b11      	ldr	r3, [pc, #68]	; (8002690 <_sbrk+0x64>)
 800264a:	4a12      	ldr	r2, [pc, #72]	; (8002694 <_sbrk+0x68>)
 800264c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800264e:	4b10      	ldr	r3, [pc, #64]	; (8002690 <_sbrk+0x64>)
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4413      	add	r3, r2
 8002656:	693a      	ldr	r2, [r7, #16]
 8002658:	429a      	cmp	r2, r3
 800265a:	d207      	bcs.n	800266c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800265c:	f00f f85e 	bl	801171c <__errno>
 8002660:	4603      	mov	r3, r0
 8002662:	220c      	movs	r2, #12
 8002664:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002666:	f04f 33ff 	mov.w	r3, #4294967295
 800266a:	e009      	b.n	8002680 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800266c:	4b08      	ldr	r3, [pc, #32]	; (8002690 <_sbrk+0x64>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002672:	4b07      	ldr	r3, [pc, #28]	; (8002690 <_sbrk+0x64>)
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	4413      	add	r3, r2
 800267a:	4a05      	ldr	r2, [pc, #20]	; (8002690 <_sbrk+0x64>)
 800267c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800267e:	68fb      	ldr	r3, [r7, #12]
}
 8002680:	4618      	mov	r0, r3
 8002682:	3718      	adds	r7, #24
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	20020000 	.word	0x20020000
 800268c:	00000400 	.word	0x00000400
 8002690:	2000072c 	.word	0x2000072c
 8002694:	20002b18 	.word	0x20002b18

08002698 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800269c:	4b08      	ldr	r3, [pc, #32]	; (80026c0 <SystemInit+0x28>)
 800269e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026a2:	4a07      	ldr	r2, [pc, #28]	; (80026c0 <SystemInit+0x28>)
 80026a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80026ac:	4b04      	ldr	r3, [pc, #16]	; (80026c0 <SystemInit+0x28>)
 80026ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026b2:	609a      	str	r2, [r3, #8]
#endif
}
 80026b4:	bf00      	nop
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	e000ed00 	.word	0xe000ed00

080026c4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80026c8:	4b11      	ldr	r3, [pc, #68]	; (8002710 <MX_USART1_UART_Init+0x4c>)
 80026ca:	4a12      	ldr	r2, [pc, #72]	; (8002714 <MX_USART1_UART_Init+0x50>)
 80026cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80026ce:	4b10      	ldr	r3, [pc, #64]	; (8002710 <MX_USART1_UART_Init+0x4c>)
 80026d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80026d6:	4b0e      	ldr	r3, [pc, #56]	; (8002710 <MX_USART1_UART_Init+0x4c>)
 80026d8:	2200      	movs	r2, #0
 80026da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80026dc:	4b0c      	ldr	r3, [pc, #48]	; (8002710 <MX_USART1_UART_Init+0x4c>)
 80026de:	2200      	movs	r2, #0
 80026e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80026e2:	4b0b      	ldr	r3, [pc, #44]	; (8002710 <MX_USART1_UART_Init+0x4c>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80026e8:	4b09      	ldr	r3, [pc, #36]	; (8002710 <MX_USART1_UART_Init+0x4c>)
 80026ea:	220c      	movs	r2, #12
 80026ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026ee:	4b08      	ldr	r3, [pc, #32]	; (8002710 <MX_USART1_UART_Init+0x4c>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80026f4:	4b06      	ldr	r3, [pc, #24]	; (8002710 <MX_USART1_UART_Init+0x4c>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80026fa:	4805      	ldr	r0, [pc, #20]	; (8002710 <MX_USART1_UART_Init+0x4c>)
 80026fc:	f006 f8cc 	bl	8008898 <HAL_UART_Init>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002706:	f7ff fbeb 	bl	8001ee0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800270a:	bf00      	nop
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	20000730 	.word	0x20000730
 8002714:	40011000 	.word	0x40011000

08002718 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b08a      	sub	sp, #40	; 0x28
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002720:	f107 0314 	add.w	r3, r7, #20
 8002724:	2200      	movs	r2, #0
 8002726:	601a      	str	r2, [r3, #0]
 8002728:	605a      	str	r2, [r3, #4]
 800272a:	609a      	str	r2, [r3, #8]
 800272c:	60da      	str	r2, [r3, #12]
 800272e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a4c      	ldr	r2, [pc, #304]	; (8002868 <HAL_UART_MspInit+0x150>)
 8002736:	4293      	cmp	r3, r2
 8002738:	f040 8091 	bne.w	800285e <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800273c:	2300      	movs	r3, #0
 800273e:	613b      	str	r3, [r7, #16]
 8002740:	4b4a      	ldr	r3, [pc, #296]	; (800286c <HAL_UART_MspInit+0x154>)
 8002742:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002744:	4a49      	ldr	r2, [pc, #292]	; (800286c <HAL_UART_MspInit+0x154>)
 8002746:	f043 0310 	orr.w	r3, r3, #16
 800274a:	6453      	str	r3, [r2, #68]	; 0x44
 800274c:	4b47      	ldr	r3, [pc, #284]	; (800286c <HAL_UART_MspInit+0x154>)
 800274e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002750:	f003 0310 	and.w	r3, r3, #16
 8002754:	613b      	str	r3, [r7, #16]
 8002756:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002758:	2300      	movs	r3, #0
 800275a:	60fb      	str	r3, [r7, #12]
 800275c:	4b43      	ldr	r3, [pc, #268]	; (800286c <HAL_UART_MspInit+0x154>)
 800275e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002760:	4a42      	ldr	r2, [pc, #264]	; (800286c <HAL_UART_MspInit+0x154>)
 8002762:	f043 0301 	orr.w	r3, r3, #1
 8002766:	6313      	str	r3, [r2, #48]	; 0x30
 8002768:	4b40      	ldr	r3, [pc, #256]	; (800286c <HAL_UART_MspInit+0x154>)
 800276a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276c:	f003 0301 	and.w	r3, r3, #1
 8002770:	60fb      	str	r3, [r7, #12]
 8002772:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 8002774:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 8002778:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800277a:	2302      	movs	r3, #2
 800277c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800277e:	2300      	movs	r3, #0
 8002780:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002782:	2303      	movs	r3, #3
 8002784:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002786:	2307      	movs	r3, #7
 8002788:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800278a:	f107 0314 	add.w	r3, r7, #20
 800278e:	4619      	mov	r1, r3
 8002790:	4837      	ldr	r0, [pc, #220]	; (8002870 <HAL_UART_MspInit+0x158>)
 8002792:	f001 f867 	bl	8003864 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002796:	4b37      	ldr	r3, [pc, #220]	; (8002874 <HAL_UART_MspInit+0x15c>)
 8002798:	4a37      	ldr	r2, [pc, #220]	; (8002878 <HAL_UART_MspInit+0x160>)
 800279a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800279c:	4b35      	ldr	r3, [pc, #212]	; (8002874 <HAL_UART_MspInit+0x15c>)
 800279e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80027a2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027a4:	4b33      	ldr	r3, [pc, #204]	; (8002874 <HAL_UART_MspInit+0x15c>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027aa:	4b32      	ldr	r3, [pc, #200]	; (8002874 <HAL_UART_MspInit+0x15c>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80027b0:	4b30      	ldr	r3, [pc, #192]	; (8002874 <HAL_UART_MspInit+0x15c>)
 80027b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027b6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027b8:	4b2e      	ldr	r3, [pc, #184]	; (8002874 <HAL_UART_MspInit+0x15c>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80027be:	4b2d      	ldr	r3, [pc, #180]	; (8002874 <HAL_UART_MspInit+0x15c>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80027c4:	4b2b      	ldr	r3, [pc, #172]	; (8002874 <HAL_UART_MspInit+0x15c>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80027ca:	4b2a      	ldr	r3, [pc, #168]	; (8002874 <HAL_UART_MspInit+0x15c>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027d0:	4b28      	ldr	r3, [pc, #160]	; (8002874 <HAL_UART_MspInit+0x15c>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80027d6:	4827      	ldr	r0, [pc, #156]	; (8002874 <HAL_UART_MspInit+0x15c>)
 80027d8:	f000 fbe4 	bl	8002fa4 <HAL_DMA_Init>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d001      	beq.n	80027e6 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80027e2:	f7ff fb7d 	bl	8001ee0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4a22      	ldr	r2, [pc, #136]	; (8002874 <HAL_UART_MspInit+0x15c>)
 80027ea:	639a      	str	r2, [r3, #56]	; 0x38
 80027ec:	4a21      	ldr	r2, [pc, #132]	; (8002874 <HAL_UART_MspInit+0x15c>)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80027f2:	4b22      	ldr	r3, [pc, #136]	; (800287c <HAL_UART_MspInit+0x164>)
 80027f4:	4a22      	ldr	r2, [pc, #136]	; (8002880 <HAL_UART_MspInit+0x168>)
 80027f6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80027f8:	4b20      	ldr	r3, [pc, #128]	; (800287c <HAL_UART_MspInit+0x164>)
 80027fa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80027fe:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002800:	4b1e      	ldr	r3, [pc, #120]	; (800287c <HAL_UART_MspInit+0x164>)
 8002802:	2240      	movs	r2, #64	; 0x40
 8002804:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002806:	4b1d      	ldr	r3, [pc, #116]	; (800287c <HAL_UART_MspInit+0x164>)
 8002808:	2200      	movs	r2, #0
 800280a:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800280c:	4b1b      	ldr	r3, [pc, #108]	; (800287c <HAL_UART_MspInit+0x164>)
 800280e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002812:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002814:	4b19      	ldr	r3, [pc, #100]	; (800287c <HAL_UART_MspInit+0x164>)
 8002816:	2200      	movs	r2, #0
 8002818:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800281a:	4b18      	ldr	r3, [pc, #96]	; (800287c <HAL_UART_MspInit+0x164>)
 800281c:	2200      	movs	r2, #0
 800281e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002820:	4b16      	ldr	r3, [pc, #88]	; (800287c <HAL_UART_MspInit+0x164>)
 8002822:	2200      	movs	r2, #0
 8002824:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002826:	4b15      	ldr	r3, [pc, #84]	; (800287c <HAL_UART_MspInit+0x164>)
 8002828:	2200      	movs	r2, #0
 800282a:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800282c:	4b13      	ldr	r3, [pc, #76]	; (800287c <HAL_UART_MspInit+0x164>)
 800282e:	2200      	movs	r2, #0
 8002830:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002832:	4812      	ldr	r0, [pc, #72]	; (800287c <HAL_UART_MspInit+0x164>)
 8002834:	f000 fbb6 	bl	8002fa4 <HAL_DMA_Init>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d001      	beq.n	8002842 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 800283e:	f7ff fb4f 	bl	8001ee0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a0d      	ldr	r2, [pc, #52]	; (800287c <HAL_UART_MspInit+0x164>)
 8002846:	635a      	str	r2, [r3, #52]	; 0x34
 8002848:	4a0c      	ldr	r2, [pc, #48]	; (800287c <HAL_UART_MspInit+0x164>)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800284e:	2200      	movs	r2, #0
 8002850:	2100      	movs	r1, #0
 8002852:	2025      	movs	r0, #37	; 0x25
 8002854:	f000 fb6f 	bl	8002f36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002858:	2025      	movs	r0, #37	; 0x25
 800285a:	f000 fb88 	bl	8002f6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800285e:	bf00      	nop
 8002860:	3728      	adds	r7, #40	; 0x28
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	40011000 	.word	0x40011000
 800286c:	40023800 	.word	0x40023800
 8002870:	40020000 	.word	0x40020000
 8002874:	20000774 	.word	0x20000774
 8002878:	40026440 	.word	0x40026440
 800287c:	200007d4 	.word	0x200007d4
 8002880:	400264b8 	.word	0x400264b8

08002884 <PlayerInit>:

FIL WavFile;

/* Private function prototypes -----------------------------------------------*/
uint8_t PlayerInit(uint32_t AudioFreq)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
	/* Initialize the Audio codec and all related peripherals (I2S, I2C, IOExpander, IOs...) */
	if(AUDIO_OUT_Init(OUTPUT_DEVICE_BOTH, uwVolume, AudioFreq) != 0)
 800288c:	4b08      	ldr	r3, [pc, #32]	; (80028b0 <PlayerInit+0x2c>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	b2db      	uxtb	r3, r3
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	4619      	mov	r1, r3
 8002896:	2003      	movs	r0, #3
 8002898:	f7fd fe1c 	bl	80004d4 <AUDIO_OUT_Init>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <PlayerInit+0x22>
	{
		return 1;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e000      	b.n	80028a8 <PlayerInit+0x24>
	}
	else
	{
		return 0;
 80028a6:	2300      	movs	r3, #0
	}
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3708      	adds	r7, #8
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	20000080 	.word	0x20000080

080028b4 <AUDIO_PLAYER_Start>:
  * @brief  Starts Audio streaming.    
  * @param  idx: File index
  * @retval Audio error
  */ 
AUDIO_ErrorTypeDef AUDIO_PLAYER_Start(uint8_t idx)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	4603      	mov	r3, r0
 80028bc:	71fb      	strb	r3, [r7, #7]
  UINT bytesread;

  f_close(&WavFile);
 80028be:	4828      	ldr	r0, [pc, #160]	; (8002960 <AUDIO_PLAYER_Start+0xac>)
 80028c0:	f00d fecb 	bl	801065a <f_close>
  if(AUDIO_GetWavObjectNumber() > idx)
 80028c4:	f7fe fa6c 	bl	8000da0 <AUDIO_GetWavObjectNumber>
 80028c8:	4603      	mov	r3, r0
 80028ca:	461a      	mov	r2, r3
 80028cc:	79fb      	ldrb	r3, [r7, #7]
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d93f      	bls.n	8002954 <AUDIO_PLAYER_Start+0xa0>
  {

    //Open WAV file
    f_open(&WavFile, (char *)FileList.file[idx].name, FA_READ);
 80028d4:	79fa      	ldrb	r2, [r7, #7]
 80028d6:	4613      	mov	r3, r2
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	4413      	add	r3, r2
 80028dc:	00db      	lsls	r3, r3, #3
 80028de:	4413      	add	r3, r2
 80028e0:	4a20      	ldr	r2, [pc, #128]	; (8002964 <AUDIO_PLAYER_Start+0xb0>)
 80028e2:	4413      	add	r3, r2
 80028e4:	3301      	adds	r3, #1
 80028e6:	2201      	movs	r2, #1
 80028e8:	4619      	mov	r1, r3
 80028ea:	481d      	ldr	r0, [pc, #116]	; (8002960 <AUDIO_PLAYER_Start+0xac>)
 80028ec:	f00d fb3a 	bl	800ff64 <f_open>
    //Read WAV file Header
    f_read(&WavFile, &WaveFormat, sizeof(WaveFormat), &bytesread);
 80028f0:	f107 030c 	add.w	r3, r7, #12
 80028f4:	222c      	movs	r2, #44	; 0x2c
 80028f6:	491c      	ldr	r1, [pc, #112]	; (8002968 <AUDIO_PLAYER_Start+0xb4>)
 80028f8:	4819      	ldr	r0, [pc, #100]	; (8002960 <AUDIO_PLAYER_Start+0xac>)
 80028fa:	f00d fcf1 	bl	80102e0 <f_read>
    
    /*Adjust the Audio frequency */
    PlayerInit(WaveFormat.SampleRate);
 80028fe:	4b1a      	ldr	r3, [pc, #104]	; (8002968 <AUDIO_PLAYER_Start+0xb4>)
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	4618      	mov	r0, r3
 8002904:	f7ff ffbe 	bl	8002884 <PlayerInit>
    
    BufferCtl.state = BUFFER_OFFSET_NONE;
 8002908:	4b18      	ldr	r3, [pc, #96]	; (800296c <AUDIO_PLAYER_Start+0xb8>)
 800290a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800290e:	2200      	movs	r2, #0
 8002910:	701a      	strb	r2, [r3, #0]
    
    /* Get Data from USB Flash Disk */
    f_lseek(&WavFile, 0);
 8002912:	2100      	movs	r1, #0
 8002914:	4812      	ldr	r0, [pc, #72]	; (8002960 <AUDIO_PLAYER_Start+0xac>)
 8002916:	f00d feca 	bl	80106ae <f_lseek>
    
    /* Fill whole buffer at first time */
    if(f_read(&WavFile,&BufferCtl.buff[0],AUDIO_OUT_BUFFER_SIZE,(void *)&bytesread) == FR_OK)
 800291a:	f107 030c 	add.w	r3, r7, #12
 800291e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002922:	4912      	ldr	r1, [pc, #72]	; (800296c <AUDIO_PLAYER_Start+0xb8>)
 8002924:	480e      	ldr	r0, [pc, #56]	; (8002960 <AUDIO_PLAYER_Start+0xac>)
 8002926:	f00d fcdb 	bl	80102e0 <f_read>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d111      	bne.n	8002954 <AUDIO_PLAYER_Start+0xa0>
    {
      AudioState = AUDIO_STATE_PLAY;
 8002930:	4b0f      	ldr	r3, [pc, #60]	; (8002970 <AUDIO_PLAYER_Start+0xbc>)
 8002932:	2203      	movs	r2, #3
 8002934:	701a      	strb	r2, [r3, #0]
        if(bytesread != 0)
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d00b      	beq.n	8002954 <AUDIO_PLAYER_Start+0xa0>
        {
          AUDIO_OUT_Play((uint16_t*)&BufferCtl.buff[0], AUDIO_OUT_BUFFER_SIZE);
 800293c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002940:	480a      	ldr	r0, [pc, #40]	; (800296c <AUDIO_PLAYER_Start+0xb8>)
 8002942:	f7fd fe15 	bl	8000570 <AUDIO_OUT_Play>
          BufferCtl.fptr = bytesread;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	4a08      	ldr	r2, [pc, #32]	; (800296c <AUDIO_PLAYER_Start+0xb8>)
 800294a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800294e:	6053      	str	r3, [r2, #4]
          return AUDIO_ERROR_NONE;
 8002950:	2300      	movs	r3, #0
 8002952:	e000      	b.n	8002956 <AUDIO_PLAYER_Start+0xa2>
        }
      }
  }
  return AUDIO_ERROR_IO;
 8002954:	2301      	movs	r3, #1
}
 8002956:	4618      	mov	r0, r3
 8002958:	3710      	adds	r7, #16
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	20001c48 	.word	0x20001c48
 8002964:	20001840 	.word	0x20001840
 8002968:	20001c1c 	.word	0x20001c1c
 800296c:	20000834 	.word	0x20000834
 8002970:	2000183c 	.word	0x2000183c

08002974 <AUDIO_PLAYER_Process>:
  * @brief  Manages Audio process. 
  * @param  None
  * @retval Audio error
  */
AUDIO_ErrorTypeDef AUDIO_PLAYER_Process(bool isLoop, uint8_t idx)
{
 8002974:	b590      	push	{r4, r7, lr}
 8002976:	b085      	sub	sp, #20
 8002978:	af00      	add	r7, sp, #0
 800297a:	4603      	mov	r3, r0
 800297c:	460a      	mov	r2, r1
 800297e:	71fb      	strb	r3, [r7, #7]
 8002980:	4613      	mov	r3, r2
 8002982:	71bb      	strb	r3, [r7, #6]
  uint32_t bytesread;
  AUDIO_ErrorTypeDef audio_error = AUDIO_ERROR_NONE;
 8002984:	2300      	movs	r3, #0
 8002986:	73fb      	strb	r3, [r7, #15]
  
  switch(AudioState)
 8002988:	4b82      	ldr	r3, [pc, #520]	; (8002b94 <AUDIO_PLAYER_Process+0x220>)
 800298a:	781b      	ldrb	r3, [r3, #0]
 800298c:	3b03      	subs	r3, #3
 800298e:	2b0a      	cmp	r3, #10
 8002990:	f200 80f8 	bhi.w	8002b84 <AUDIO_PLAYER_Process+0x210>
 8002994:	a201      	add	r2, pc, #4	; (adr r2, 800299c <AUDIO_PLAYER_Process+0x28>)
 8002996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800299a:	bf00      	nop
 800299c:	080029c9 	.word	0x080029c9
 80029a0:	08002b85 	.word	0x08002b85
 80029a4:	08002a91 	.word	0x08002a91
 80029a8:	08002adf 	.word	0x08002adf
 80029ac:	08002b85 	.word	0x08002b85
 80029b0:	08002b85 	.word	0x08002b85
 80029b4:	08002a7f 	.word	0x08002a7f
 80029b8:	08002b21 	.word	0x08002b21
 80029bc:	08002b2d 	.word	0x08002b2d
 80029c0:	08002b39 	.word	0x08002b39
 80029c4:	08002b5f 	.word	0x08002b5f
  {
  case AUDIO_STATE_PLAY:
    if(BufferCtl.fptr >= WaveFormat.FileSize)
 80029c8:	4b73      	ldr	r3, [pc, #460]	; (8002b98 <AUDIO_PLAYER_Process+0x224>)
 80029ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80029ce:	685a      	ldr	r2, [r3, #4]
 80029d0:	4b72      	ldr	r3, [pc, #456]	; (8002b9c <AUDIO_PLAYER_Process+0x228>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d306      	bcc.n	80029e6 <AUDIO_PLAYER_Process+0x72>
    {
      AUDIO_OUT_Stop(CODEC_PDWN_SW);
 80029d8:	2002      	movs	r0, #2
 80029da:	f7fd fe1f 	bl	800061c <AUDIO_OUT_Stop>
      AUDIO_PLAYER_Start(idx);
 80029de:	79bb      	ldrb	r3, [r7, #6]
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7ff ff67 	bl	80028b4 <AUDIO_PLAYER_Start>
    }
    
    if(BufferCtl.state == BUFFER_OFFSET_HALF)
 80029e6:	4b6c      	ldr	r3, [pc, #432]	; (8002b98 <AUDIO_PLAYER_Process+0x224>)
 80029e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d11e      	bne.n	8002a30 <AUDIO_PLAYER_Process+0xbc>
    {
      if(f_read(&WavFile, &BufferCtl.buff[0], AUDIO_OUT_BUFFER_SIZE/2, (void *)&bytesread) != FR_OK)
 80029f2:	f107 0308 	add.w	r3, r7, #8
 80029f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80029fa:	4967      	ldr	r1, [pc, #412]	; (8002b98 <AUDIO_PLAYER_Process+0x224>)
 80029fc:	4868      	ldr	r0, [pc, #416]	; (8002ba0 <AUDIO_PLAYER_Process+0x22c>)
 80029fe:	f00d fc6f 	bl	80102e0 <f_read>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d004      	beq.n	8002a12 <AUDIO_PLAYER_Process+0x9e>
      { 
        AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8002a08:	2002      	movs	r0, #2
 8002a0a:	f7fd fe07 	bl	800061c <AUDIO_OUT_Stop>
        return AUDIO_ERROR_IO;       
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e0bc      	b.n	8002b8c <AUDIO_PLAYER_Process+0x218>
      } 
      BufferCtl.state = BUFFER_OFFSET_NONE;
 8002a12:	4b61      	ldr	r3, [pc, #388]	; (8002b98 <AUDIO_PLAYER_Process+0x224>)
 8002a14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a18:	2200      	movs	r2, #0
 8002a1a:	701a      	strb	r2, [r3, #0]
      BufferCtl.fptr += bytesread; 
 8002a1c:	4b5e      	ldr	r3, [pc, #376]	; (8002b98 <AUDIO_PLAYER_Process+0x224>)
 8002a1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a22:	685a      	ldr	r2, [r3, #4]
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	4413      	add	r3, r2
 8002a28:	4a5b      	ldr	r2, [pc, #364]	; (8002b98 <AUDIO_PLAYER_Process+0x224>)
 8002a2a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002a2e:	6053      	str	r3, [r2, #4]
    }
    
    if(BufferCtl.state == BUFFER_OFFSET_FULL)
 8002a30:	4b59      	ldr	r3, [pc, #356]	; (8002b98 <AUDIO_PLAYER_Process+0x224>)
 8002a32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a36:	781b      	ldrb	r3, [r3, #0]
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	f040 80a5 	bne.w	8002b88 <AUDIO_PLAYER_Process+0x214>
    {
      if(f_read(&WavFile, &BufferCtl.buff[AUDIO_OUT_BUFFER_SIZE /2], AUDIO_OUT_BUFFER_SIZE/2, (void *)&bytesread) != FR_OK)
 8002a3e:	f107 0308 	add.w	r3, r7, #8
 8002a42:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a46:	4957      	ldr	r1, [pc, #348]	; (8002ba4 <AUDIO_PLAYER_Process+0x230>)
 8002a48:	4855      	ldr	r0, [pc, #340]	; (8002ba0 <AUDIO_PLAYER_Process+0x22c>)
 8002a4a:	f00d fc49 	bl	80102e0 <f_read>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d004      	beq.n	8002a5e <AUDIO_PLAYER_Process+0xea>
      { 
        AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8002a54:	2002      	movs	r0, #2
 8002a56:	f7fd fde1 	bl	800061c <AUDIO_OUT_Stop>
        return AUDIO_ERROR_IO;       
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e096      	b.n	8002b8c <AUDIO_PLAYER_Process+0x218>
      } 
 
      BufferCtl.state = BUFFER_OFFSET_NONE;
 8002a5e:	4b4e      	ldr	r3, [pc, #312]	; (8002b98 <AUDIO_PLAYER_Process+0x224>)
 8002a60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a64:	2200      	movs	r2, #0
 8002a66:	701a      	strb	r2, [r3, #0]
      BufferCtl.fptr += bytesread; 
 8002a68:	4b4b      	ldr	r3, [pc, #300]	; (8002b98 <AUDIO_PLAYER_Process+0x224>)
 8002a6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a6e:	685a      	ldr	r2, [r3, #4]
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	4413      	add	r3, r2
 8002a74:	4a48      	ldr	r2, [pc, #288]	; (8002b98 <AUDIO_PLAYER_Process+0x224>)
 8002a76:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002a7a:	6053      	str	r3, [r2, #4]
    }
    break;
 8002a7c:	e084      	b.n	8002b88 <AUDIO_PLAYER_Process+0x214>
    
  case AUDIO_STATE_STOP:
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8002a7e:	2002      	movs	r0, #2
 8002a80:	f7fd fdcc 	bl	800061c <AUDIO_OUT_Stop>
    AudioState = AUDIO_STATE_IDLE; 
 8002a84:	4b43      	ldr	r3, [pc, #268]	; (8002b94 <AUDIO_PLAYER_Process+0x220>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	701a      	strb	r2, [r3, #0]
    audio_error = AUDIO_ERROR_IO;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	73fb      	strb	r3, [r7, #15]
    break;
 8002a8e:	e07c      	b.n	8002b8a <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_NEXT:
    if(++FilePos >= AUDIO_GetWavObjectNumber())
 8002a90:	4b45      	ldr	r3, [pc, #276]	; (8002ba8 <AUDIO_PLAYER_Process+0x234>)
 8002a92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a96:	b29b      	uxth	r3, r3
 8002a98:	3301      	adds	r3, #1
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	b21a      	sxth	r2, r3
 8002a9e:	4b42      	ldr	r3, [pc, #264]	; (8002ba8 <AUDIO_PLAYER_Process+0x234>)
 8002aa0:	801a      	strh	r2, [r3, #0]
 8002aa2:	4b41      	ldr	r3, [pc, #260]	; (8002ba8 <AUDIO_PLAYER_Process+0x234>)
 8002aa4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002aa8:	461c      	mov	r4, r3
 8002aaa:	f7fe f979 	bl	8000da0 <AUDIO_GetWavObjectNumber>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	429c      	cmp	r4, r3
 8002ab2:	db09      	blt.n	8002ac8 <AUDIO_PLAYER_Process+0x154>
    {
    	if (isLoop)
 8002ab4:	79fb      	ldrb	r3, [r7, #7]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d003      	beq.n	8002ac2 <AUDIO_PLAYER_Process+0x14e>
    	{
    		FilePos = 0;
 8002aba:	4b3b      	ldr	r3, [pc, #236]	; (8002ba8 <AUDIO_PLAYER_Process+0x234>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	801a      	strh	r2, [r3, #0]
 8002ac0:	e002      	b.n	8002ac8 <AUDIO_PLAYER_Process+0x154>
    	}
    	else
    	{
    		AudioState =AUDIO_STATE_STOP;
 8002ac2:	4b34      	ldr	r3, [pc, #208]	; (8002b94 <AUDIO_PLAYER_Process+0x220>)
 8002ac4:	2209      	movs	r2, #9
 8002ac6:	701a      	strb	r2, [r3, #0]
    	}
    }
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8002ac8:	2002      	movs	r0, #2
 8002aca:	f7fd fda7 	bl	800061c <AUDIO_OUT_Stop>
    AUDIO_PLAYER_Start(FilePos);
 8002ace:	4b36      	ldr	r3, [pc, #216]	; (8002ba8 <AUDIO_PLAYER_Process+0x234>)
 8002ad0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff feec 	bl	80028b4 <AUDIO_PLAYER_Start>
    break;    
 8002adc:	e055      	b.n	8002b8a <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_PREVIOUS:
    if(--FilePos < 0)
 8002ade:	4b32      	ldr	r3, [pc, #200]	; (8002ba8 <AUDIO_PLAYER_Process+0x234>)
 8002ae0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	3b01      	subs	r3, #1
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	b21a      	sxth	r2, r3
 8002aec:	4b2e      	ldr	r3, [pc, #184]	; (8002ba8 <AUDIO_PLAYER_Process+0x234>)
 8002aee:	801a      	strh	r2, [r3, #0]
 8002af0:	4b2d      	ldr	r3, [pc, #180]	; (8002ba8 <AUDIO_PLAYER_Process+0x234>)
 8002af2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	da07      	bge.n	8002b0a <AUDIO_PLAYER_Process+0x196>
    {
      FilePos = AUDIO_GetWavObjectNumber() - 1;
 8002afa:	f7fe f951 	bl	8000da0 <AUDIO_GetWavObjectNumber>
 8002afe:	4603      	mov	r3, r0
 8002b00:	3b01      	subs	r3, #1
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	b21a      	sxth	r2, r3
 8002b06:	4b28      	ldr	r3, [pc, #160]	; (8002ba8 <AUDIO_PLAYER_Process+0x234>)
 8002b08:	801a      	strh	r2, [r3, #0]
    }
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8002b0a:	2002      	movs	r0, #2
 8002b0c:	f7fd fd86 	bl	800061c <AUDIO_OUT_Stop>
    AUDIO_PLAYER_Start(FilePos);
 8002b10:	4b25      	ldr	r3, [pc, #148]	; (8002ba8 <AUDIO_PLAYER_Process+0x234>)
 8002b12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7ff fecb 	bl	80028b4 <AUDIO_PLAYER_Start>
    break;   
 8002b1e:	e034      	b.n	8002b8a <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_PAUSE:
    AUDIO_OUT_Pause();
 8002b20:	f7fd fd50 	bl	80005c4 <AUDIO_OUT_Pause>
    AudioState = AUDIO_STATE_WAIT;
 8002b24:	4b1b      	ldr	r3, [pc, #108]	; (8002b94 <AUDIO_PLAYER_Process+0x220>)
 8002b26:	2201      	movs	r2, #1
 8002b28:	701a      	strb	r2, [r3, #0]
    break;
 8002b2a:	e02e      	b.n	8002b8a <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_RESUME:
    AUDIO_OUT_Resume();
 8002b2c:	f7fd fd60 	bl	80005f0 <AUDIO_OUT_Resume>
    AudioState = AUDIO_STATE_PLAY;
 8002b30:	4b18      	ldr	r3, [pc, #96]	; (8002b94 <AUDIO_PLAYER_Process+0x220>)
 8002b32:	2203      	movs	r2, #3
 8002b34:	701a      	strb	r2, [r3, #0]
    break;
 8002b36:	e028      	b.n	8002b8a <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_VOLUME_UP: 
    if( uwVolume <= 90)
 8002b38:	4b1c      	ldr	r3, [pc, #112]	; (8002bac <AUDIO_PLAYER_Process+0x238>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2b5a      	cmp	r3, #90	; 0x5a
 8002b3e:	d804      	bhi.n	8002b4a <AUDIO_PLAYER_Process+0x1d6>
    {
      uwVolume += 10;
 8002b40:	4b1a      	ldr	r3, [pc, #104]	; (8002bac <AUDIO_PLAYER_Process+0x238>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	330a      	adds	r3, #10
 8002b46:	4a19      	ldr	r2, [pc, #100]	; (8002bac <AUDIO_PLAYER_Process+0x238>)
 8002b48:	6013      	str	r3, [r2, #0]
    }
    AUDIO_OUT_SetVolume(uwVolume);
 8002b4a:	4b18      	ldr	r3, [pc, #96]	; (8002bac <AUDIO_PLAYER_Process+0x238>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7fd fd8b 	bl	800066c <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 8002b56:	4b0f      	ldr	r3, [pc, #60]	; (8002b94 <AUDIO_PLAYER_Process+0x220>)
 8002b58:	2203      	movs	r2, #3
 8002b5a:	701a      	strb	r2, [r3, #0]
    break;
 8002b5c:	e015      	b.n	8002b8a <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_VOLUME_DOWN:    
    if( uwVolume >= 10)
 8002b5e:	4b13      	ldr	r3, [pc, #76]	; (8002bac <AUDIO_PLAYER_Process+0x238>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	2b09      	cmp	r3, #9
 8002b64:	d904      	bls.n	8002b70 <AUDIO_PLAYER_Process+0x1fc>
    {
      uwVolume -= 10;
 8002b66:	4b11      	ldr	r3, [pc, #68]	; (8002bac <AUDIO_PLAYER_Process+0x238>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	3b0a      	subs	r3, #10
 8002b6c:	4a0f      	ldr	r2, [pc, #60]	; (8002bac <AUDIO_PLAYER_Process+0x238>)
 8002b6e:	6013      	str	r3, [r2, #0]
    }
    AUDIO_OUT_SetVolume(uwVolume);
 8002b70:	4b0e      	ldr	r3, [pc, #56]	; (8002bac <AUDIO_PLAYER_Process+0x238>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7fd fd78 	bl	800066c <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 8002b7c:	4b05      	ldr	r3, [pc, #20]	; (8002b94 <AUDIO_PLAYER_Process+0x220>)
 8002b7e:	2203      	movs	r2, #3
 8002b80:	701a      	strb	r2, [r3, #0]
    break;
 8002b82:	e002      	b.n	8002b8a <AUDIO_PLAYER_Process+0x216>
  case AUDIO_STATE_WAIT:
  case AUDIO_STATE_IDLE:
  case AUDIO_STATE_INIT:    
  default:
    /* Do Nothing */
    break;
 8002b84:	bf00      	nop
 8002b86:	e000      	b.n	8002b8a <AUDIO_PLAYER_Process+0x216>
    break;
 8002b88:	bf00      	nop
  }
  return audio_error;
 8002b8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3714      	adds	r7, #20
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd90      	pop	{r4, r7, pc}
 8002b94:	2000183c 	.word	0x2000183c
 8002b98:	20000834 	.word	0x20000834
 8002b9c:	20001c1c 	.word	0x20001c1c
 8002ba0:	20001c48 	.word	0x20001c48
 8002ba4:	20001034 	.word	0x20001034
 8002ba8:	2000183e 	.word	0x2000183e
 8002bac:	20000080 	.word	0x20000080

08002bb0 <AUDIO_OUT_TransferComplete_CallBack>:
  * @brief  Calculates the remaining file size and new position of the pointer.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_TransferComplete_CallBack(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 8002bb4:	4b06      	ldr	r3, [pc, #24]	; (8002bd0 <AUDIO_OUT_TransferComplete_CallBack+0x20>)
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	2b03      	cmp	r3, #3
 8002bba:	d104      	bne.n	8002bc6 <AUDIO_OUT_TransferComplete_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_FULL;
 8002bbc:	4b05      	ldr	r3, [pc, #20]	; (8002bd4 <AUDIO_OUT_TransferComplete_CallBack+0x24>)
 8002bbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002bc2:	2202      	movs	r2, #2
 8002bc4:	701a      	strb	r2, [r3, #0]
  }
}
 8002bc6:	bf00      	nop
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr
 8002bd0:	2000183c 	.word	0x2000183c
 8002bd4:	20000834 	.word	0x20000834

08002bd8 <AUDIO_OUT_HalfTransfer_CallBack>:
  * @brief  Manages the DMA Half Transfer complete interrupt.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_HalfTransfer_CallBack(void)
{ 
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 8002bdc:	4b06      	ldr	r3, [pc, #24]	; (8002bf8 <AUDIO_OUT_HalfTransfer_CallBack+0x20>)
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	2b03      	cmp	r3, #3
 8002be2:	d104      	bne.n	8002bee <AUDIO_OUT_HalfTransfer_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_HALF;
 8002be4:	4b05      	ldr	r3, [pc, #20]	; (8002bfc <AUDIO_OUT_HalfTransfer_CallBack+0x24>)
 8002be6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002bea:	2201      	movs	r2, #1
 8002bec:	701a      	strb	r2, [r3, #0]
  }
}
 8002bee:	bf00      	nop
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr
 8002bf8:	2000183c 	.word	0x2000183c
 8002bfc:	20000834 	.word	0x20000834

08002c00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002c00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c38 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002c04:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002c06:	e003      	b.n	8002c10 <LoopCopyDataInit>

08002c08 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002c08:	4b0c      	ldr	r3, [pc, #48]	; (8002c3c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002c0a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002c0c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002c0e:	3104      	adds	r1, #4

08002c10 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002c10:	480b      	ldr	r0, [pc, #44]	; (8002c40 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002c12:	4b0c      	ldr	r3, [pc, #48]	; (8002c44 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002c14:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002c16:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002c18:	d3f6      	bcc.n	8002c08 <CopyDataInit>
  ldr  r2, =_sbss
 8002c1a:	4a0b      	ldr	r2, [pc, #44]	; (8002c48 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002c1c:	e002      	b.n	8002c24 <LoopFillZerobss>

08002c1e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002c1e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002c20:	f842 3b04 	str.w	r3, [r2], #4

08002c24 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002c24:	4b09      	ldr	r3, [pc, #36]	; (8002c4c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002c26:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002c28:	d3f9      	bcc.n	8002c1e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002c2a:	f7ff fd35 	bl	8002698 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c2e:	f00e fd7b 	bl	8011728 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c32:	f7fe ffd5 	bl	8001be0 <main>
  bx  lr    
 8002c36:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002c38:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002c3c:	08013334 	.word	0x08013334
  ldr  r0, =_sdata
 8002c40:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002c44:	200000fc 	.word	0x200000fc
  ldr  r2, =_sbss
 8002c48:	200000fc 	.word	0x200000fc
  ldr  r3, = _ebss
 8002c4c:	20002b14 	.word	0x20002b14

08002c50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c50:	e7fe      	b.n	8002c50 <ADC_IRQHandler>
	...

08002c54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c58:	4b0e      	ldr	r3, [pc, #56]	; (8002c94 <HAL_Init+0x40>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a0d      	ldr	r2, [pc, #52]	; (8002c94 <HAL_Init+0x40>)
 8002c5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c62:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c64:	4b0b      	ldr	r3, [pc, #44]	; (8002c94 <HAL_Init+0x40>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a0a      	ldr	r2, [pc, #40]	; (8002c94 <HAL_Init+0x40>)
 8002c6a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c6e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c70:	4b08      	ldr	r3, [pc, #32]	; (8002c94 <HAL_Init+0x40>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a07      	ldr	r2, [pc, #28]	; (8002c94 <HAL_Init+0x40>)
 8002c76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c7c:	2003      	movs	r0, #3
 8002c7e:	f000 f94f 	bl	8002f20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c82:	2000      	movs	r0, #0
 8002c84:	f000 f808 	bl	8002c98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c88:	f7ff fc2c 	bl	80024e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c8c:	2300      	movs	r3, #0
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	40023c00 	.word	0x40023c00

08002c98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ca0:	4b12      	ldr	r3, [pc, #72]	; (8002cec <HAL_InitTick+0x54>)
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	4b12      	ldr	r3, [pc, #72]	; (8002cf0 <HAL_InitTick+0x58>)
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	4619      	mov	r1, r3
 8002caa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cae:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f000 f967 	bl	8002f8a <HAL_SYSTICK_Config>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d001      	beq.n	8002cc6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e00e      	b.n	8002ce4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2b0f      	cmp	r3, #15
 8002cca:	d80a      	bhi.n	8002ce2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ccc:	2200      	movs	r2, #0
 8002cce:	6879      	ldr	r1, [r7, #4]
 8002cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8002cd4:	f000 f92f 	bl	8002f36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cd8:	4a06      	ldr	r2, [pc, #24]	; (8002cf4 <HAL_InitTick+0x5c>)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	e000      	b.n	8002ce4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3708      	adds	r7, #8
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	2000007c 	.word	0x2000007c
 8002cf0:	20000088 	.word	0x20000088
 8002cf4:	20000084 	.word	0x20000084

08002cf8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cfc:	4b06      	ldr	r3, [pc, #24]	; (8002d18 <HAL_IncTick+0x20>)
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	461a      	mov	r2, r3
 8002d02:	4b06      	ldr	r3, [pc, #24]	; (8002d1c <HAL_IncTick+0x24>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4413      	add	r3, r2
 8002d08:	4a04      	ldr	r2, [pc, #16]	; (8002d1c <HAL_IncTick+0x24>)
 8002d0a:	6013      	str	r3, [r2, #0]
}
 8002d0c:	bf00      	nop
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	20000088 	.word	0x20000088
 8002d1c:	20001e78 	.word	0x20001e78

08002d20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0
  return uwTick;
 8002d24:	4b03      	ldr	r3, [pc, #12]	; (8002d34 <HAL_GetTick+0x14>)
 8002d26:	681b      	ldr	r3, [r3, #0]
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr
 8002d32:	bf00      	nop
 8002d34:	20001e78 	.word	0x20001e78

08002d38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b084      	sub	sp, #16
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d40:	f7ff ffee 	bl	8002d20 <HAL_GetTick>
 8002d44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d50:	d005      	beq.n	8002d5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d52:	4b0a      	ldr	r3, [pc, #40]	; (8002d7c <HAL_Delay+0x44>)
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	461a      	mov	r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	4413      	add	r3, r2
 8002d5c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d5e:	bf00      	nop
 8002d60:	f7ff ffde 	bl	8002d20 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	68fa      	ldr	r2, [r7, #12]
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d8f7      	bhi.n	8002d60 <HAL_Delay+0x28>
  {
  }
}
 8002d70:	bf00      	nop
 8002d72:	bf00      	nop
 8002d74:	3710      	adds	r7, #16
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	20000088 	.word	0x20000088

08002d80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b085      	sub	sp, #20
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	f003 0307 	and.w	r3, r3, #7
 8002d8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d90:	4b0c      	ldr	r3, [pc, #48]	; (8002dc4 <__NVIC_SetPriorityGrouping+0x44>)
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d96:	68ba      	ldr	r2, [r7, #8]
 8002d98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002da8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002dac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002db0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002db2:	4a04      	ldr	r2, [pc, #16]	; (8002dc4 <__NVIC_SetPriorityGrouping+0x44>)
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	60d3      	str	r3, [r2, #12]
}
 8002db8:	bf00      	nop
 8002dba:	3714      	adds	r7, #20
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr
 8002dc4:	e000ed00 	.word	0xe000ed00

08002dc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dcc:	4b04      	ldr	r3, [pc, #16]	; (8002de0 <__NVIC_GetPriorityGrouping+0x18>)
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	0a1b      	lsrs	r3, r3, #8
 8002dd2:	f003 0307 	and.w	r3, r3, #7
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr
 8002de0:	e000ed00 	.word	0xe000ed00

08002de4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	4603      	mov	r3, r0
 8002dec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	db0b      	blt.n	8002e0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002df6:	79fb      	ldrb	r3, [r7, #7]
 8002df8:	f003 021f 	and.w	r2, r3, #31
 8002dfc:	4907      	ldr	r1, [pc, #28]	; (8002e1c <__NVIC_EnableIRQ+0x38>)
 8002dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e02:	095b      	lsrs	r3, r3, #5
 8002e04:	2001      	movs	r0, #1
 8002e06:	fa00 f202 	lsl.w	r2, r0, r2
 8002e0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e0e:	bf00      	nop
 8002e10:	370c      	adds	r7, #12
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	e000e100 	.word	0xe000e100

08002e20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	4603      	mov	r3, r0
 8002e28:	6039      	str	r1, [r7, #0]
 8002e2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	db0a      	blt.n	8002e4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	b2da      	uxtb	r2, r3
 8002e38:	490c      	ldr	r1, [pc, #48]	; (8002e6c <__NVIC_SetPriority+0x4c>)
 8002e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e3e:	0112      	lsls	r2, r2, #4
 8002e40:	b2d2      	uxtb	r2, r2
 8002e42:	440b      	add	r3, r1
 8002e44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e48:	e00a      	b.n	8002e60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	b2da      	uxtb	r2, r3
 8002e4e:	4908      	ldr	r1, [pc, #32]	; (8002e70 <__NVIC_SetPriority+0x50>)
 8002e50:	79fb      	ldrb	r3, [r7, #7]
 8002e52:	f003 030f 	and.w	r3, r3, #15
 8002e56:	3b04      	subs	r3, #4
 8002e58:	0112      	lsls	r2, r2, #4
 8002e5a:	b2d2      	uxtb	r2, r2
 8002e5c:	440b      	add	r3, r1
 8002e5e:	761a      	strb	r2, [r3, #24]
}
 8002e60:	bf00      	nop
 8002e62:	370c      	adds	r7, #12
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr
 8002e6c:	e000e100 	.word	0xe000e100
 8002e70:	e000ed00 	.word	0xe000ed00

08002e74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b089      	sub	sp, #36	; 0x24
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	60f8      	str	r0, [r7, #12]
 8002e7c:	60b9      	str	r1, [r7, #8]
 8002e7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f003 0307 	and.w	r3, r3, #7
 8002e86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e88:	69fb      	ldr	r3, [r7, #28]
 8002e8a:	f1c3 0307 	rsb	r3, r3, #7
 8002e8e:	2b04      	cmp	r3, #4
 8002e90:	bf28      	it	cs
 8002e92:	2304      	movcs	r3, #4
 8002e94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	3304      	adds	r3, #4
 8002e9a:	2b06      	cmp	r3, #6
 8002e9c:	d902      	bls.n	8002ea4 <NVIC_EncodePriority+0x30>
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	3b03      	subs	r3, #3
 8002ea2:	e000      	b.n	8002ea6 <NVIC_EncodePriority+0x32>
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ea8:	f04f 32ff 	mov.w	r2, #4294967295
 8002eac:	69bb      	ldr	r3, [r7, #24]
 8002eae:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb2:	43da      	mvns	r2, r3
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	401a      	ands	r2, r3
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ebc:	f04f 31ff 	mov.w	r1, #4294967295
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec6:	43d9      	mvns	r1, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ecc:	4313      	orrs	r3, r2
         );
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3724      	adds	r7, #36	; 0x24
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr
	...

08002edc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b082      	sub	sp, #8
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	3b01      	subs	r3, #1
 8002ee8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002eec:	d301      	bcc.n	8002ef2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e00f      	b.n	8002f12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ef2:	4a0a      	ldr	r2, [pc, #40]	; (8002f1c <SysTick_Config+0x40>)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002efa:	210f      	movs	r1, #15
 8002efc:	f04f 30ff 	mov.w	r0, #4294967295
 8002f00:	f7ff ff8e 	bl	8002e20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f04:	4b05      	ldr	r3, [pc, #20]	; (8002f1c <SysTick_Config+0x40>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f0a:	4b04      	ldr	r3, [pc, #16]	; (8002f1c <SysTick_Config+0x40>)
 8002f0c:	2207      	movs	r2, #7
 8002f0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f10:	2300      	movs	r3, #0
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3708      	adds	r7, #8
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	e000e010 	.word	0xe000e010

08002f20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b082      	sub	sp, #8
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f7ff ff29 	bl	8002d80 <__NVIC_SetPriorityGrouping>
}
 8002f2e:	bf00      	nop
 8002f30:	3708      	adds	r7, #8
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}

08002f36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f36:	b580      	push	{r7, lr}
 8002f38:	b086      	sub	sp, #24
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	60b9      	str	r1, [r7, #8]
 8002f40:	607a      	str	r2, [r7, #4]
 8002f42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f44:	2300      	movs	r3, #0
 8002f46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f48:	f7ff ff3e 	bl	8002dc8 <__NVIC_GetPriorityGrouping>
 8002f4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	68b9      	ldr	r1, [r7, #8]
 8002f52:	6978      	ldr	r0, [r7, #20]
 8002f54:	f7ff ff8e 	bl	8002e74 <NVIC_EncodePriority>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f5e:	4611      	mov	r1, r2
 8002f60:	4618      	mov	r0, r3
 8002f62:	f7ff ff5d 	bl	8002e20 <__NVIC_SetPriority>
}
 8002f66:	bf00      	nop
 8002f68:	3718      	adds	r7, #24
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}

08002f6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f6e:	b580      	push	{r7, lr}
 8002f70:	b082      	sub	sp, #8
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	4603      	mov	r3, r0
 8002f76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7ff ff31 	bl	8002de4 <__NVIC_EnableIRQ>
}
 8002f82:	bf00      	nop
 8002f84:	3708      	adds	r7, #8
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}

08002f8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f8a:	b580      	push	{r7, lr}
 8002f8c:	b082      	sub	sp, #8
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f7ff ffa2 	bl	8002edc <SysTick_Config>
 8002f98:	4603      	mov	r3, r0
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3708      	adds	r7, #8
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
	...

08002fa4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b086      	sub	sp, #24
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002fac:	2300      	movs	r3, #0
 8002fae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002fb0:	f7ff feb6 	bl	8002d20 <HAL_GetTick>
 8002fb4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d101      	bne.n	8002fc0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e099      	b.n	80030f4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2202      	movs	r2, #2
 8002fc4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f022 0201 	bic.w	r2, r2, #1
 8002fde:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fe0:	e00f      	b.n	8003002 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002fe2:	f7ff fe9d 	bl	8002d20 <HAL_GetTick>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	2b05      	cmp	r3, #5
 8002fee:	d908      	bls.n	8003002 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2220      	movs	r2, #32
 8002ff4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2203      	movs	r2, #3
 8002ffa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	e078      	b.n	80030f4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0301 	and.w	r3, r3, #1
 800300c:	2b00      	cmp	r3, #0
 800300e:	d1e8      	bne.n	8002fe2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003018:	697a      	ldr	r2, [r7, #20]
 800301a:	4b38      	ldr	r3, [pc, #224]	; (80030fc <HAL_DMA_Init+0x158>)
 800301c:	4013      	ands	r3, r2
 800301e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	685a      	ldr	r2, [r3, #4]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800302e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	691b      	ldr	r3, [r3, #16]
 8003034:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800303a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	699b      	ldr	r3, [r3, #24]
 8003040:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003046:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6a1b      	ldr	r3, [r3, #32]
 800304c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800304e:	697a      	ldr	r2, [r7, #20]
 8003050:	4313      	orrs	r3, r2
 8003052:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003058:	2b04      	cmp	r3, #4
 800305a:	d107      	bne.n	800306c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003064:	4313      	orrs	r3, r2
 8003066:	697a      	ldr	r2, [r7, #20]
 8003068:	4313      	orrs	r3, r2
 800306a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	697a      	ldr	r2, [r7, #20]
 8003072:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	695b      	ldr	r3, [r3, #20]
 800307a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	f023 0307 	bic.w	r3, r3, #7
 8003082:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003088:	697a      	ldr	r2, [r7, #20]
 800308a:	4313      	orrs	r3, r2
 800308c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003092:	2b04      	cmp	r3, #4
 8003094:	d117      	bne.n	80030c6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800309a:	697a      	ldr	r2, [r7, #20]
 800309c:	4313      	orrs	r3, r2
 800309e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d00e      	beq.n	80030c6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	f000 fb5f 	bl	800376c <DMA_CheckFifoParam>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d008      	beq.n	80030c6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2240      	movs	r2, #64	; 0x40
 80030b8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2201      	movs	r2, #1
 80030be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80030c2:	2301      	movs	r3, #1
 80030c4:	e016      	b.n	80030f4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	697a      	ldr	r2, [r7, #20]
 80030cc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f000 fb16 	bl	8003700 <DMA_CalcBaseAndBitshift>
 80030d4:	4603      	mov	r3, r0
 80030d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030dc:	223f      	movs	r2, #63	; 0x3f
 80030de:	409a      	lsls	r2, r3
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2201      	movs	r2, #1
 80030ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80030f2:	2300      	movs	r3, #0
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	3718      	adds	r7, #24
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	f010803f 	.word	0xf010803f

08003100 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d101      	bne.n	8003112 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e050      	b.n	80031b4 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003118:	b2db      	uxtb	r3, r3
 800311a:	2b02      	cmp	r3, #2
 800311c:	d101      	bne.n	8003122 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800311e:	2302      	movs	r3, #2
 8003120:	e048      	b.n	80031b4 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f022 0201 	bic.w	r2, r2, #1
 8003130:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2200      	movs	r2, #0
 8003138:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	2200      	movs	r2, #0
 8003140:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	2200      	movs	r2, #0
 8003148:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	2200      	movs	r2, #0
 8003150:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	2200      	movs	r2, #0
 8003158:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	2221      	movs	r2, #33	; 0x21
 8003160:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f000 facc 	bl	8003700 <DMA_CalcBaseAndBitshift>
 8003168:	4603      	mov	r3, r0
 800316a:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2200      	movs	r2, #0
 800317c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2200      	movs	r2, #0
 8003188:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2200      	movs	r2, #0
 800318e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003194:	223f      	movs	r2, #63	; 0x3f
 8003196:	409a      	lsls	r2, r3
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2200      	movs	r2, #0
 80031a0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2200      	movs	r2, #0
 80031ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80031b2:	2300      	movs	r3, #0
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	3710      	adds	r7, #16
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}

080031bc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b086      	sub	sp, #24
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	60f8      	str	r0, [r7, #12]
 80031c4:	60b9      	str	r1, [r7, #8]
 80031c6:	607a      	str	r2, [r7, #4]
 80031c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031ca:	2300      	movs	r3, #0
 80031cc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031d2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d101      	bne.n	80031e2 <HAL_DMA_Start_IT+0x26>
 80031de:	2302      	movs	r3, #2
 80031e0:	e040      	b.n	8003264 <HAL_DMA_Start_IT+0xa8>
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2201      	movs	r2, #1
 80031e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d12f      	bne.n	8003256 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2202      	movs	r2, #2
 80031fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2200      	movs	r2, #0
 8003202:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	68b9      	ldr	r1, [r7, #8]
 800320a:	68f8      	ldr	r0, [r7, #12]
 800320c:	f000 fa4a 	bl	80036a4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003214:	223f      	movs	r2, #63	; 0x3f
 8003216:	409a      	lsls	r2, r3
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f042 0216 	orr.w	r2, r2, #22
 800322a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003230:	2b00      	cmp	r3, #0
 8003232:	d007      	beq.n	8003244 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f042 0208 	orr.w	r2, r2, #8
 8003242:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f042 0201 	orr.w	r2, r2, #1
 8003252:	601a      	str	r2, [r3, #0]
 8003254:	e005      	b.n	8003262 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2200      	movs	r2, #0
 800325a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800325e:	2302      	movs	r3, #2
 8003260:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003262:	7dfb      	ldrb	r3, [r7, #23]
}
 8003264:	4618      	mov	r0, r3
 8003266:	3718      	adds	r7, #24
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}

0800326c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003278:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800327a:	f7ff fd51 	bl	8002d20 <HAL_GetTick>
 800327e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003286:	b2db      	uxtb	r3, r3
 8003288:	2b02      	cmp	r3, #2
 800328a:	d008      	beq.n	800329e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2280      	movs	r2, #128	; 0x80
 8003290:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2200      	movs	r2, #0
 8003296:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e052      	b.n	8003344 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f022 0216 	bic.w	r2, r2, #22
 80032ac:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	695a      	ldr	r2, [r3, #20]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032bc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d103      	bne.n	80032ce <HAL_DMA_Abort+0x62>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d007      	beq.n	80032de <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f022 0208 	bic.w	r2, r2, #8
 80032dc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f022 0201 	bic.w	r2, r2, #1
 80032ec:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032ee:	e013      	b.n	8003318 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032f0:	f7ff fd16 	bl	8002d20 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	2b05      	cmp	r3, #5
 80032fc:	d90c      	bls.n	8003318 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2220      	movs	r2, #32
 8003302:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2203      	movs	r2, #3
 8003308:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003314:	2303      	movs	r3, #3
 8003316:	e015      	b.n	8003344 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0301 	and.w	r3, r3, #1
 8003322:	2b00      	cmp	r3, #0
 8003324:	d1e4      	bne.n	80032f0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800332a:	223f      	movs	r2, #63	; 0x3f
 800332c:	409a      	lsls	r2, r3
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2201      	movs	r2, #1
 8003336:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003342:	2300      	movs	r3, #0
}
 8003344:	4618      	mov	r0, r3
 8003346:	3710      	adds	r7, #16
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}

0800334c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800335a:	b2db      	uxtb	r3, r3
 800335c:	2b02      	cmp	r3, #2
 800335e:	d004      	beq.n	800336a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2280      	movs	r2, #128	; 0x80
 8003364:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e00c      	b.n	8003384 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2205      	movs	r2, #5
 800336e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f022 0201 	bic.w	r2, r2, #1
 8003380:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003382:	2300      	movs	r3, #0
}
 8003384:	4618      	mov	r0, r3
 8003386:	370c      	adds	r7, #12
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr

08003390 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b086      	sub	sp, #24
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003398:	2300      	movs	r3, #0
 800339a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800339c:	4b8e      	ldr	r3, [pc, #568]	; (80035d8 <HAL_DMA_IRQHandler+0x248>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a8e      	ldr	r2, [pc, #568]	; (80035dc <HAL_DMA_IRQHandler+0x24c>)
 80033a2:	fba2 2303 	umull	r2, r3, r2, r3
 80033a6:	0a9b      	lsrs	r3, r3, #10
 80033a8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033ae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033ba:	2208      	movs	r2, #8
 80033bc:	409a      	lsls	r2, r3
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	4013      	ands	r3, r2
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d01a      	beq.n	80033fc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0304 	and.w	r3, r3, #4
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d013      	beq.n	80033fc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f022 0204 	bic.w	r2, r2, #4
 80033e2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033e8:	2208      	movs	r2, #8
 80033ea:	409a      	lsls	r2, r3
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033f4:	f043 0201 	orr.w	r2, r3, #1
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003400:	2201      	movs	r2, #1
 8003402:	409a      	lsls	r2, r3
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	4013      	ands	r3, r2
 8003408:	2b00      	cmp	r3, #0
 800340a:	d012      	beq.n	8003432 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	695b      	ldr	r3, [r3, #20]
 8003412:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003416:	2b00      	cmp	r3, #0
 8003418:	d00b      	beq.n	8003432 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800341e:	2201      	movs	r2, #1
 8003420:	409a      	lsls	r2, r3
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800342a:	f043 0202 	orr.w	r2, r3, #2
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003436:	2204      	movs	r2, #4
 8003438:	409a      	lsls	r2, r3
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	4013      	ands	r3, r2
 800343e:	2b00      	cmp	r3, #0
 8003440:	d012      	beq.n	8003468 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 0302 	and.w	r3, r3, #2
 800344c:	2b00      	cmp	r3, #0
 800344e:	d00b      	beq.n	8003468 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003454:	2204      	movs	r2, #4
 8003456:	409a      	lsls	r2, r3
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003460:	f043 0204 	orr.w	r2, r3, #4
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800346c:	2210      	movs	r2, #16
 800346e:	409a      	lsls	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	4013      	ands	r3, r2
 8003474:	2b00      	cmp	r3, #0
 8003476:	d043      	beq.n	8003500 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 0308 	and.w	r3, r3, #8
 8003482:	2b00      	cmp	r3, #0
 8003484:	d03c      	beq.n	8003500 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800348a:	2210      	movs	r2, #16
 800348c:	409a      	lsls	r2, r3
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d018      	beq.n	80034d2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d108      	bne.n	80034c0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d024      	beq.n	8003500 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	4798      	blx	r3
 80034be:	e01f      	b.n	8003500 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d01b      	beq.n	8003500 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	4798      	blx	r3
 80034d0:	e016      	b.n	8003500 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d107      	bne.n	80034f0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f022 0208 	bic.w	r2, r2, #8
 80034ee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d003      	beq.n	8003500 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034fc:	6878      	ldr	r0, [r7, #4]
 80034fe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003504:	2220      	movs	r2, #32
 8003506:	409a      	lsls	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	4013      	ands	r3, r2
 800350c:	2b00      	cmp	r3, #0
 800350e:	f000 808f 	beq.w	8003630 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0310 	and.w	r3, r3, #16
 800351c:	2b00      	cmp	r3, #0
 800351e:	f000 8087 	beq.w	8003630 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003526:	2220      	movs	r2, #32
 8003528:	409a      	lsls	r2, r3
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003534:	b2db      	uxtb	r3, r3
 8003536:	2b05      	cmp	r3, #5
 8003538:	d136      	bne.n	80035a8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f022 0216 	bic.w	r2, r2, #22
 8003548:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	695a      	ldr	r2, [r3, #20]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003558:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355e:	2b00      	cmp	r3, #0
 8003560:	d103      	bne.n	800356a <HAL_DMA_IRQHandler+0x1da>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003566:	2b00      	cmp	r3, #0
 8003568:	d007      	beq.n	800357a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f022 0208 	bic.w	r2, r2, #8
 8003578:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800357e:	223f      	movs	r2, #63	; 0x3f
 8003580:	409a      	lsls	r2, r3
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2201      	movs	r2, #1
 800358a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2200      	movs	r2, #0
 8003592:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800359a:	2b00      	cmp	r3, #0
 800359c:	d07e      	beq.n	800369c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	4798      	blx	r3
        }
        return;
 80035a6:	e079      	b.n	800369c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d01d      	beq.n	80035f2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d10d      	bne.n	80035e0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d031      	beq.n	8003630 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	4798      	blx	r3
 80035d4:	e02c      	b.n	8003630 <HAL_DMA_IRQHandler+0x2a0>
 80035d6:	bf00      	nop
 80035d8:	2000007c 	.word	0x2000007c
 80035dc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d023      	beq.n	8003630 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	4798      	blx	r3
 80035f0:	e01e      	b.n	8003630 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d10f      	bne.n	8003620 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f022 0210 	bic.w	r2, r2, #16
 800360e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2201      	movs	r2, #1
 8003614:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003624:	2b00      	cmp	r3, #0
 8003626:	d003      	beq.n	8003630 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003634:	2b00      	cmp	r3, #0
 8003636:	d032      	beq.n	800369e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800363c:	f003 0301 	and.w	r3, r3, #1
 8003640:	2b00      	cmp	r3, #0
 8003642:	d022      	beq.n	800368a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2205      	movs	r2, #5
 8003648:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f022 0201 	bic.w	r2, r2, #1
 800365a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	3301      	adds	r3, #1
 8003660:	60bb      	str	r3, [r7, #8]
 8003662:	697a      	ldr	r2, [r7, #20]
 8003664:	429a      	cmp	r2, r3
 8003666:	d307      	bcc.n	8003678 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0301 	and.w	r3, r3, #1
 8003672:	2b00      	cmp	r3, #0
 8003674:	d1f2      	bne.n	800365c <HAL_DMA_IRQHandler+0x2cc>
 8003676:	e000      	b.n	800367a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003678:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2201      	movs	r2, #1
 800367e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800368e:	2b00      	cmp	r3, #0
 8003690:	d005      	beq.n	800369e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	4798      	blx	r3
 800369a:	e000      	b.n	800369e <HAL_DMA_IRQHandler+0x30e>
        return;
 800369c:	bf00      	nop
    }
  }
}
 800369e:	3718      	adds	r7, #24
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}

080036a4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b085      	sub	sp, #20
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	607a      	str	r2, [r7, #4]
 80036b0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80036c0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	683a      	ldr	r2, [r7, #0]
 80036c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	2b40      	cmp	r3, #64	; 0x40
 80036d0:	d108      	bne.n	80036e4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	687a      	ldr	r2, [r7, #4]
 80036d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	68ba      	ldr	r2, [r7, #8]
 80036e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80036e2:	e007      	b.n	80036f4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	68ba      	ldr	r2, [r7, #8]
 80036ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	60da      	str	r2, [r3, #12]
}
 80036f4:	bf00      	nop
 80036f6:	3714      	adds	r7, #20
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr

08003700 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003700:	b480      	push	{r7}
 8003702:	b085      	sub	sp, #20
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	b2db      	uxtb	r3, r3
 800370e:	3b10      	subs	r3, #16
 8003710:	4a14      	ldr	r2, [pc, #80]	; (8003764 <DMA_CalcBaseAndBitshift+0x64>)
 8003712:	fba2 2303 	umull	r2, r3, r2, r3
 8003716:	091b      	lsrs	r3, r3, #4
 8003718:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800371a:	4a13      	ldr	r2, [pc, #76]	; (8003768 <DMA_CalcBaseAndBitshift+0x68>)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	4413      	add	r3, r2
 8003720:	781b      	ldrb	r3, [r3, #0]
 8003722:	461a      	mov	r2, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2b03      	cmp	r3, #3
 800372c:	d909      	bls.n	8003742 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003736:	f023 0303 	bic.w	r3, r3, #3
 800373a:	1d1a      	adds	r2, r3, #4
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	659a      	str	r2, [r3, #88]	; 0x58
 8003740:	e007      	b.n	8003752 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800374a:	f023 0303 	bic.w	r3, r3, #3
 800374e:	687a      	ldr	r2, [r7, #4]
 8003750:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003756:	4618      	mov	r0, r3
 8003758:	3714      	adds	r7, #20
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	aaaaaaab 	.word	0xaaaaaaab
 8003768:	08012ec8 	.word	0x08012ec8

0800376c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003774:	2300      	movs	r3, #0
 8003776:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800377c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d11f      	bne.n	80037c6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	2b03      	cmp	r3, #3
 800378a:	d856      	bhi.n	800383a <DMA_CheckFifoParam+0xce>
 800378c:	a201      	add	r2, pc, #4	; (adr r2, 8003794 <DMA_CheckFifoParam+0x28>)
 800378e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003792:	bf00      	nop
 8003794:	080037a5 	.word	0x080037a5
 8003798:	080037b7 	.word	0x080037b7
 800379c:	080037a5 	.word	0x080037a5
 80037a0:	0800383b 	.word	0x0800383b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d046      	beq.n	800383e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037b4:	e043      	b.n	800383e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ba:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80037be:	d140      	bne.n	8003842 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037c4:	e03d      	b.n	8003842 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	699b      	ldr	r3, [r3, #24]
 80037ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037ce:	d121      	bne.n	8003814 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	2b03      	cmp	r3, #3
 80037d4:	d837      	bhi.n	8003846 <DMA_CheckFifoParam+0xda>
 80037d6:	a201      	add	r2, pc, #4	; (adr r2, 80037dc <DMA_CheckFifoParam+0x70>)
 80037d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037dc:	080037ed 	.word	0x080037ed
 80037e0:	080037f3 	.word	0x080037f3
 80037e4:	080037ed 	.word	0x080037ed
 80037e8:	08003805 	.word	0x08003805
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	73fb      	strb	r3, [r7, #15]
      break;
 80037f0:	e030      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037f6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d025      	beq.n	800384a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003802:	e022      	b.n	800384a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003808:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800380c:	d11f      	bne.n	800384e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003812:	e01c      	b.n	800384e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	2b02      	cmp	r3, #2
 8003818:	d903      	bls.n	8003822 <DMA_CheckFifoParam+0xb6>
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	2b03      	cmp	r3, #3
 800381e:	d003      	beq.n	8003828 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003820:	e018      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	73fb      	strb	r3, [r7, #15]
      break;
 8003826:	e015      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800382c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d00e      	beq.n	8003852 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	73fb      	strb	r3, [r7, #15]
      break;
 8003838:	e00b      	b.n	8003852 <DMA_CheckFifoParam+0xe6>
      break;
 800383a:	bf00      	nop
 800383c:	e00a      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      break;
 800383e:	bf00      	nop
 8003840:	e008      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      break;
 8003842:	bf00      	nop
 8003844:	e006      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      break;
 8003846:	bf00      	nop
 8003848:	e004      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      break;
 800384a:	bf00      	nop
 800384c:	e002      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      break;   
 800384e:	bf00      	nop
 8003850:	e000      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      break;
 8003852:	bf00      	nop
    }
  } 
  
  return status; 
 8003854:	7bfb      	ldrb	r3, [r7, #15]
}
 8003856:	4618      	mov	r0, r3
 8003858:	3714      	adds	r7, #20
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop

08003864 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003864:	b480      	push	{r7}
 8003866:	b089      	sub	sp, #36	; 0x24
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
 800386c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800386e:	2300      	movs	r3, #0
 8003870:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003872:	2300      	movs	r3, #0
 8003874:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003876:	2300      	movs	r3, #0
 8003878:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800387a:	2300      	movs	r3, #0
 800387c:	61fb      	str	r3, [r7, #28]
 800387e:	e159      	b.n	8003b34 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003880:	2201      	movs	r2, #1
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	fa02 f303 	lsl.w	r3, r2, r3
 8003888:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	697a      	ldr	r2, [r7, #20]
 8003890:	4013      	ands	r3, r2
 8003892:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003894:	693a      	ldr	r2, [r7, #16]
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	429a      	cmp	r2, r3
 800389a:	f040 8148 	bne.w	8003b2e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	f003 0303 	and.w	r3, r3, #3
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d005      	beq.n	80038b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d130      	bne.n	8003918 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	005b      	lsls	r3, r3, #1
 80038c0:	2203      	movs	r2, #3
 80038c2:	fa02 f303 	lsl.w	r3, r2, r3
 80038c6:	43db      	mvns	r3, r3
 80038c8:	69ba      	ldr	r2, [r7, #24]
 80038ca:	4013      	ands	r3, r2
 80038cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	68da      	ldr	r2, [r3, #12]
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	005b      	lsls	r3, r3, #1
 80038d6:	fa02 f303 	lsl.w	r3, r2, r3
 80038da:	69ba      	ldr	r2, [r7, #24]
 80038dc:	4313      	orrs	r3, r2
 80038de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	69ba      	ldr	r2, [r7, #24]
 80038e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038ec:	2201      	movs	r2, #1
 80038ee:	69fb      	ldr	r3, [r7, #28]
 80038f0:	fa02 f303 	lsl.w	r3, r2, r3
 80038f4:	43db      	mvns	r3, r3
 80038f6:	69ba      	ldr	r2, [r7, #24]
 80038f8:	4013      	ands	r3, r2
 80038fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	091b      	lsrs	r3, r3, #4
 8003902:	f003 0201 	and.w	r2, r3, #1
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	fa02 f303 	lsl.w	r3, r2, r3
 800390c:	69ba      	ldr	r2, [r7, #24]
 800390e:	4313      	orrs	r3, r2
 8003910:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	69ba      	ldr	r2, [r7, #24]
 8003916:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f003 0303 	and.w	r3, r3, #3
 8003920:	2b03      	cmp	r3, #3
 8003922:	d017      	beq.n	8003954 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800392a:	69fb      	ldr	r3, [r7, #28]
 800392c:	005b      	lsls	r3, r3, #1
 800392e:	2203      	movs	r2, #3
 8003930:	fa02 f303 	lsl.w	r3, r2, r3
 8003934:	43db      	mvns	r3, r3
 8003936:	69ba      	ldr	r2, [r7, #24]
 8003938:	4013      	ands	r3, r2
 800393a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	689a      	ldr	r2, [r3, #8]
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	005b      	lsls	r3, r3, #1
 8003944:	fa02 f303 	lsl.w	r3, r2, r3
 8003948:	69ba      	ldr	r2, [r7, #24]
 800394a:	4313      	orrs	r3, r2
 800394c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f003 0303 	and.w	r3, r3, #3
 800395c:	2b02      	cmp	r3, #2
 800395e:	d123      	bne.n	80039a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	08da      	lsrs	r2, r3, #3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	3208      	adds	r2, #8
 8003968:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800396c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	f003 0307 	and.w	r3, r3, #7
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	220f      	movs	r2, #15
 8003978:	fa02 f303 	lsl.w	r3, r2, r3
 800397c:	43db      	mvns	r3, r3
 800397e:	69ba      	ldr	r2, [r7, #24]
 8003980:	4013      	ands	r3, r2
 8003982:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	691a      	ldr	r2, [r3, #16]
 8003988:	69fb      	ldr	r3, [r7, #28]
 800398a:	f003 0307 	and.w	r3, r3, #7
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	fa02 f303 	lsl.w	r3, r2, r3
 8003994:	69ba      	ldr	r2, [r7, #24]
 8003996:	4313      	orrs	r3, r2
 8003998:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	08da      	lsrs	r2, r3, #3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	3208      	adds	r2, #8
 80039a2:	69b9      	ldr	r1, [r7, #24]
 80039a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	005b      	lsls	r3, r3, #1
 80039b2:	2203      	movs	r2, #3
 80039b4:	fa02 f303 	lsl.w	r3, r2, r3
 80039b8:	43db      	mvns	r3, r3
 80039ba:	69ba      	ldr	r2, [r7, #24]
 80039bc:	4013      	ands	r3, r2
 80039be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f003 0203 	and.w	r2, r3, #3
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	005b      	lsls	r3, r3, #1
 80039cc:	fa02 f303 	lsl.w	r3, r2, r3
 80039d0:	69ba      	ldr	r2, [r7, #24]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	69ba      	ldr	r2, [r7, #24]
 80039da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	f000 80a2 	beq.w	8003b2e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039ea:	2300      	movs	r3, #0
 80039ec:	60fb      	str	r3, [r7, #12]
 80039ee:	4b57      	ldr	r3, [pc, #348]	; (8003b4c <HAL_GPIO_Init+0x2e8>)
 80039f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039f2:	4a56      	ldr	r2, [pc, #344]	; (8003b4c <HAL_GPIO_Init+0x2e8>)
 80039f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039f8:	6453      	str	r3, [r2, #68]	; 0x44
 80039fa:	4b54      	ldr	r3, [pc, #336]	; (8003b4c <HAL_GPIO_Init+0x2e8>)
 80039fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a02:	60fb      	str	r3, [r7, #12]
 8003a04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a06:	4a52      	ldr	r2, [pc, #328]	; (8003b50 <HAL_GPIO_Init+0x2ec>)
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	089b      	lsrs	r3, r3, #2
 8003a0c:	3302      	adds	r3, #2
 8003a0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	f003 0303 	and.w	r3, r3, #3
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	220f      	movs	r2, #15
 8003a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a22:	43db      	mvns	r3, r3
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	4013      	ands	r3, r2
 8003a28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a49      	ldr	r2, [pc, #292]	; (8003b54 <HAL_GPIO_Init+0x2f0>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d019      	beq.n	8003a66 <HAL_GPIO_Init+0x202>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4a48      	ldr	r2, [pc, #288]	; (8003b58 <HAL_GPIO_Init+0x2f4>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d013      	beq.n	8003a62 <HAL_GPIO_Init+0x1fe>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	4a47      	ldr	r2, [pc, #284]	; (8003b5c <HAL_GPIO_Init+0x2f8>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d00d      	beq.n	8003a5e <HAL_GPIO_Init+0x1fa>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	4a46      	ldr	r2, [pc, #280]	; (8003b60 <HAL_GPIO_Init+0x2fc>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d007      	beq.n	8003a5a <HAL_GPIO_Init+0x1f6>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4a45      	ldr	r2, [pc, #276]	; (8003b64 <HAL_GPIO_Init+0x300>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d101      	bne.n	8003a56 <HAL_GPIO_Init+0x1f2>
 8003a52:	2304      	movs	r3, #4
 8003a54:	e008      	b.n	8003a68 <HAL_GPIO_Init+0x204>
 8003a56:	2307      	movs	r3, #7
 8003a58:	e006      	b.n	8003a68 <HAL_GPIO_Init+0x204>
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e004      	b.n	8003a68 <HAL_GPIO_Init+0x204>
 8003a5e:	2302      	movs	r3, #2
 8003a60:	e002      	b.n	8003a68 <HAL_GPIO_Init+0x204>
 8003a62:	2301      	movs	r3, #1
 8003a64:	e000      	b.n	8003a68 <HAL_GPIO_Init+0x204>
 8003a66:	2300      	movs	r3, #0
 8003a68:	69fa      	ldr	r2, [r7, #28]
 8003a6a:	f002 0203 	and.w	r2, r2, #3
 8003a6e:	0092      	lsls	r2, r2, #2
 8003a70:	4093      	lsls	r3, r2
 8003a72:	69ba      	ldr	r2, [r7, #24]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a78:	4935      	ldr	r1, [pc, #212]	; (8003b50 <HAL_GPIO_Init+0x2ec>)
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	089b      	lsrs	r3, r3, #2
 8003a7e:	3302      	adds	r3, #2
 8003a80:	69ba      	ldr	r2, [r7, #24]
 8003a82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a86:	4b38      	ldr	r3, [pc, #224]	; (8003b68 <HAL_GPIO_Init+0x304>)
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	43db      	mvns	r3, r3
 8003a90:	69ba      	ldr	r2, [r7, #24]
 8003a92:	4013      	ands	r3, r2
 8003a94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d003      	beq.n	8003aaa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003aa2:	69ba      	ldr	r2, [r7, #24]
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003aaa:	4a2f      	ldr	r2, [pc, #188]	; (8003b68 <HAL_GPIO_Init+0x304>)
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ab0:	4b2d      	ldr	r3, [pc, #180]	; (8003b68 <HAL_GPIO_Init+0x304>)
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	43db      	mvns	r3, r3
 8003aba:	69ba      	ldr	r2, [r7, #24]
 8003abc:	4013      	ands	r3, r2
 8003abe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d003      	beq.n	8003ad4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003acc:	69ba      	ldr	r2, [r7, #24]
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ad4:	4a24      	ldr	r2, [pc, #144]	; (8003b68 <HAL_GPIO_Init+0x304>)
 8003ad6:	69bb      	ldr	r3, [r7, #24]
 8003ad8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ada:	4b23      	ldr	r3, [pc, #140]	; (8003b68 <HAL_GPIO_Init+0x304>)
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	43db      	mvns	r3, r3
 8003ae4:	69ba      	ldr	r2, [r7, #24]
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d003      	beq.n	8003afe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003af6:	69ba      	ldr	r2, [r7, #24]
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003afe:	4a1a      	ldr	r2, [pc, #104]	; (8003b68 <HAL_GPIO_Init+0x304>)
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b04:	4b18      	ldr	r3, [pc, #96]	; (8003b68 <HAL_GPIO_Init+0x304>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	43db      	mvns	r3, r3
 8003b0e:	69ba      	ldr	r2, [r7, #24]
 8003b10:	4013      	ands	r3, r2
 8003b12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d003      	beq.n	8003b28 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003b20:	69ba      	ldr	r2, [r7, #24]
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b28:	4a0f      	ldr	r2, [pc, #60]	; (8003b68 <HAL_GPIO_Init+0x304>)
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	3301      	adds	r3, #1
 8003b32:	61fb      	str	r3, [r7, #28]
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	2b0f      	cmp	r3, #15
 8003b38:	f67f aea2 	bls.w	8003880 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b3c:	bf00      	nop
 8003b3e:	bf00      	nop
 8003b40:	3724      	adds	r7, #36	; 0x24
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	40023800 	.word	0x40023800
 8003b50:	40013800 	.word	0x40013800
 8003b54:	40020000 	.word	0x40020000
 8003b58:	40020400 	.word	0x40020400
 8003b5c:	40020800 	.word	0x40020800
 8003b60:	40020c00 	.word	0x40020c00
 8003b64:	40021000 	.word	0x40021000
 8003b68:	40013c00 	.word	0x40013c00

08003b6c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b087      	sub	sp, #28
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b76:	2300      	movs	r3, #0
 8003b78:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b82:	2300      	movs	r3, #0
 8003b84:	617b      	str	r3, [r7, #20]
 8003b86:	e0bb      	b.n	8003d00 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b88:	2201      	movs	r2, #1
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b90:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003b92:	683a      	ldr	r2, [r7, #0]
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	4013      	ands	r3, r2
 8003b98:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003b9a:	68fa      	ldr	r2, [r7, #12]
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	f040 80ab 	bne.w	8003cfa <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003ba4:	4a5c      	ldr	r2, [pc, #368]	; (8003d18 <HAL_GPIO_DeInit+0x1ac>)
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	089b      	lsrs	r3, r3, #2
 8003baa:	3302      	adds	r3, #2
 8003bac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bb0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	f003 0303 	and.w	r3, r3, #3
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	220f      	movs	r2, #15
 8003bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc0:	68ba      	ldr	r2, [r7, #8]
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a54      	ldr	r2, [pc, #336]	; (8003d1c <HAL_GPIO_DeInit+0x1b0>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d019      	beq.n	8003c02 <HAL_GPIO_DeInit+0x96>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a53      	ldr	r2, [pc, #332]	; (8003d20 <HAL_GPIO_DeInit+0x1b4>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d013      	beq.n	8003bfe <HAL_GPIO_DeInit+0x92>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4a52      	ldr	r2, [pc, #328]	; (8003d24 <HAL_GPIO_DeInit+0x1b8>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d00d      	beq.n	8003bfa <HAL_GPIO_DeInit+0x8e>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a51      	ldr	r2, [pc, #324]	; (8003d28 <HAL_GPIO_DeInit+0x1bc>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d007      	beq.n	8003bf6 <HAL_GPIO_DeInit+0x8a>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a50      	ldr	r2, [pc, #320]	; (8003d2c <HAL_GPIO_DeInit+0x1c0>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d101      	bne.n	8003bf2 <HAL_GPIO_DeInit+0x86>
 8003bee:	2304      	movs	r3, #4
 8003bf0:	e008      	b.n	8003c04 <HAL_GPIO_DeInit+0x98>
 8003bf2:	2307      	movs	r3, #7
 8003bf4:	e006      	b.n	8003c04 <HAL_GPIO_DeInit+0x98>
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e004      	b.n	8003c04 <HAL_GPIO_DeInit+0x98>
 8003bfa:	2302      	movs	r3, #2
 8003bfc:	e002      	b.n	8003c04 <HAL_GPIO_DeInit+0x98>
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e000      	b.n	8003c04 <HAL_GPIO_DeInit+0x98>
 8003c02:	2300      	movs	r3, #0
 8003c04:	697a      	ldr	r2, [r7, #20]
 8003c06:	f002 0203 	and.w	r2, r2, #3
 8003c0a:	0092      	lsls	r2, r2, #2
 8003c0c:	4093      	lsls	r3, r2
 8003c0e:	68ba      	ldr	r2, [r7, #8]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d132      	bne.n	8003c7a <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003c14:	4b46      	ldr	r3, [pc, #280]	; (8003d30 <HAL_GPIO_DeInit+0x1c4>)
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	43db      	mvns	r3, r3
 8003c1c:	4944      	ldr	r1, [pc, #272]	; (8003d30 <HAL_GPIO_DeInit+0x1c4>)
 8003c1e:	4013      	ands	r3, r2
 8003c20:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003c22:	4b43      	ldr	r3, [pc, #268]	; (8003d30 <HAL_GPIO_DeInit+0x1c4>)
 8003c24:	685a      	ldr	r2, [r3, #4]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	43db      	mvns	r3, r3
 8003c2a:	4941      	ldr	r1, [pc, #260]	; (8003d30 <HAL_GPIO_DeInit+0x1c4>)
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003c30:	4b3f      	ldr	r3, [pc, #252]	; (8003d30 <HAL_GPIO_DeInit+0x1c4>)
 8003c32:	68da      	ldr	r2, [r3, #12]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	43db      	mvns	r3, r3
 8003c38:	493d      	ldr	r1, [pc, #244]	; (8003d30 <HAL_GPIO_DeInit+0x1c4>)
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003c3e:	4b3c      	ldr	r3, [pc, #240]	; (8003d30 <HAL_GPIO_DeInit+0x1c4>)
 8003c40:	689a      	ldr	r2, [r3, #8]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	43db      	mvns	r3, r3
 8003c46:	493a      	ldr	r1, [pc, #232]	; (8003d30 <HAL_GPIO_DeInit+0x1c4>)
 8003c48:	4013      	ands	r3, r2
 8003c4a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	f003 0303 	and.w	r3, r3, #3
 8003c52:	009b      	lsls	r3, r3, #2
 8003c54:	220f      	movs	r2, #15
 8003c56:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003c5c:	4a2e      	ldr	r2, [pc, #184]	; (8003d18 <HAL_GPIO_DeInit+0x1ac>)
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	089b      	lsrs	r3, r3, #2
 8003c62:	3302      	adds	r3, #2
 8003c64:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	43da      	mvns	r2, r3
 8003c6c:	482a      	ldr	r0, [pc, #168]	; (8003d18 <HAL_GPIO_DeInit+0x1ac>)
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	089b      	lsrs	r3, r3, #2
 8003c72:	400a      	ands	r2, r1
 8003c74:	3302      	adds	r3, #2
 8003c76:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	005b      	lsls	r3, r3, #1
 8003c82:	2103      	movs	r1, #3
 8003c84:	fa01 f303 	lsl.w	r3, r1, r3
 8003c88:	43db      	mvns	r3, r3
 8003c8a:	401a      	ands	r2, r3
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	08da      	lsrs	r2, r3, #3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	3208      	adds	r2, #8
 8003c98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	f003 0307 	and.w	r3, r3, #7
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	220f      	movs	r2, #15
 8003ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8003caa:	43db      	mvns	r3, r3
 8003cac:	697a      	ldr	r2, [r7, #20]
 8003cae:	08d2      	lsrs	r2, r2, #3
 8003cb0:	4019      	ands	r1, r3
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	3208      	adds	r2, #8
 8003cb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	68da      	ldr	r2, [r3, #12]
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	005b      	lsls	r3, r3, #1
 8003cc2:	2103      	movs	r1, #3
 8003cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8003cc8:	43db      	mvns	r3, r3
 8003cca:	401a      	ands	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	685a      	ldr	r2, [r3, #4]
 8003cd4:	2101      	movs	r1, #1
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8003cdc:	43db      	mvns	r3, r3
 8003cde:	401a      	ands	r2, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	689a      	ldr	r2, [r3, #8]
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	005b      	lsls	r3, r3, #1
 8003cec:	2103      	movs	r1, #3
 8003cee:	fa01 f303 	lsl.w	r3, r1, r3
 8003cf2:	43db      	mvns	r3, r3
 8003cf4:	401a      	ands	r2, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	3301      	adds	r3, #1
 8003cfe:	617b      	str	r3, [r7, #20]
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	2b0f      	cmp	r3, #15
 8003d04:	f67f af40 	bls.w	8003b88 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003d08:	bf00      	nop
 8003d0a:	bf00      	nop
 8003d0c:	371c      	adds	r7, #28
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr
 8003d16:	bf00      	nop
 8003d18:	40013800 	.word	0x40013800
 8003d1c:	40020000 	.word	0x40020000
 8003d20:	40020400 	.word	0x40020400
 8003d24:	40020800 	.word	0x40020800
 8003d28:	40020c00 	.word	0x40020c00
 8003d2c:	40021000 	.word	0x40021000
 8003d30:	40013c00 	.word	0x40013c00

08003d34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	460b      	mov	r3, r1
 8003d3e:	807b      	strh	r3, [r7, #2]
 8003d40:	4613      	mov	r3, r2
 8003d42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d44:	787b      	ldrb	r3, [r7, #1]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d003      	beq.n	8003d52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d4a:	887a      	ldrh	r2, [r7, #2]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d50:	e003      	b.n	8003d5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d52:	887b      	ldrh	r3, [r7, #2]
 8003d54:	041a      	lsls	r2, r3, #16
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	619a      	str	r2, [r3, #24]
}
 8003d5a:	bf00      	nop
 8003d5c:	370c      	adds	r7, #12
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr
	...

08003d68 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b082      	sub	sp, #8
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	4603      	mov	r3, r0
 8003d70:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003d72:	4b08      	ldr	r3, [pc, #32]	; (8003d94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d74:	695a      	ldr	r2, [r3, #20]
 8003d76:	88fb      	ldrh	r3, [r7, #6]
 8003d78:	4013      	ands	r3, r2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d006      	beq.n	8003d8c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003d7e:	4a05      	ldr	r2, [pc, #20]	; (8003d94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d80:	88fb      	ldrh	r3, [r7, #6]
 8003d82:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003d84:	88fb      	ldrh	r3, [r7, #6]
 8003d86:	4618      	mov	r0, r3
 8003d88:	f7fe f87a 	bl	8001e80 <HAL_GPIO_EXTI_Callback>
  }
}
 8003d8c:	bf00      	nop
 8003d8e:	3708      	adds	r7, #8
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	40013c00 	.word	0x40013c00

08003d98 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003d98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d9a:	b08f      	sub	sp, #60	; 0x3c
 8003d9c:	af0a      	add	r7, sp, #40	; 0x28
 8003d9e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d101      	bne.n	8003daa <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e054      	b.n	8003e54 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d106      	bne.n	8003dca <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003dc4:	6878      	ldr	r0, [r7, #4]
 8003dc6:	f00d f8d1 	bl	8010f6c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2203      	movs	r2, #3
 8003dce:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d102      	bne.n	8003de4 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2200      	movs	r2, #0
 8003de2:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4618      	mov	r0, r3
 8003dea:	f005 fcdb 	bl	80097a4 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	603b      	str	r3, [r7, #0]
 8003df4:	687e      	ldr	r6, [r7, #4]
 8003df6:	466d      	mov	r5, sp
 8003df8:	f106 0410 	add.w	r4, r6, #16
 8003dfc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003dfe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e02:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e04:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003e08:	e885 0003 	stmia.w	r5, {r0, r1}
 8003e0c:	1d33      	adds	r3, r6, #4
 8003e0e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003e10:	6838      	ldr	r0, [r7, #0]
 8003e12:	f005 fc55 	bl	80096c0 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	2101      	movs	r1, #1
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f005 fcd2 	bl	80097c6 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	603b      	str	r3, [r7, #0]
 8003e28:	687e      	ldr	r6, [r7, #4]
 8003e2a:	466d      	mov	r5, sp
 8003e2c:	f106 0410 	add.w	r4, r6, #16
 8003e30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e36:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e38:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003e3c:	e885 0003 	stmia.w	r5, {r0, r1}
 8003e40:	1d33      	adds	r3, r6, #4
 8003e42:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003e44:	6838      	ldr	r0, [r7, #0]
 8003e46:	f005 fe5b 	bl	8009b00 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8003e52:	2300      	movs	r3, #0
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3714      	adds	r7, #20
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003e5c <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8003e5c:	b590      	push	{r4, r7, lr}
 8003e5e:	b089      	sub	sp, #36	; 0x24
 8003e60:	af04      	add	r7, sp, #16
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	4608      	mov	r0, r1
 8003e66:	4611      	mov	r1, r2
 8003e68:	461a      	mov	r2, r3
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	70fb      	strb	r3, [r7, #3]
 8003e6e:	460b      	mov	r3, r1
 8003e70:	70bb      	strb	r3, [r7, #2]
 8003e72:	4613      	mov	r3, r2
 8003e74:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d101      	bne.n	8003e84 <HAL_HCD_HC_Init+0x28>
 8003e80:	2302      	movs	r3, #2
 8003e82:	e076      	b.n	8003f72 <HAL_HCD_HC_Init+0x116>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2201      	movs	r2, #1
 8003e88:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8003e8c:	78fb      	ldrb	r3, [r7, #3]
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	212c      	movs	r1, #44	; 0x2c
 8003e92:	fb01 f303 	mul.w	r3, r1, r3
 8003e96:	4413      	add	r3, r2
 8003e98:	333d      	adds	r3, #61	; 0x3d
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003e9e:	78fb      	ldrb	r3, [r7, #3]
 8003ea0:	687a      	ldr	r2, [r7, #4]
 8003ea2:	212c      	movs	r1, #44	; 0x2c
 8003ea4:	fb01 f303 	mul.w	r3, r1, r3
 8003ea8:	4413      	add	r3, r2
 8003eaa:	3338      	adds	r3, #56	; 0x38
 8003eac:	787a      	ldrb	r2, [r7, #1]
 8003eae:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8003eb0:	78fb      	ldrb	r3, [r7, #3]
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	212c      	movs	r1, #44	; 0x2c
 8003eb6:	fb01 f303 	mul.w	r3, r1, r3
 8003eba:	4413      	add	r3, r2
 8003ebc:	3340      	adds	r3, #64	; 0x40
 8003ebe:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003ec0:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003ec2:	78fb      	ldrb	r3, [r7, #3]
 8003ec4:	687a      	ldr	r2, [r7, #4]
 8003ec6:	212c      	movs	r1, #44	; 0x2c
 8003ec8:	fb01 f303 	mul.w	r3, r1, r3
 8003ecc:	4413      	add	r3, r2
 8003ece:	3339      	adds	r3, #57	; 0x39
 8003ed0:	78fa      	ldrb	r2, [r7, #3]
 8003ed2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003ed4:	78fb      	ldrb	r3, [r7, #3]
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	212c      	movs	r1, #44	; 0x2c
 8003eda:	fb01 f303 	mul.w	r3, r1, r3
 8003ede:	4413      	add	r3, r2
 8003ee0:	333f      	adds	r3, #63	; 0x3f
 8003ee2:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8003ee6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003ee8:	78fb      	ldrb	r3, [r7, #3]
 8003eea:	78ba      	ldrb	r2, [r7, #2]
 8003eec:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003ef0:	b2d0      	uxtb	r0, r2
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	212c      	movs	r1, #44	; 0x2c
 8003ef6:	fb01 f303 	mul.w	r3, r1, r3
 8003efa:	4413      	add	r3, r2
 8003efc:	333a      	adds	r3, #58	; 0x3a
 8003efe:	4602      	mov	r2, r0
 8003f00:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8003f02:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	da09      	bge.n	8003f1e <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003f0a:	78fb      	ldrb	r3, [r7, #3]
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	212c      	movs	r1, #44	; 0x2c
 8003f10:	fb01 f303 	mul.w	r3, r1, r3
 8003f14:	4413      	add	r3, r2
 8003f16:	333b      	adds	r3, #59	; 0x3b
 8003f18:	2201      	movs	r2, #1
 8003f1a:	701a      	strb	r2, [r3, #0]
 8003f1c:	e008      	b.n	8003f30 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8003f1e:	78fb      	ldrb	r3, [r7, #3]
 8003f20:	687a      	ldr	r2, [r7, #4]
 8003f22:	212c      	movs	r1, #44	; 0x2c
 8003f24:	fb01 f303 	mul.w	r3, r1, r3
 8003f28:	4413      	add	r3, r2
 8003f2a:	333b      	adds	r3, #59	; 0x3b
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8003f30:	78fb      	ldrb	r3, [r7, #3]
 8003f32:	687a      	ldr	r2, [r7, #4]
 8003f34:	212c      	movs	r1, #44	; 0x2c
 8003f36:	fb01 f303 	mul.w	r3, r1, r3
 8003f3a:	4413      	add	r3, r2
 8003f3c:	333c      	adds	r3, #60	; 0x3c
 8003f3e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003f42:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6818      	ldr	r0, [r3, #0]
 8003f48:	787c      	ldrb	r4, [r7, #1]
 8003f4a:	78ba      	ldrb	r2, [r7, #2]
 8003f4c:	78f9      	ldrb	r1, [r7, #3]
 8003f4e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003f50:	9302      	str	r3, [sp, #8]
 8003f52:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003f56:	9301      	str	r3, [sp, #4]
 8003f58:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003f5c:	9300      	str	r3, [sp, #0]
 8003f5e:	4623      	mov	r3, r4
 8003f60:	f005 ff54 	bl	8009e0c <USB_HC_Init>
 8003f64:	4603      	mov	r3, r0
 8003f66:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8003f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3714      	adds	r7, #20
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd90      	pop	{r4, r7, pc}

08003f7a <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b084      	sub	sp, #16
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	6078      	str	r0, [r7, #4]
 8003f82:	460b      	mov	r3, r1
 8003f84:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003f86:	2300      	movs	r3, #0
 8003f88:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d101      	bne.n	8003f98 <HAL_HCD_HC_Halt+0x1e>
 8003f94:	2302      	movs	r3, #2
 8003f96:	e00f      	b.n	8003fb8 <HAL_HCD_HC_Halt+0x3e>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	78fa      	ldrb	r2, [r7, #3]
 8003fa6:	4611      	mov	r1, r2
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f006 f9a4 	bl	800a2f6 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8003fb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3710      	adds	r7, #16
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	4608      	mov	r0, r1
 8003fca:	4611      	mov	r1, r2
 8003fcc:	461a      	mov	r2, r3
 8003fce:	4603      	mov	r3, r0
 8003fd0:	70fb      	strb	r3, [r7, #3]
 8003fd2:	460b      	mov	r3, r1
 8003fd4:	70bb      	strb	r3, [r7, #2]
 8003fd6:	4613      	mov	r3, r2
 8003fd8:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003fda:	78fb      	ldrb	r3, [r7, #3]
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	212c      	movs	r1, #44	; 0x2c
 8003fe0:	fb01 f303 	mul.w	r3, r1, r3
 8003fe4:	4413      	add	r3, r2
 8003fe6:	333b      	adds	r3, #59	; 0x3b
 8003fe8:	78ba      	ldrb	r2, [r7, #2]
 8003fea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003fec:	78fb      	ldrb	r3, [r7, #3]
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	212c      	movs	r1, #44	; 0x2c
 8003ff2:	fb01 f303 	mul.w	r3, r1, r3
 8003ff6:	4413      	add	r3, r2
 8003ff8:	333f      	adds	r3, #63	; 0x3f
 8003ffa:	787a      	ldrb	r2, [r7, #1]
 8003ffc:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8003ffe:	7c3b      	ldrb	r3, [r7, #16]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d112      	bne.n	800402a <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8004004:	78fb      	ldrb	r3, [r7, #3]
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	212c      	movs	r1, #44	; 0x2c
 800400a:	fb01 f303 	mul.w	r3, r1, r3
 800400e:	4413      	add	r3, r2
 8004010:	3342      	adds	r3, #66	; 0x42
 8004012:	2203      	movs	r2, #3
 8004014:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8004016:	78fb      	ldrb	r3, [r7, #3]
 8004018:	687a      	ldr	r2, [r7, #4]
 800401a:	212c      	movs	r1, #44	; 0x2c
 800401c:	fb01 f303 	mul.w	r3, r1, r3
 8004020:	4413      	add	r3, r2
 8004022:	333d      	adds	r3, #61	; 0x3d
 8004024:	7f3a      	ldrb	r2, [r7, #28]
 8004026:	701a      	strb	r2, [r3, #0]
 8004028:	e008      	b.n	800403c <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800402a:	78fb      	ldrb	r3, [r7, #3]
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	212c      	movs	r1, #44	; 0x2c
 8004030:	fb01 f303 	mul.w	r3, r1, r3
 8004034:	4413      	add	r3, r2
 8004036:	3342      	adds	r3, #66	; 0x42
 8004038:	2202      	movs	r2, #2
 800403a:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800403c:	787b      	ldrb	r3, [r7, #1]
 800403e:	2b03      	cmp	r3, #3
 8004040:	f200 80c6 	bhi.w	80041d0 <HAL_HCD_HC_SubmitRequest+0x210>
 8004044:	a201      	add	r2, pc, #4	; (adr r2, 800404c <HAL_HCD_HC_SubmitRequest+0x8c>)
 8004046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800404a:	bf00      	nop
 800404c:	0800405d 	.word	0x0800405d
 8004050:	080041bd 	.word	0x080041bd
 8004054:	080040c1 	.word	0x080040c1
 8004058:	0800413f 	.word	0x0800413f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 800405c:	7c3b      	ldrb	r3, [r7, #16]
 800405e:	2b01      	cmp	r3, #1
 8004060:	f040 80b8 	bne.w	80041d4 <HAL_HCD_HC_SubmitRequest+0x214>
 8004064:	78bb      	ldrb	r3, [r7, #2]
 8004066:	2b00      	cmp	r3, #0
 8004068:	f040 80b4 	bne.w	80041d4 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 800406c:	8b3b      	ldrh	r3, [r7, #24]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d108      	bne.n	8004084 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8004072:	78fb      	ldrb	r3, [r7, #3]
 8004074:	687a      	ldr	r2, [r7, #4]
 8004076:	212c      	movs	r1, #44	; 0x2c
 8004078:	fb01 f303 	mul.w	r3, r1, r3
 800407c:	4413      	add	r3, r2
 800407e:	3355      	adds	r3, #85	; 0x55
 8004080:	2201      	movs	r2, #1
 8004082:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004084:	78fb      	ldrb	r3, [r7, #3]
 8004086:	687a      	ldr	r2, [r7, #4]
 8004088:	212c      	movs	r1, #44	; 0x2c
 800408a:	fb01 f303 	mul.w	r3, r1, r3
 800408e:	4413      	add	r3, r2
 8004090:	3355      	adds	r3, #85	; 0x55
 8004092:	781b      	ldrb	r3, [r3, #0]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d109      	bne.n	80040ac <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004098:	78fb      	ldrb	r3, [r7, #3]
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	212c      	movs	r1, #44	; 0x2c
 800409e:	fb01 f303 	mul.w	r3, r1, r3
 80040a2:	4413      	add	r3, r2
 80040a4:	3342      	adds	r3, #66	; 0x42
 80040a6:	2200      	movs	r2, #0
 80040a8:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80040aa:	e093      	b.n	80041d4 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80040ac:	78fb      	ldrb	r3, [r7, #3]
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	212c      	movs	r1, #44	; 0x2c
 80040b2:	fb01 f303 	mul.w	r3, r1, r3
 80040b6:	4413      	add	r3, r2
 80040b8:	3342      	adds	r3, #66	; 0x42
 80040ba:	2202      	movs	r2, #2
 80040bc:	701a      	strb	r2, [r3, #0]
      break;
 80040be:	e089      	b.n	80041d4 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80040c0:	78bb      	ldrb	r3, [r7, #2]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d11d      	bne.n	8004102 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80040c6:	78fb      	ldrb	r3, [r7, #3]
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	212c      	movs	r1, #44	; 0x2c
 80040cc:	fb01 f303 	mul.w	r3, r1, r3
 80040d0:	4413      	add	r3, r2
 80040d2:	3355      	adds	r3, #85	; 0x55
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d109      	bne.n	80040ee <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80040da:	78fb      	ldrb	r3, [r7, #3]
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	212c      	movs	r1, #44	; 0x2c
 80040e0:	fb01 f303 	mul.w	r3, r1, r3
 80040e4:	4413      	add	r3, r2
 80040e6:	3342      	adds	r3, #66	; 0x42
 80040e8:	2200      	movs	r2, #0
 80040ea:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80040ec:	e073      	b.n	80041d6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80040ee:	78fb      	ldrb	r3, [r7, #3]
 80040f0:	687a      	ldr	r2, [r7, #4]
 80040f2:	212c      	movs	r1, #44	; 0x2c
 80040f4:	fb01 f303 	mul.w	r3, r1, r3
 80040f8:	4413      	add	r3, r2
 80040fa:	3342      	adds	r3, #66	; 0x42
 80040fc:	2202      	movs	r2, #2
 80040fe:	701a      	strb	r2, [r3, #0]
      break;
 8004100:	e069      	b.n	80041d6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004102:	78fb      	ldrb	r3, [r7, #3]
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	212c      	movs	r1, #44	; 0x2c
 8004108:	fb01 f303 	mul.w	r3, r1, r3
 800410c:	4413      	add	r3, r2
 800410e:	3354      	adds	r3, #84	; 0x54
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d109      	bne.n	800412a <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004116:	78fb      	ldrb	r3, [r7, #3]
 8004118:	687a      	ldr	r2, [r7, #4]
 800411a:	212c      	movs	r1, #44	; 0x2c
 800411c:	fb01 f303 	mul.w	r3, r1, r3
 8004120:	4413      	add	r3, r2
 8004122:	3342      	adds	r3, #66	; 0x42
 8004124:	2200      	movs	r2, #0
 8004126:	701a      	strb	r2, [r3, #0]
      break;
 8004128:	e055      	b.n	80041d6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800412a:	78fb      	ldrb	r3, [r7, #3]
 800412c:	687a      	ldr	r2, [r7, #4]
 800412e:	212c      	movs	r1, #44	; 0x2c
 8004130:	fb01 f303 	mul.w	r3, r1, r3
 8004134:	4413      	add	r3, r2
 8004136:	3342      	adds	r3, #66	; 0x42
 8004138:	2202      	movs	r2, #2
 800413a:	701a      	strb	r2, [r3, #0]
      break;
 800413c:	e04b      	b.n	80041d6 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800413e:	78bb      	ldrb	r3, [r7, #2]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d11d      	bne.n	8004180 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004144:	78fb      	ldrb	r3, [r7, #3]
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	212c      	movs	r1, #44	; 0x2c
 800414a:	fb01 f303 	mul.w	r3, r1, r3
 800414e:	4413      	add	r3, r2
 8004150:	3355      	adds	r3, #85	; 0x55
 8004152:	781b      	ldrb	r3, [r3, #0]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d109      	bne.n	800416c <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004158:	78fb      	ldrb	r3, [r7, #3]
 800415a:	687a      	ldr	r2, [r7, #4]
 800415c:	212c      	movs	r1, #44	; 0x2c
 800415e:	fb01 f303 	mul.w	r3, r1, r3
 8004162:	4413      	add	r3, r2
 8004164:	3342      	adds	r3, #66	; 0x42
 8004166:	2200      	movs	r2, #0
 8004168:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800416a:	e034      	b.n	80041d6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800416c:	78fb      	ldrb	r3, [r7, #3]
 800416e:	687a      	ldr	r2, [r7, #4]
 8004170:	212c      	movs	r1, #44	; 0x2c
 8004172:	fb01 f303 	mul.w	r3, r1, r3
 8004176:	4413      	add	r3, r2
 8004178:	3342      	adds	r3, #66	; 0x42
 800417a:	2202      	movs	r2, #2
 800417c:	701a      	strb	r2, [r3, #0]
      break;
 800417e:	e02a      	b.n	80041d6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004180:	78fb      	ldrb	r3, [r7, #3]
 8004182:	687a      	ldr	r2, [r7, #4]
 8004184:	212c      	movs	r1, #44	; 0x2c
 8004186:	fb01 f303 	mul.w	r3, r1, r3
 800418a:	4413      	add	r3, r2
 800418c:	3354      	adds	r3, #84	; 0x54
 800418e:	781b      	ldrb	r3, [r3, #0]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d109      	bne.n	80041a8 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004194:	78fb      	ldrb	r3, [r7, #3]
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	212c      	movs	r1, #44	; 0x2c
 800419a:	fb01 f303 	mul.w	r3, r1, r3
 800419e:	4413      	add	r3, r2
 80041a0:	3342      	adds	r3, #66	; 0x42
 80041a2:	2200      	movs	r2, #0
 80041a4:	701a      	strb	r2, [r3, #0]
      break;
 80041a6:	e016      	b.n	80041d6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80041a8:	78fb      	ldrb	r3, [r7, #3]
 80041aa:	687a      	ldr	r2, [r7, #4]
 80041ac:	212c      	movs	r1, #44	; 0x2c
 80041ae:	fb01 f303 	mul.w	r3, r1, r3
 80041b2:	4413      	add	r3, r2
 80041b4:	3342      	adds	r3, #66	; 0x42
 80041b6:	2202      	movs	r2, #2
 80041b8:	701a      	strb	r2, [r3, #0]
      break;
 80041ba:	e00c      	b.n	80041d6 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80041bc:	78fb      	ldrb	r3, [r7, #3]
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	212c      	movs	r1, #44	; 0x2c
 80041c2:	fb01 f303 	mul.w	r3, r1, r3
 80041c6:	4413      	add	r3, r2
 80041c8:	3342      	adds	r3, #66	; 0x42
 80041ca:	2200      	movs	r2, #0
 80041cc:	701a      	strb	r2, [r3, #0]
      break;
 80041ce:	e002      	b.n	80041d6 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80041d0:	bf00      	nop
 80041d2:	e000      	b.n	80041d6 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80041d4:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80041d6:	78fb      	ldrb	r3, [r7, #3]
 80041d8:	687a      	ldr	r2, [r7, #4]
 80041da:	212c      	movs	r1, #44	; 0x2c
 80041dc:	fb01 f303 	mul.w	r3, r1, r3
 80041e0:	4413      	add	r3, r2
 80041e2:	3344      	adds	r3, #68	; 0x44
 80041e4:	697a      	ldr	r2, [r7, #20]
 80041e6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80041e8:	78fb      	ldrb	r3, [r7, #3]
 80041ea:	8b3a      	ldrh	r2, [r7, #24]
 80041ec:	6879      	ldr	r1, [r7, #4]
 80041ee:	202c      	movs	r0, #44	; 0x2c
 80041f0:	fb00 f303 	mul.w	r3, r0, r3
 80041f4:	440b      	add	r3, r1
 80041f6:	334c      	adds	r3, #76	; 0x4c
 80041f8:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80041fa:	78fb      	ldrb	r3, [r7, #3]
 80041fc:	687a      	ldr	r2, [r7, #4]
 80041fe:	212c      	movs	r1, #44	; 0x2c
 8004200:	fb01 f303 	mul.w	r3, r1, r3
 8004204:	4413      	add	r3, r2
 8004206:	3360      	adds	r3, #96	; 0x60
 8004208:	2200      	movs	r2, #0
 800420a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800420c:	78fb      	ldrb	r3, [r7, #3]
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	212c      	movs	r1, #44	; 0x2c
 8004212:	fb01 f303 	mul.w	r3, r1, r3
 8004216:	4413      	add	r3, r2
 8004218:	3350      	adds	r3, #80	; 0x50
 800421a:	2200      	movs	r2, #0
 800421c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800421e:	78fb      	ldrb	r3, [r7, #3]
 8004220:	687a      	ldr	r2, [r7, #4]
 8004222:	212c      	movs	r1, #44	; 0x2c
 8004224:	fb01 f303 	mul.w	r3, r1, r3
 8004228:	4413      	add	r3, r2
 800422a:	3339      	adds	r3, #57	; 0x39
 800422c:	78fa      	ldrb	r2, [r7, #3]
 800422e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8004230:	78fb      	ldrb	r3, [r7, #3]
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	212c      	movs	r1, #44	; 0x2c
 8004236:	fb01 f303 	mul.w	r3, r1, r3
 800423a:	4413      	add	r3, r2
 800423c:	3361      	adds	r3, #97	; 0x61
 800423e:	2200      	movs	r2, #0
 8004240:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6818      	ldr	r0, [r3, #0]
 8004246:	78fb      	ldrb	r3, [r7, #3]
 8004248:	222c      	movs	r2, #44	; 0x2c
 800424a:	fb02 f303 	mul.w	r3, r2, r3
 800424e:	3338      	adds	r3, #56	; 0x38
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	18d1      	adds	r1, r2, r3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	691b      	ldr	r3, [r3, #16]
 8004258:	b2db      	uxtb	r3, r3
 800425a:	461a      	mov	r2, r3
 800425c:	f005 fef8 	bl	800a050 <USB_HC_StartXfer>
 8004260:	4603      	mov	r3, r0
}
 8004262:	4618      	mov	r0, r3
 8004264:	3708      	adds	r7, #8
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop

0800426c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b086      	sub	sp, #24
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4618      	mov	r0, r3
 8004284:	f005 fbf9 	bl	8009a7a <USB_GetMode>
 8004288:	4603      	mov	r3, r0
 800428a:	2b01      	cmp	r3, #1
 800428c:	f040 80f6 	bne.w	800447c <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4618      	mov	r0, r3
 8004296:	f005 fbdd 	bl	8009a54 <USB_ReadInterrupts>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	f000 80ec 	beq.w	800447a <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4618      	mov	r0, r3
 80042a8:	f005 fbd4 	bl	8009a54 <USB_ReadInterrupts>
 80042ac:	4603      	mov	r3, r0
 80042ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042b2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80042b6:	d104      	bne.n	80042c2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80042c0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4618      	mov	r0, r3
 80042c8:	f005 fbc4 	bl	8009a54 <USB_ReadInterrupts>
 80042cc:	4603      	mov	r3, r0
 80042ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80042d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80042d6:	d104      	bne.n	80042e2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80042e0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4618      	mov	r0, r3
 80042e8:	f005 fbb4 	bl	8009a54 <USB_ReadInterrupts>
 80042ec:	4603      	mov	r3, r0
 80042ee:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80042f2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80042f6:	d104      	bne.n	8004302 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004300:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4618      	mov	r0, r3
 8004308:	f005 fba4 	bl	8009a54 <USB_ReadInterrupts>
 800430c:	4603      	mov	r3, r0
 800430e:	f003 0302 	and.w	r3, r3, #2
 8004312:	2b02      	cmp	r3, #2
 8004314:	d103      	bne.n	800431e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	2202      	movs	r2, #2
 800431c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4618      	mov	r0, r3
 8004324:	f005 fb96 	bl	8009a54 <USB_ReadInterrupts>
 8004328:	4603      	mov	r3, r0
 800432a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800432e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004332:	d11c      	bne.n	800436e <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800433c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 0301 	and.w	r3, r3, #1
 800434a:	2b00      	cmp	r3, #0
 800434c:	d10f      	bne.n	800436e <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800434e:	2110      	movs	r1, #16
 8004350:	6938      	ldr	r0, [r7, #16]
 8004352:	f005 fa85 	bl	8009860 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8004356:	6938      	ldr	r0, [r7, #16]
 8004358:	f005 fab6 	bl	80098c8 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	2101      	movs	r1, #1
 8004362:	4618      	mov	r0, r3
 8004364:	f005 fc8c 	bl	8009c80 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f00c fe7d 	bl	8011068 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4618      	mov	r0, r3
 8004374:	f005 fb6e 	bl	8009a54 <USB_ReadInterrupts>
 8004378:	4603      	mov	r3, r0
 800437a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800437e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004382:	d102      	bne.n	800438a <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f001 f89e 	bl	80054c6 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4618      	mov	r0, r3
 8004390:	f005 fb60 	bl	8009a54 <USB_ReadInterrupts>
 8004394:	4603      	mov	r3, r0
 8004396:	f003 0308 	and.w	r3, r3, #8
 800439a:	2b08      	cmp	r3, #8
 800439c:	d106      	bne.n	80043ac <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f00c fe46 	bl	8011030 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2208      	movs	r2, #8
 80043aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4618      	mov	r0, r3
 80043b2:	f005 fb4f 	bl	8009a54 <USB_ReadInterrupts>
 80043b6:	4603      	mov	r3, r0
 80043b8:	f003 0310 	and.w	r3, r3, #16
 80043bc:	2b10      	cmp	r3, #16
 80043be:	d101      	bne.n	80043c4 <HAL_HCD_IRQHandler+0x158>
 80043c0:	2301      	movs	r3, #1
 80043c2:	e000      	b.n	80043c6 <HAL_HCD_IRQHandler+0x15a>
 80043c4:	2300      	movs	r3, #0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d012      	beq.n	80043f0 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	699a      	ldr	r2, [r3, #24]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f022 0210 	bic.w	r2, r2, #16
 80043d8:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f000 ffa1 	bl	8005322 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	699a      	ldr	r2, [r3, #24]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f042 0210 	orr.w	r2, r2, #16
 80043ee:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4618      	mov	r0, r3
 80043f6:	f005 fb2d 	bl	8009a54 <USB_ReadInterrupts>
 80043fa:	4603      	mov	r3, r0
 80043fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004400:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004404:	d13a      	bne.n	800447c <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4618      	mov	r0, r3
 800440c:	f005 ff62 	bl	800a2d4 <USB_HC_ReadInterrupt>
 8004410:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004412:	2300      	movs	r3, #0
 8004414:	617b      	str	r3, [r7, #20]
 8004416:	e025      	b.n	8004464 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	f003 030f 	and.w	r3, r3, #15
 800441e:	68ba      	ldr	r2, [r7, #8]
 8004420:	fa22 f303 	lsr.w	r3, r2, r3
 8004424:	f003 0301 	and.w	r3, r3, #1
 8004428:	2b00      	cmp	r3, #0
 800442a:	d018      	beq.n	800445e <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	015a      	lsls	r2, r3, #5
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	4413      	add	r3, r2
 8004434:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800443e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004442:	d106      	bne.n	8004452 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	b2db      	uxtb	r3, r3
 8004448:	4619      	mov	r1, r3
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f000 f8ab 	bl	80045a6 <HCD_HC_IN_IRQHandler>
 8004450:	e005      	b.n	800445e <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	b2db      	uxtb	r3, r3
 8004456:	4619      	mov	r1, r3
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f000 fbf9 	bl	8004c50 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	3301      	adds	r3, #1
 8004462:	617b      	str	r3, [r7, #20]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	697a      	ldr	r2, [r7, #20]
 800446a:	429a      	cmp	r2, r3
 800446c:	d3d4      	bcc.n	8004418 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004476:	615a      	str	r2, [r3, #20]
 8004478:	e000      	b.n	800447c <HAL_HCD_IRQHandler+0x210>
      return;
 800447a:	bf00      	nop
    }
  }
}
 800447c:	3718      	adds	r7, #24
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}

08004482 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8004482:	b580      	push	{r7, lr}
 8004484:	b082      	sub	sp, #8
 8004486:	af00      	add	r7, sp, #0
 8004488:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8004490:	2b01      	cmp	r3, #1
 8004492:	d101      	bne.n	8004498 <HAL_HCD_Start+0x16>
 8004494:	2302      	movs	r3, #2
 8004496:	e013      	b.n	80044c0 <HAL_HCD_Start+0x3e>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2101      	movs	r1, #1
 80044a6:	4618      	mov	r0, r3
 80044a8:	f005 fc4e 	bl	8009d48 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4618      	mov	r0, r3
 80044b2:	f005 f966 	bl	8009782 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80044be:	2300      	movs	r3, #0
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3708      	adds	r7, #8
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b082      	sub	sp, #8
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d101      	bne.n	80044de <HAL_HCD_Stop+0x16>
 80044da:	2302      	movs	r3, #2
 80044dc:	e00d      	b.n	80044fa <HAL_HCD_Stop+0x32>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2201      	movs	r2, #1
 80044e2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4618      	mov	r0, r3
 80044ec:	f006 f83c 	bl	800a568 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80044f8:	2300      	movs	r3, #0
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3708      	adds	r7, #8
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}

08004502 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8004502:	b580      	push	{r7, lr}
 8004504:	b082      	sub	sp, #8
 8004506:	af00      	add	r7, sp, #0
 8004508:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4618      	mov	r0, r3
 8004510:	f005 fbf0 	bl	8009cf4 <USB_ResetPort>
 8004514:	4603      	mov	r3, r0
}
 8004516:	4618      	mov	r0, r3
 8004518:	3708      	adds	r7, #8
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}

0800451e <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800451e:	b480      	push	{r7}
 8004520:	b083      	sub	sp, #12
 8004522:	af00      	add	r7, sp, #0
 8004524:	6078      	str	r0, [r7, #4]
 8004526:	460b      	mov	r3, r1
 8004528:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800452a:	78fb      	ldrb	r3, [r7, #3]
 800452c:	687a      	ldr	r2, [r7, #4]
 800452e:	212c      	movs	r1, #44	; 0x2c
 8004530:	fb01 f303 	mul.w	r3, r1, r3
 8004534:	4413      	add	r3, r2
 8004536:	3360      	adds	r3, #96	; 0x60
 8004538:	781b      	ldrb	r3, [r3, #0]
}
 800453a:	4618      	mov	r0, r3
 800453c:	370c      	adds	r7, #12
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr

08004546 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004546:	b480      	push	{r7}
 8004548:	b083      	sub	sp, #12
 800454a:	af00      	add	r7, sp, #0
 800454c:	6078      	str	r0, [r7, #4]
 800454e:	460b      	mov	r3, r1
 8004550:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8004552:	78fb      	ldrb	r3, [r7, #3]
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	212c      	movs	r1, #44	; 0x2c
 8004558:	fb01 f303 	mul.w	r3, r1, r3
 800455c:	4413      	add	r3, r2
 800455e:	3350      	adds	r3, #80	; 0x50
 8004560:	681b      	ldr	r3, [r3, #0]
}
 8004562:	4618      	mov	r0, r3
 8004564:	370c      	adds	r7, #12
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr

0800456e <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800456e:	b580      	push	{r7, lr}
 8004570:	b082      	sub	sp, #8
 8004572:	af00      	add	r7, sp, #0
 8004574:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4618      	mov	r0, r3
 800457c:	f005 fc34 	bl	8009de8 <USB_GetCurrentFrame>
 8004580:	4603      	mov	r3, r0
}
 8004582:	4618      	mov	r0, r3
 8004584:	3708      	adds	r7, #8
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}

0800458a <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800458a:	b580      	push	{r7, lr}
 800458c:	b082      	sub	sp, #8
 800458e:	af00      	add	r7, sp, #0
 8004590:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4618      	mov	r0, r3
 8004598:	f005 fc0f 	bl	8009dba <USB_GetHostSpeed>
 800459c:	4603      	mov	r3, r0
}
 800459e:	4618      	mov	r0, r3
 80045a0:	3708      	adds	r7, #8
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}

080045a6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80045a6:	b580      	push	{r7, lr}
 80045a8:	b086      	sub	sp, #24
 80045aa:	af00      	add	r7, sp, #0
 80045ac:	6078      	str	r0, [r7, #4]
 80045ae:	460b      	mov	r3, r1
 80045b0:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80045bc:	78fb      	ldrb	r3, [r7, #3]
 80045be:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	015a      	lsls	r2, r3, #5
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	4413      	add	r3, r2
 80045c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f003 0304 	and.w	r3, r3, #4
 80045d2:	2b04      	cmp	r3, #4
 80045d4:	d11a      	bne.n	800460c <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	015a      	lsls	r2, r3, #5
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	4413      	add	r3, r2
 80045de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045e2:	461a      	mov	r2, r3
 80045e4:	2304      	movs	r3, #4
 80045e6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80045e8:	687a      	ldr	r2, [r7, #4]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	212c      	movs	r1, #44	; 0x2c
 80045ee:	fb01 f303 	mul.w	r3, r1, r3
 80045f2:	4413      	add	r3, r2
 80045f4:	3361      	adds	r3, #97	; 0x61
 80045f6:	2206      	movs	r2, #6
 80045f8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	68fa      	ldr	r2, [r7, #12]
 8004600:	b2d2      	uxtb	r2, r2
 8004602:	4611      	mov	r1, r2
 8004604:	4618      	mov	r0, r3
 8004606:	f005 fe76 	bl	800a2f6 <USB_HC_Halt>
 800460a:	e0af      	b.n	800476c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	015a      	lsls	r2, r3, #5
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	4413      	add	r3, r2
 8004614:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800461e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004622:	d11b      	bne.n	800465c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	015a      	lsls	r2, r3, #5
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	4413      	add	r3, r2
 800462c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004630:	461a      	mov	r2, r3
 8004632:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004636:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	212c      	movs	r1, #44	; 0x2c
 800463e:	fb01 f303 	mul.w	r3, r1, r3
 8004642:	4413      	add	r3, r2
 8004644:	3361      	adds	r3, #97	; 0x61
 8004646:	2207      	movs	r2, #7
 8004648:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	68fa      	ldr	r2, [r7, #12]
 8004650:	b2d2      	uxtb	r2, r2
 8004652:	4611      	mov	r1, r2
 8004654:	4618      	mov	r0, r3
 8004656:	f005 fe4e 	bl	800a2f6 <USB_HC_Halt>
 800465a:	e087      	b.n	800476c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	015a      	lsls	r2, r3, #5
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	4413      	add	r3, r2
 8004664:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	f003 0320 	and.w	r3, r3, #32
 800466e:	2b20      	cmp	r3, #32
 8004670:	d109      	bne.n	8004686 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	015a      	lsls	r2, r3, #5
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	4413      	add	r3, r2
 800467a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800467e:	461a      	mov	r2, r3
 8004680:	2320      	movs	r3, #32
 8004682:	6093      	str	r3, [r2, #8]
 8004684:	e072      	b.n	800476c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	015a      	lsls	r2, r3, #5
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	4413      	add	r3, r2
 800468e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	f003 0308 	and.w	r3, r3, #8
 8004698:	2b08      	cmp	r3, #8
 800469a:	d11a      	bne.n	80046d2 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	015a      	lsls	r2, r3, #5
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	4413      	add	r3, r2
 80046a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046a8:	461a      	mov	r2, r3
 80046aa:	2308      	movs	r3, #8
 80046ac:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	212c      	movs	r1, #44	; 0x2c
 80046b4:	fb01 f303 	mul.w	r3, r1, r3
 80046b8:	4413      	add	r3, r2
 80046ba:	3361      	adds	r3, #97	; 0x61
 80046bc:	2205      	movs	r2, #5
 80046be:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	68fa      	ldr	r2, [r7, #12]
 80046c6:	b2d2      	uxtb	r2, r2
 80046c8:	4611      	mov	r1, r2
 80046ca:	4618      	mov	r0, r3
 80046cc:	f005 fe13 	bl	800a2f6 <USB_HC_Halt>
 80046d0:	e04c      	b.n	800476c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	015a      	lsls	r2, r3, #5
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	4413      	add	r3, r2
 80046da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046e8:	d11b      	bne.n	8004722 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	015a      	lsls	r2, r3, #5
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	4413      	add	r3, r2
 80046f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046f6:	461a      	mov	r2, r3
 80046f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80046fc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	212c      	movs	r1, #44	; 0x2c
 8004704:	fb01 f303 	mul.w	r3, r1, r3
 8004708:	4413      	add	r3, r2
 800470a:	3361      	adds	r3, #97	; 0x61
 800470c:	2208      	movs	r2, #8
 800470e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	68fa      	ldr	r2, [r7, #12]
 8004716:	b2d2      	uxtb	r2, r2
 8004718:	4611      	mov	r1, r2
 800471a:	4618      	mov	r0, r3
 800471c:	f005 fdeb 	bl	800a2f6 <USB_HC_Halt>
 8004720:	e024      	b.n	800476c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	015a      	lsls	r2, r3, #5
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	4413      	add	r3, r2
 800472a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004734:	2b80      	cmp	r3, #128	; 0x80
 8004736:	d119      	bne.n	800476c <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	015a      	lsls	r2, r3, #5
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	4413      	add	r3, r2
 8004740:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004744:	461a      	mov	r2, r3
 8004746:	2380      	movs	r3, #128	; 0x80
 8004748:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	212c      	movs	r1, #44	; 0x2c
 8004750:	fb01 f303 	mul.w	r3, r1, r3
 8004754:	4413      	add	r3, r2
 8004756:	3361      	adds	r3, #97	; 0x61
 8004758:	2206      	movs	r2, #6
 800475a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	b2d2      	uxtb	r2, r2
 8004764:	4611      	mov	r1, r2
 8004766:	4618      	mov	r0, r3
 8004768:	f005 fdc5 	bl	800a2f6 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	015a      	lsls	r2, r3, #5
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	4413      	add	r3, r2
 8004774:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800477e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004782:	d112      	bne.n	80047aa <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	68fa      	ldr	r2, [r7, #12]
 800478a:	b2d2      	uxtb	r2, r2
 800478c:	4611      	mov	r1, r2
 800478e:	4618      	mov	r0, r3
 8004790:	f005 fdb1 	bl	800a2f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	015a      	lsls	r2, r3, #5
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	4413      	add	r3, r2
 800479c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047a0:	461a      	mov	r2, r3
 80047a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80047a6:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80047a8:	e24e      	b.n	8004c48 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	015a      	lsls	r2, r3, #5
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	4413      	add	r3, r2
 80047b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	f003 0301 	and.w	r3, r3, #1
 80047bc:	2b01      	cmp	r3, #1
 80047be:	f040 80df 	bne.w	8004980 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	691b      	ldr	r3, [r3, #16]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d019      	beq.n	80047fe <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80047ca:	687a      	ldr	r2, [r7, #4]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	212c      	movs	r1, #44	; 0x2c
 80047d0:	fb01 f303 	mul.w	r3, r1, r3
 80047d4:	4413      	add	r3, r2
 80047d6:	3348      	adds	r3, #72	; 0x48
 80047d8:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	0159      	lsls	r1, r3, #5
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	440b      	add	r3, r1
 80047e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047e6:	691b      	ldr	r3, [r3, #16]
 80047e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80047ec:	1ad2      	subs	r2, r2, r3
 80047ee:	6879      	ldr	r1, [r7, #4]
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	202c      	movs	r0, #44	; 0x2c
 80047f4:	fb00 f303 	mul.w	r3, r0, r3
 80047f8:	440b      	add	r3, r1
 80047fa:	3350      	adds	r3, #80	; 0x50
 80047fc:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80047fe:	687a      	ldr	r2, [r7, #4]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	212c      	movs	r1, #44	; 0x2c
 8004804:	fb01 f303 	mul.w	r3, r1, r3
 8004808:	4413      	add	r3, r2
 800480a:	3361      	adds	r3, #97	; 0x61
 800480c:	2201      	movs	r2, #1
 800480e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004810:	687a      	ldr	r2, [r7, #4]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	212c      	movs	r1, #44	; 0x2c
 8004816:	fb01 f303 	mul.w	r3, r1, r3
 800481a:	4413      	add	r3, r2
 800481c:	335c      	adds	r3, #92	; 0x5c
 800481e:	2200      	movs	r2, #0
 8004820:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	015a      	lsls	r2, r3, #5
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	4413      	add	r3, r2
 800482a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800482e:	461a      	mov	r2, r3
 8004830:	2301      	movs	r3, #1
 8004832:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	212c      	movs	r1, #44	; 0x2c
 800483a:	fb01 f303 	mul.w	r3, r1, r3
 800483e:	4413      	add	r3, r2
 8004840:	333f      	adds	r3, #63	; 0x3f
 8004842:	781b      	ldrb	r3, [r3, #0]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d009      	beq.n	800485c <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8004848:	687a      	ldr	r2, [r7, #4]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	212c      	movs	r1, #44	; 0x2c
 800484e:	fb01 f303 	mul.w	r3, r1, r3
 8004852:	4413      	add	r3, r2
 8004854:	333f      	adds	r3, #63	; 0x3f
 8004856:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004858:	2b02      	cmp	r3, #2
 800485a:	d111      	bne.n	8004880 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	68fa      	ldr	r2, [r7, #12]
 8004862:	b2d2      	uxtb	r2, r2
 8004864:	4611      	mov	r1, r2
 8004866:	4618      	mov	r0, r3
 8004868:	f005 fd45 	bl	800a2f6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	015a      	lsls	r2, r3, #5
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	4413      	add	r3, r2
 8004874:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004878:	461a      	mov	r2, r3
 800487a:	2310      	movs	r3, #16
 800487c:	6093      	str	r3, [r2, #8]
 800487e:	e03a      	b.n	80048f6 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8004880:	687a      	ldr	r2, [r7, #4]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	212c      	movs	r1, #44	; 0x2c
 8004886:	fb01 f303 	mul.w	r3, r1, r3
 800488a:	4413      	add	r3, r2
 800488c:	333f      	adds	r3, #63	; 0x3f
 800488e:	781b      	ldrb	r3, [r3, #0]
 8004890:	2b03      	cmp	r3, #3
 8004892:	d009      	beq.n	80048a8 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8004894:	687a      	ldr	r2, [r7, #4]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	212c      	movs	r1, #44	; 0x2c
 800489a:	fb01 f303 	mul.w	r3, r1, r3
 800489e:	4413      	add	r3, r2
 80048a0:	333f      	adds	r3, #63	; 0x3f
 80048a2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d126      	bne.n	80048f6 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	015a      	lsls	r2, r3, #5
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	4413      	add	r3, r2
 80048b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	68fa      	ldr	r2, [r7, #12]
 80048b8:	0151      	lsls	r1, r2, #5
 80048ba:	693a      	ldr	r2, [r7, #16]
 80048bc:	440a      	add	r2, r1
 80048be:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80048c2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80048c6:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	212c      	movs	r1, #44	; 0x2c
 80048ce:	fb01 f303 	mul.w	r3, r1, r3
 80048d2:	4413      	add	r3, r2
 80048d4:	3360      	adds	r3, #96	; 0x60
 80048d6:	2201      	movs	r2, #1
 80048d8:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	b2d9      	uxtb	r1, r3
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	202c      	movs	r0, #44	; 0x2c
 80048e4:	fb00 f303 	mul.w	r3, r0, r3
 80048e8:	4413      	add	r3, r2
 80048ea:	3360      	adds	r3, #96	; 0x60
 80048ec:	781b      	ldrb	r3, [r3, #0]
 80048ee:	461a      	mov	r2, r3
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f00c fbc7 	bl	8011084 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	691b      	ldr	r3, [r3, #16]
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d12b      	bne.n	8004956 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	212c      	movs	r1, #44	; 0x2c
 8004904:	fb01 f303 	mul.w	r3, r1, r3
 8004908:	4413      	add	r3, r2
 800490a:	3348      	adds	r3, #72	; 0x48
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	6879      	ldr	r1, [r7, #4]
 8004910:	68fa      	ldr	r2, [r7, #12]
 8004912:	202c      	movs	r0, #44	; 0x2c
 8004914:	fb00 f202 	mul.w	r2, r0, r2
 8004918:	440a      	add	r2, r1
 800491a:	3240      	adds	r2, #64	; 0x40
 800491c:	8812      	ldrh	r2, [r2, #0]
 800491e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004922:	f003 0301 	and.w	r3, r3, #1
 8004926:	2b00      	cmp	r3, #0
 8004928:	f000 818e 	beq.w	8004c48 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 800492c:	687a      	ldr	r2, [r7, #4]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	212c      	movs	r1, #44	; 0x2c
 8004932:	fb01 f303 	mul.w	r3, r1, r3
 8004936:	4413      	add	r3, r2
 8004938:	3354      	adds	r3, #84	; 0x54
 800493a:	781b      	ldrb	r3, [r3, #0]
 800493c:	f083 0301 	eor.w	r3, r3, #1
 8004940:	b2d8      	uxtb	r0, r3
 8004942:	687a      	ldr	r2, [r7, #4]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	212c      	movs	r1, #44	; 0x2c
 8004948:	fb01 f303 	mul.w	r3, r1, r3
 800494c:	4413      	add	r3, r2
 800494e:	3354      	adds	r3, #84	; 0x54
 8004950:	4602      	mov	r2, r0
 8004952:	701a      	strb	r2, [r3, #0]
}
 8004954:	e178      	b.n	8004c48 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	212c      	movs	r1, #44	; 0x2c
 800495c:	fb01 f303 	mul.w	r3, r1, r3
 8004960:	4413      	add	r3, r2
 8004962:	3354      	adds	r3, #84	; 0x54
 8004964:	781b      	ldrb	r3, [r3, #0]
 8004966:	f083 0301 	eor.w	r3, r3, #1
 800496a:	b2d8      	uxtb	r0, r3
 800496c:	687a      	ldr	r2, [r7, #4]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	212c      	movs	r1, #44	; 0x2c
 8004972:	fb01 f303 	mul.w	r3, r1, r3
 8004976:	4413      	add	r3, r2
 8004978:	3354      	adds	r3, #84	; 0x54
 800497a:	4602      	mov	r2, r0
 800497c:	701a      	strb	r2, [r3, #0]
}
 800497e:	e163      	b.n	8004c48 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	015a      	lsls	r2, r3, #5
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	4413      	add	r3, r2
 8004988:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	f003 0302 	and.w	r3, r3, #2
 8004992:	2b02      	cmp	r3, #2
 8004994:	f040 80f6 	bne.w	8004b84 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004998:	687a      	ldr	r2, [r7, #4]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	212c      	movs	r1, #44	; 0x2c
 800499e:	fb01 f303 	mul.w	r3, r1, r3
 80049a2:	4413      	add	r3, r2
 80049a4:	3361      	adds	r3, #97	; 0x61
 80049a6:	781b      	ldrb	r3, [r3, #0]
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d109      	bne.n	80049c0 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	212c      	movs	r1, #44	; 0x2c
 80049b2:	fb01 f303 	mul.w	r3, r1, r3
 80049b6:	4413      	add	r3, r2
 80049b8:	3360      	adds	r3, #96	; 0x60
 80049ba:	2201      	movs	r2, #1
 80049bc:	701a      	strb	r2, [r3, #0]
 80049be:	e0c9      	b.n	8004b54 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80049c0:	687a      	ldr	r2, [r7, #4]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	212c      	movs	r1, #44	; 0x2c
 80049c6:	fb01 f303 	mul.w	r3, r1, r3
 80049ca:	4413      	add	r3, r2
 80049cc:	3361      	adds	r3, #97	; 0x61
 80049ce:	781b      	ldrb	r3, [r3, #0]
 80049d0:	2b05      	cmp	r3, #5
 80049d2:	d109      	bne.n	80049e8 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	212c      	movs	r1, #44	; 0x2c
 80049da:	fb01 f303 	mul.w	r3, r1, r3
 80049de:	4413      	add	r3, r2
 80049e0:	3360      	adds	r3, #96	; 0x60
 80049e2:	2205      	movs	r2, #5
 80049e4:	701a      	strb	r2, [r3, #0]
 80049e6:	e0b5      	b.n	8004b54 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80049e8:	687a      	ldr	r2, [r7, #4]
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	212c      	movs	r1, #44	; 0x2c
 80049ee:	fb01 f303 	mul.w	r3, r1, r3
 80049f2:	4413      	add	r3, r2
 80049f4:	3361      	adds	r3, #97	; 0x61
 80049f6:	781b      	ldrb	r3, [r3, #0]
 80049f8:	2b06      	cmp	r3, #6
 80049fa:	d009      	beq.n	8004a10 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80049fc:	687a      	ldr	r2, [r7, #4]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	212c      	movs	r1, #44	; 0x2c
 8004a02:	fb01 f303 	mul.w	r3, r1, r3
 8004a06:	4413      	add	r3, r2
 8004a08:	3361      	adds	r3, #97	; 0x61
 8004a0a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004a0c:	2b08      	cmp	r3, #8
 8004a0e:	d150      	bne.n	8004ab2 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	212c      	movs	r1, #44	; 0x2c
 8004a16:	fb01 f303 	mul.w	r3, r1, r3
 8004a1a:	4413      	add	r3, r2
 8004a1c:	335c      	adds	r3, #92	; 0x5c
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	1c5a      	adds	r2, r3, #1
 8004a22:	6879      	ldr	r1, [r7, #4]
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	202c      	movs	r0, #44	; 0x2c
 8004a28:	fb00 f303 	mul.w	r3, r0, r3
 8004a2c:	440b      	add	r3, r1
 8004a2e:	335c      	adds	r3, #92	; 0x5c
 8004a30:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	212c      	movs	r1, #44	; 0x2c
 8004a38:	fb01 f303 	mul.w	r3, r1, r3
 8004a3c:	4413      	add	r3, r2
 8004a3e:	335c      	adds	r3, #92	; 0x5c
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	2b02      	cmp	r3, #2
 8004a44:	d912      	bls.n	8004a6c <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004a46:	687a      	ldr	r2, [r7, #4]
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	212c      	movs	r1, #44	; 0x2c
 8004a4c:	fb01 f303 	mul.w	r3, r1, r3
 8004a50:	4413      	add	r3, r2
 8004a52:	335c      	adds	r3, #92	; 0x5c
 8004a54:	2200      	movs	r2, #0
 8004a56:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	212c      	movs	r1, #44	; 0x2c
 8004a5e:	fb01 f303 	mul.w	r3, r1, r3
 8004a62:	4413      	add	r3, r2
 8004a64:	3360      	adds	r3, #96	; 0x60
 8004a66:	2204      	movs	r2, #4
 8004a68:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004a6a:	e073      	b.n	8004b54 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004a6c:	687a      	ldr	r2, [r7, #4]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	212c      	movs	r1, #44	; 0x2c
 8004a72:	fb01 f303 	mul.w	r3, r1, r3
 8004a76:	4413      	add	r3, r2
 8004a78:	3360      	adds	r3, #96	; 0x60
 8004a7a:	2202      	movs	r2, #2
 8004a7c:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	015a      	lsls	r2, r3, #5
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	4413      	add	r3, r2
 8004a86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004a94:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004a9c:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	015a      	lsls	r2, r3, #5
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	4413      	add	r3, r2
 8004aa6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004aaa:	461a      	mov	r2, r3
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004ab0:	e050      	b.n	8004b54 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004ab2:	687a      	ldr	r2, [r7, #4]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	212c      	movs	r1, #44	; 0x2c
 8004ab8:	fb01 f303 	mul.w	r3, r1, r3
 8004abc:	4413      	add	r3, r2
 8004abe:	3361      	adds	r3, #97	; 0x61
 8004ac0:	781b      	ldrb	r3, [r3, #0]
 8004ac2:	2b03      	cmp	r3, #3
 8004ac4:	d122      	bne.n	8004b0c <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	212c      	movs	r1, #44	; 0x2c
 8004acc:	fb01 f303 	mul.w	r3, r1, r3
 8004ad0:	4413      	add	r3, r2
 8004ad2:	3360      	adds	r3, #96	; 0x60
 8004ad4:	2202      	movs	r2, #2
 8004ad6:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	015a      	lsls	r2, r3, #5
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	4413      	add	r3, r2
 8004ae0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004aee:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004af6:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	015a      	lsls	r2, r3, #5
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	4413      	add	r3, r2
 8004b00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b04:	461a      	mov	r2, r3
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	6013      	str	r3, [r2, #0]
 8004b0a:	e023      	b.n	8004b54 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	212c      	movs	r1, #44	; 0x2c
 8004b12:	fb01 f303 	mul.w	r3, r1, r3
 8004b16:	4413      	add	r3, r2
 8004b18:	3361      	adds	r3, #97	; 0x61
 8004b1a:	781b      	ldrb	r3, [r3, #0]
 8004b1c:	2b07      	cmp	r3, #7
 8004b1e:	d119      	bne.n	8004b54 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8004b20:	687a      	ldr	r2, [r7, #4]
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	212c      	movs	r1, #44	; 0x2c
 8004b26:	fb01 f303 	mul.w	r3, r1, r3
 8004b2a:	4413      	add	r3, r2
 8004b2c:	335c      	adds	r3, #92	; 0x5c
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	1c5a      	adds	r2, r3, #1
 8004b32:	6879      	ldr	r1, [r7, #4]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	202c      	movs	r0, #44	; 0x2c
 8004b38:	fb00 f303 	mul.w	r3, r0, r3
 8004b3c:	440b      	add	r3, r1
 8004b3e:	335c      	adds	r3, #92	; 0x5c
 8004b40:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004b42:	687a      	ldr	r2, [r7, #4]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	212c      	movs	r1, #44	; 0x2c
 8004b48:	fb01 f303 	mul.w	r3, r1, r3
 8004b4c:	4413      	add	r3, r2
 8004b4e:	3360      	adds	r3, #96	; 0x60
 8004b50:	2204      	movs	r2, #4
 8004b52:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	015a      	lsls	r2, r3, #5
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	4413      	add	r3, r2
 8004b5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b60:	461a      	mov	r2, r3
 8004b62:	2302      	movs	r3, #2
 8004b64:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	b2d9      	uxtb	r1, r3
 8004b6a:	687a      	ldr	r2, [r7, #4]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	202c      	movs	r0, #44	; 0x2c
 8004b70:	fb00 f303 	mul.w	r3, r0, r3
 8004b74:	4413      	add	r3, r2
 8004b76:	3360      	adds	r3, #96	; 0x60
 8004b78:	781b      	ldrb	r3, [r3, #0]
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f00c fa81 	bl	8011084 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004b82:	e061      	b.n	8004c48 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	015a      	lsls	r2, r3, #5
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	4413      	add	r3, r2
 8004b8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	f003 0310 	and.w	r3, r3, #16
 8004b96:	2b10      	cmp	r3, #16
 8004b98:	d156      	bne.n	8004c48 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8004b9a:	687a      	ldr	r2, [r7, #4]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	212c      	movs	r1, #44	; 0x2c
 8004ba0:	fb01 f303 	mul.w	r3, r1, r3
 8004ba4:	4413      	add	r3, r2
 8004ba6:	333f      	adds	r3, #63	; 0x3f
 8004ba8:	781b      	ldrb	r3, [r3, #0]
 8004baa:	2b03      	cmp	r3, #3
 8004bac:	d111      	bne.n	8004bd2 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	212c      	movs	r1, #44	; 0x2c
 8004bb4:	fb01 f303 	mul.w	r3, r1, r3
 8004bb8:	4413      	add	r3, r2
 8004bba:	335c      	adds	r3, #92	; 0x5c
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	68fa      	ldr	r2, [r7, #12]
 8004bc6:	b2d2      	uxtb	r2, r2
 8004bc8:	4611      	mov	r1, r2
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f005 fb93 	bl	800a2f6 <USB_HC_Halt>
 8004bd0:	e031      	b.n	8004c36 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	212c      	movs	r1, #44	; 0x2c
 8004bd8:	fb01 f303 	mul.w	r3, r1, r3
 8004bdc:	4413      	add	r3, r2
 8004bde:	333f      	adds	r3, #63	; 0x3f
 8004be0:	781b      	ldrb	r3, [r3, #0]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d009      	beq.n	8004bfa <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	212c      	movs	r1, #44	; 0x2c
 8004bec:	fb01 f303 	mul.w	r3, r1, r3
 8004bf0:	4413      	add	r3, r2
 8004bf2:	333f      	adds	r3, #63	; 0x3f
 8004bf4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004bf6:	2b02      	cmp	r3, #2
 8004bf8:	d11d      	bne.n	8004c36 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8004bfa:	687a      	ldr	r2, [r7, #4]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	212c      	movs	r1, #44	; 0x2c
 8004c00:	fb01 f303 	mul.w	r3, r1, r3
 8004c04:	4413      	add	r3, r2
 8004c06:	335c      	adds	r3, #92	; 0x5c
 8004c08:	2200      	movs	r2, #0
 8004c0a:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	691b      	ldr	r3, [r3, #16]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d110      	bne.n	8004c36 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8004c14:	687a      	ldr	r2, [r7, #4]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	212c      	movs	r1, #44	; 0x2c
 8004c1a:	fb01 f303 	mul.w	r3, r1, r3
 8004c1e:	4413      	add	r3, r2
 8004c20:	3361      	adds	r3, #97	; 0x61
 8004c22:	2203      	movs	r2, #3
 8004c24:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	68fa      	ldr	r2, [r7, #12]
 8004c2c:	b2d2      	uxtb	r2, r2
 8004c2e:	4611      	mov	r1, r2
 8004c30:	4618      	mov	r0, r3
 8004c32:	f005 fb60 	bl	800a2f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	015a      	lsls	r2, r3, #5
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	4413      	add	r3, r2
 8004c3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c42:	461a      	mov	r2, r3
 8004c44:	2310      	movs	r3, #16
 8004c46:	6093      	str	r3, [r2, #8]
}
 8004c48:	bf00      	nop
 8004c4a:	3718      	adds	r7, #24
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b088      	sub	sp, #32
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
 8004c58:	460b      	mov	r3, r1
 8004c5a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8004c66:	78fb      	ldrb	r3, [r7, #3]
 8004c68:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	015a      	lsls	r2, r3, #5
 8004c6e:	69bb      	ldr	r3, [r7, #24]
 8004c70:	4413      	add	r3, r2
 8004c72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	f003 0304 	and.w	r3, r3, #4
 8004c7c:	2b04      	cmp	r3, #4
 8004c7e:	d11a      	bne.n	8004cb6 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	015a      	lsls	r2, r3, #5
 8004c84:	69bb      	ldr	r3, [r7, #24]
 8004c86:	4413      	add	r3, r2
 8004c88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	2304      	movs	r3, #4
 8004c90:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004c92:	687a      	ldr	r2, [r7, #4]
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	212c      	movs	r1, #44	; 0x2c
 8004c98:	fb01 f303 	mul.w	r3, r1, r3
 8004c9c:	4413      	add	r3, r2
 8004c9e:	3361      	adds	r3, #97	; 0x61
 8004ca0:	2206      	movs	r2, #6
 8004ca2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	697a      	ldr	r2, [r7, #20]
 8004caa:	b2d2      	uxtb	r2, r2
 8004cac:	4611      	mov	r1, r2
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f005 fb21 	bl	800a2f6 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8004cb4:	e331      	b.n	800531a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	015a      	lsls	r2, r3, #5
 8004cba:	69bb      	ldr	r3, [r7, #24]
 8004cbc:	4413      	add	r3, r2
 8004cbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	f003 0320 	and.w	r3, r3, #32
 8004cc8:	2b20      	cmp	r3, #32
 8004cca:	d12e      	bne.n	8004d2a <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	015a      	lsls	r2, r3, #5
 8004cd0:	69bb      	ldr	r3, [r7, #24]
 8004cd2:	4413      	add	r3, r2
 8004cd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cd8:	461a      	mov	r2, r3
 8004cda:	2320      	movs	r3, #32
 8004cdc:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	212c      	movs	r1, #44	; 0x2c
 8004ce4:	fb01 f303 	mul.w	r3, r1, r3
 8004ce8:	4413      	add	r3, r2
 8004cea:	333d      	adds	r3, #61	; 0x3d
 8004cec:	781b      	ldrb	r3, [r3, #0]
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	f040 8313 	bne.w	800531a <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8004cf4:	687a      	ldr	r2, [r7, #4]
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	212c      	movs	r1, #44	; 0x2c
 8004cfa:	fb01 f303 	mul.w	r3, r1, r3
 8004cfe:	4413      	add	r3, r2
 8004d00:	333d      	adds	r3, #61	; 0x3d
 8004d02:	2200      	movs	r2, #0
 8004d04:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	212c      	movs	r1, #44	; 0x2c
 8004d0c:	fb01 f303 	mul.w	r3, r1, r3
 8004d10:	4413      	add	r3, r2
 8004d12:	3360      	adds	r3, #96	; 0x60
 8004d14:	2202      	movs	r2, #2
 8004d16:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	697a      	ldr	r2, [r7, #20]
 8004d1e:	b2d2      	uxtb	r2, r2
 8004d20:	4611      	mov	r1, r2
 8004d22:	4618      	mov	r0, r3
 8004d24:	f005 fae7 	bl	800a2f6 <USB_HC_Halt>
}
 8004d28:	e2f7      	b.n	800531a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	015a      	lsls	r2, r3, #5
 8004d2e:	69bb      	ldr	r3, [r7, #24]
 8004d30:	4413      	add	r3, r2
 8004d32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d40:	d112      	bne.n	8004d68 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	015a      	lsls	r2, r3, #5
 8004d46:	69bb      	ldr	r3, [r7, #24]
 8004d48:	4413      	add	r3, r2
 8004d4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d4e:	461a      	mov	r2, r3
 8004d50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004d54:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	697a      	ldr	r2, [r7, #20]
 8004d5c:	b2d2      	uxtb	r2, r2
 8004d5e:	4611      	mov	r1, r2
 8004d60:	4618      	mov	r0, r3
 8004d62:	f005 fac8 	bl	800a2f6 <USB_HC_Halt>
}
 8004d66:	e2d8      	b.n	800531a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	015a      	lsls	r2, r3, #5
 8004d6c:	69bb      	ldr	r3, [r7, #24]
 8004d6e:	4413      	add	r3, r2
 8004d70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	f003 0301 	and.w	r3, r3, #1
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d140      	bne.n	8004e00 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004d7e:	687a      	ldr	r2, [r7, #4]
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	212c      	movs	r1, #44	; 0x2c
 8004d84:	fb01 f303 	mul.w	r3, r1, r3
 8004d88:	4413      	add	r3, r2
 8004d8a:	335c      	adds	r3, #92	; 0x5c
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	015a      	lsls	r2, r3, #5
 8004d94:	69bb      	ldr	r3, [r7, #24]
 8004d96:	4413      	add	r3, r2
 8004d98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004da2:	2b40      	cmp	r3, #64	; 0x40
 8004da4:	d111      	bne.n	8004dca <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8004da6:	687a      	ldr	r2, [r7, #4]
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	212c      	movs	r1, #44	; 0x2c
 8004dac:	fb01 f303 	mul.w	r3, r1, r3
 8004db0:	4413      	add	r3, r2
 8004db2:	333d      	adds	r3, #61	; 0x3d
 8004db4:	2201      	movs	r2, #1
 8004db6:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	015a      	lsls	r2, r3, #5
 8004dbc:	69bb      	ldr	r3, [r7, #24]
 8004dbe:	4413      	add	r3, r2
 8004dc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	2340      	movs	r3, #64	; 0x40
 8004dc8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	015a      	lsls	r2, r3, #5
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dd6:	461a      	mov	r2, r3
 8004dd8:	2301      	movs	r3, #1
 8004dda:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8004ddc:	687a      	ldr	r2, [r7, #4]
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	212c      	movs	r1, #44	; 0x2c
 8004de2:	fb01 f303 	mul.w	r3, r1, r3
 8004de6:	4413      	add	r3, r2
 8004de8:	3361      	adds	r3, #97	; 0x61
 8004dea:	2201      	movs	r2, #1
 8004dec:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	697a      	ldr	r2, [r7, #20]
 8004df4:	b2d2      	uxtb	r2, r2
 8004df6:	4611      	mov	r1, r2
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f005 fa7c 	bl	800a2f6 <USB_HC_Halt>
}
 8004dfe:	e28c      	b.n	800531a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	015a      	lsls	r2, r3, #5
 8004e04:	69bb      	ldr	r3, [r7, #24]
 8004e06:	4413      	add	r3, r2
 8004e08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e12:	2b40      	cmp	r3, #64	; 0x40
 8004e14:	d12c      	bne.n	8004e70 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8004e16:	687a      	ldr	r2, [r7, #4]
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	212c      	movs	r1, #44	; 0x2c
 8004e1c:	fb01 f303 	mul.w	r3, r1, r3
 8004e20:	4413      	add	r3, r2
 8004e22:	3361      	adds	r3, #97	; 0x61
 8004e24:	2204      	movs	r2, #4
 8004e26:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	212c      	movs	r1, #44	; 0x2c
 8004e2e:	fb01 f303 	mul.w	r3, r1, r3
 8004e32:	4413      	add	r3, r2
 8004e34:	333d      	adds	r3, #61	; 0x3d
 8004e36:	2201      	movs	r2, #1
 8004e38:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	212c      	movs	r1, #44	; 0x2c
 8004e40:	fb01 f303 	mul.w	r3, r1, r3
 8004e44:	4413      	add	r3, r2
 8004e46:	335c      	adds	r3, #92	; 0x5c
 8004e48:	2200      	movs	r2, #0
 8004e4a:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	697a      	ldr	r2, [r7, #20]
 8004e52:	b2d2      	uxtb	r2, r2
 8004e54:	4611      	mov	r1, r2
 8004e56:	4618      	mov	r0, r3
 8004e58:	f005 fa4d 	bl	800a2f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	015a      	lsls	r2, r3, #5
 8004e60:	69bb      	ldr	r3, [r7, #24]
 8004e62:	4413      	add	r3, r2
 8004e64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e68:	461a      	mov	r2, r3
 8004e6a:	2340      	movs	r3, #64	; 0x40
 8004e6c:	6093      	str	r3, [r2, #8]
}
 8004e6e:	e254      	b.n	800531a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	015a      	lsls	r2, r3, #5
 8004e74:	69bb      	ldr	r3, [r7, #24]
 8004e76:	4413      	add	r3, r2
 8004e78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	f003 0308 	and.w	r3, r3, #8
 8004e82:	2b08      	cmp	r3, #8
 8004e84:	d11a      	bne.n	8004ebc <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	015a      	lsls	r2, r3, #5
 8004e8a:	69bb      	ldr	r3, [r7, #24]
 8004e8c:	4413      	add	r3, r2
 8004e8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e92:	461a      	mov	r2, r3
 8004e94:	2308      	movs	r3, #8
 8004e96:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8004e98:	687a      	ldr	r2, [r7, #4]
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	212c      	movs	r1, #44	; 0x2c
 8004e9e:	fb01 f303 	mul.w	r3, r1, r3
 8004ea2:	4413      	add	r3, r2
 8004ea4:	3361      	adds	r3, #97	; 0x61
 8004ea6:	2205      	movs	r2, #5
 8004ea8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	697a      	ldr	r2, [r7, #20]
 8004eb0:	b2d2      	uxtb	r2, r2
 8004eb2:	4611      	mov	r1, r2
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f005 fa1e 	bl	800a2f6 <USB_HC_Halt>
}
 8004eba:	e22e      	b.n	800531a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	015a      	lsls	r2, r3, #5
 8004ec0:	69bb      	ldr	r3, [r7, #24]
 8004ec2:	4413      	add	r3, r2
 8004ec4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	f003 0310 	and.w	r3, r3, #16
 8004ece:	2b10      	cmp	r3, #16
 8004ed0:	d140      	bne.n	8004f54 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	212c      	movs	r1, #44	; 0x2c
 8004ed8:	fb01 f303 	mul.w	r3, r1, r3
 8004edc:	4413      	add	r3, r2
 8004ede:	335c      	adds	r3, #92	; 0x5c
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8004ee4:	687a      	ldr	r2, [r7, #4]
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	212c      	movs	r1, #44	; 0x2c
 8004eea:	fb01 f303 	mul.w	r3, r1, r3
 8004eee:	4413      	add	r3, r2
 8004ef0:	3361      	adds	r3, #97	; 0x61
 8004ef2:	2203      	movs	r2, #3
 8004ef4:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	212c      	movs	r1, #44	; 0x2c
 8004efc:	fb01 f303 	mul.w	r3, r1, r3
 8004f00:	4413      	add	r3, r2
 8004f02:	333d      	adds	r3, #61	; 0x3d
 8004f04:	781b      	ldrb	r3, [r3, #0]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d112      	bne.n	8004f30 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	212c      	movs	r1, #44	; 0x2c
 8004f10:	fb01 f303 	mul.w	r3, r1, r3
 8004f14:	4413      	add	r3, r2
 8004f16:	333c      	adds	r3, #60	; 0x3c
 8004f18:	781b      	ldrb	r3, [r3, #0]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d108      	bne.n	8004f30 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	212c      	movs	r1, #44	; 0x2c
 8004f24:	fb01 f303 	mul.w	r3, r1, r3
 8004f28:	4413      	add	r3, r2
 8004f2a:	333d      	adds	r3, #61	; 0x3d
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	697a      	ldr	r2, [r7, #20]
 8004f36:	b2d2      	uxtb	r2, r2
 8004f38:	4611      	mov	r1, r2
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f005 f9db 	bl	800a2f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	015a      	lsls	r2, r3, #5
 8004f44:	69bb      	ldr	r3, [r7, #24]
 8004f46:	4413      	add	r3, r2
 8004f48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f4c:	461a      	mov	r2, r3
 8004f4e:	2310      	movs	r3, #16
 8004f50:	6093      	str	r3, [r2, #8]
}
 8004f52:	e1e2      	b.n	800531a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	015a      	lsls	r2, r3, #5
 8004f58:	69bb      	ldr	r3, [r7, #24]
 8004f5a:	4413      	add	r3, r2
 8004f5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f66:	2b80      	cmp	r3, #128	; 0x80
 8004f68:	d164      	bne.n	8005034 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	691b      	ldr	r3, [r3, #16]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d111      	bne.n	8004f96 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	212c      	movs	r1, #44	; 0x2c
 8004f78:	fb01 f303 	mul.w	r3, r1, r3
 8004f7c:	4413      	add	r3, r2
 8004f7e:	3361      	adds	r3, #97	; 0x61
 8004f80:	2206      	movs	r2, #6
 8004f82:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	697a      	ldr	r2, [r7, #20]
 8004f8a:	b2d2      	uxtb	r2, r2
 8004f8c:	4611      	mov	r1, r2
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f005 f9b1 	bl	800a2f6 <USB_HC_Halt>
 8004f94:	e044      	b.n	8005020 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	212c      	movs	r1, #44	; 0x2c
 8004f9c:	fb01 f303 	mul.w	r3, r1, r3
 8004fa0:	4413      	add	r3, r2
 8004fa2:	335c      	adds	r3, #92	; 0x5c
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	1c5a      	adds	r2, r3, #1
 8004fa8:	6879      	ldr	r1, [r7, #4]
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	202c      	movs	r0, #44	; 0x2c
 8004fae:	fb00 f303 	mul.w	r3, r0, r3
 8004fb2:	440b      	add	r3, r1
 8004fb4:	335c      	adds	r3, #92	; 0x5c
 8004fb6:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004fb8:	687a      	ldr	r2, [r7, #4]
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	212c      	movs	r1, #44	; 0x2c
 8004fbe:	fb01 f303 	mul.w	r3, r1, r3
 8004fc2:	4413      	add	r3, r2
 8004fc4:	335c      	adds	r3, #92	; 0x5c
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	d920      	bls.n	800500e <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004fcc:	687a      	ldr	r2, [r7, #4]
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	212c      	movs	r1, #44	; 0x2c
 8004fd2:	fb01 f303 	mul.w	r3, r1, r3
 8004fd6:	4413      	add	r3, r2
 8004fd8:	335c      	adds	r3, #92	; 0x5c
 8004fda:	2200      	movs	r2, #0
 8004fdc:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004fde:	687a      	ldr	r2, [r7, #4]
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	212c      	movs	r1, #44	; 0x2c
 8004fe4:	fb01 f303 	mul.w	r3, r1, r3
 8004fe8:	4413      	add	r3, r2
 8004fea:	3360      	adds	r3, #96	; 0x60
 8004fec:	2204      	movs	r2, #4
 8004fee:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	b2d9      	uxtb	r1, r3
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	202c      	movs	r0, #44	; 0x2c
 8004ffa:	fb00 f303 	mul.w	r3, r0, r3
 8004ffe:	4413      	add	r3, r2
 8005000:	3360      	adds	r3, #96	; 0x60
 8005002:	781b      	ldrb	r3, [r3, #0]
 8005004:	461a      	mov	r2, r3
 8005006:	6878      	ldr	r0, [r7, #4]
 8005008:	f00c f83c 	bl	8011084 <HAL_HCD_HC_NotifyURBChange_Callback>
 800500c:	e008      	b.n	8005020 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	212c      	movs	r1, #44	; 0x2c
 8005014:	fb01 f303 	mul.w	r3, r1, r3
 8005018:	4413      	add	r3, r2
 800501a:	3360      	adds	r3, #96	; 0x60
 800501c:	2202      	movs	r2, #2
 800501e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	015a      	lsls	r2, r3, #5
 8005024:	69bb      	ldr	r3, [r7, #24]
 8005026:	4413      	add	r3, r2
 8005028:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800502c:	461a      	mov	r2, r3
 800502e:	2380      	movs	r3, #128	; 0x80
 8005030:	6093      	str	r3, [r2, #8]
}
 8005032:	e172      	b.n	800531a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	015a      	lsls	r2, r3, #5
 8005038:	69bb      	ldr	r3, [r7, #24]
 800503a:	4413      	add	r3, r2
 800503c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005046:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800504a:	d11b      	bne.n	8005084 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800504c:	687a      	ldr	r2, [r7, #4]
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	212c      	movs	r1, #44	; 0x2c
 8005052:	fb01 f303 	mul.w	r3, r1, r3
 8005056:	4413      	add	r3, r2
 8005058:	3361      	adds	r3, #97	; 0x61
 800505a:	2208      	movs	r2, #8
 800505c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	697a      	ldr	r2, [r7, #20]
 8005064:	b2d2      	uxtb	r2, r2
 8005066:	4611      	mov	r1, r2
 8005068:	4618      	mov	r0, r3
 800506a:	f005 f944 	bl	800a2f6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	015a      	lsls	r2, r3, #5
 8005072:	69bb      	ldr	r3, [r7, #24]
 8005074:	4413      	add	r3, r2
 8005076:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800507a:	461a      	mov	r2, r3
 800507c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005080:	6093      	str	r3, [r2, #8]
}
 8005082:	e14a      	b.n	800531a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	015a      	lsls	r2, r3, #5
 8005088:	69bb      	ldr	r3, [r7, #24]
 800508a:	4413      	add	r3, r2
 800508c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005090:	689b      	ldr	r3, [r3, #8]
 8005092:	f003 0302 	and.w	r3, r3, #2
 8005096:	2b02      	cmp	r3, #2
 8005098:	f040 813f 	bne.w	800531a <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800509c:	687a      	ldr	r2, [r7, #4]
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	212c      	movs	r1, #44	; 0x2c
 80050a2:	fb01 f303 	mul.w	r3, r1, r3
 80050a6:	4413      	add	r3, r2
 80050a8:	3361      	adds	r3, #97	; 0x61
 80050aa:	781b      	ldrb	r3, [r3, #0]
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d17d      	bne.n	80051ac <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80050b0:	687a      	ldr	r2, [r7, #4]
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	212c      	movs	r1, #44	; 0x2c
 80050b6:	fb01 f303 	mul.w	r3, r1, r3
 80050ba:	4413      	add	r3, r2
 80050bc:	3360      	adds	r3, #96	; 0x60
 80050be:	2201      	movs	r2, #1
 80050c0:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80050c2:	687a      	ldr	r2, [r7, #4]
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	212c      	movs	r1, #44	; 0x2c
 80050c8:	fb01 f303 	mul.w	r3, r1, r3
 80050cc:	4413      	add	r3, r2
 80050ce:	333f      	adds	r3, #63	; 0x3f
 80050d0:	781b      	ldrb	r3, [r3, #0]
 80050d2:	2b02      	cmp	r3, #2
 80050d4:	d00a      	beq.n	80050ec <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80050d6:	687a      	ldr	r2, [r7, #4]
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	212c      	movs	r1, #44	; 0x2c
 80050dc:	fb01 f303 	mul.w	r3, r1, r3
 80050e0:	4413      	add	r3, r2
 80050e2:	333f      	adds	r3, #63	; 0x3f
 80050e4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80050e6:	2b03      	cmp	r3, #3
 80050e8:	f040 8100 	bne.w	80052ec <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	691b      	ldr	r3, [r3, #16]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d113      	bne.n	800511c <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 80050f4:	687a      	ldr	r2, [r7, #4]
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	212c      	movs	r1, #44	; 0x2c
 80050fa:	fb01 f303 	mul.w	r3, r1, r3
 80050fe:	4413      	add	r3, r2
 8005100:	3355      	adds	r3, #85	; 0x55
 8005102:	781b      	ldrb	r3, [r3, #0]
 8005104:	f083 0301 	eor.w	r3, r3, #1
 8005108:	b2d8      	uxtb	r0, r3
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	212c      	movs	r1, #44	; 0x2c
 8005110:	fb01 f303 	mul.w	r3, r1, r3
 8005114:	4413      	add	r3, r2
 8005116:	3355      	adds	r3, #85	; 0x55
 8005118:	4602      	mov	r2, r0
 800511a:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	691b      	ldr	r3, [r3, #16]
 8005120:	2b01      	cmp	r3, #1
 8005122:	f040 80e3 	bne.w	80052ec <HCD_HC_OUT_IRQHandler+0x69c>
 8005126:	687a      	ldr	r2, [r7, #4]
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	212c      	movs	r1, #44	; 0x2c
 800512c:	fb01 f303 	mul.w	r3, r1, r3
 8005130:	4413      	add	r3, r2
 8005132:	334c      	adds	r3, #76	; 0x4c
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	2b00      	cmp	r3, #0
 8005138:	f000 80d8 	beq.w	80052ec <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 800513c:	687a      	ldr	r2, [r7, #4]
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	212c      	movs	r1, #44	; 0x2c
 8005142:	fb01 f303 	mul.w	r3, r1, r3
 8005146:	4413      	add	r3, r2
 8005148:	334c      	adds	r3, #76	; 0x4c
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	6879      	ldr	r1, [r7, #4]
 800514e:	697a      	ldr	r2, [r7, #20]
 8005150:	202c      	movs	r0, #44	; 0x2c
 8005152:	fb00 f202 	mul.w	r2, r0, r2
 8005156:	440a      	add	r2, r1
 8005158:	3240      	adds	r2, #64	; 0x40
 800515a:	8812      	ldrh	r2, [r2, #0]
 800515c:	4413      	add	r3, r2
 800515e:	3b01      	subs	r3, #1
 8005160:	6879      	ldr	r1, [r7, #4]
 8005162:	697a      	ldr	r2, [r7, #20]
 8005164:	202c      	movs	r0, #44	; 0x2c
 8005166:	fb00 f202 	mul.w	r2, r0, r2
 800516a:	440a      	add	r2, r1
 800516c:	3240      	adds	r2, #64	; 0x40
 800516e:	8812      	ldrh	r2, [r2, #0]
 8005170:	fbb3 f3f2 	udiv	r3, r3, r2
 8005174:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	f003 0301 	and.w	r3, r3, #1
 800517c:	2b00      	cmp	r3, #0
 800517e:	f000 80b5 	beq.w	80052ec <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8005182:	687a      	ldr	r2, [r7, #4]
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	212c      	movs	r1, #44	; 0x2c
 8005188:	fb01 f303 	mul.w	r3, r1, r3
 800518c:	4413      	add	r3, r2
 800518e:	3355      	adds	r3, #85	; 0x55
 8005190:	781b      	ldrb	r3, [r3, #0]
 8005192:	f083 0301 	eor.w	r3, r3, #1
 8005196:	b2d8      	uxtb	r0, r3
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	212c      	movs	r1, #44	; 0x2c
 800519e:	fb01 f303 	mul.w	r3, r1, r3
 80051a2:	4413      	add	r3, r2
 80051a4:	3355      	adds	r3, #85	; 0x55
 80051a6:	4602      	mov	r2, r0
 80051a8:	701a      	strb	r2, [r3, #0]
 80051aa:	e09f      	b.n	80052ec <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80051ac:	687a      	ldr	r2, [r7, #4]
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	212c      	movs	r1, #44	; 0x2c
 80051b2:	fb01 f303 	mul.w	r3, r1, r3
 80051b6:	4413      	add	r3, r2
 80051b8:	3361      	adds	r3, #97	; 0x61
 80051ba:	781b      	ldrb	r3, [r3, #0]
 80051bc:	2b03      	cmp	r3, #3
 80051be:	d109      	bne.n	80051d4 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80051c0:	687a      	ldr	r2, [r7, #4]
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	212c      	movs	r1, #44	; 0x2c
 80051c6:	fb01 f303 	mul.w	r3, r1, r3
 80051ca:	4413      	add	r3, r2
 80051cc:	3360      	adds	r3, #96	; 0x60
 80051ce:	2202      	movs	r2, #2
 80051d0:	701a      	strb	r2, [r3, #0]
 80051d2:	e08b      	b.n	80052ec <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	212c      	movs	r1, #44	; 0x2c
 80051da:	fb01 f303 	mul.w	r3, r1, r3
 80051de:	4413      	add	r3, r2
 80051e0:	3361      	adds	r3, #97	; 0x61
 80051e2:	781b      	ldrb	r3, [r3, #0]
 80051e4:	2b04      	cmp	r3, #4
 80051e6:	d109      	bne.n	80051fc <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80051e8:	687a      	ldr	r2, [r7, #4]
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	212c      	movs	r1, #44	; 0x2c
 80051ee:	fb01 f303 	mul.w	r3, r1, r3
 80051f2:	4413      	add	r3, r2
 80051f4:	3360      	adds	r3, #96	; 0x60
 80051f6:	2202      	movs	r2, #2
 80051f8:	701a      	strb	r2, [r3, #0]
 80051fa:	e077      	b.n	80052ec <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80051fc:	687a      	ldr	r2, [r7, #4]
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	212c      	movs	r1, #44	; 0x2c
 8005202:	fb01 f303 	mul.w	r3, r1, r3
 8005206:	4413      	add	r3, r2
 8005208:	3361      	adds	r3, #97	; 0x61
 800520a:	781b      	ldrb	r3, [r3, #0]
 800520c:	2b05      	cmp	r3, #5
 800520e:	d109      	bne.n	8005224 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	212c      	movs	r1, #44	; 0x2c
 8005216:	fb01 f303 	mul.w	r3, r1, r3
 800521a:	4413      	add	r3, r2
 800521c:	3360      	adds	r3, #96	; 0x60
 800521e:	2205      	movs	r2, #5
 8005220:	701a      	strb	r2, [r3, #0]
 8005222:	e063      	b.n	80052ec <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005224:	687a      	ldr	r2, [r7, #4]
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	212c      	movs	r1, #44	; 0x2c
 800522a:	fb01 f303 	mul.w	r3, r1, r3
 800522e:	4413      	add	r3, r2
 8005230:	3361      	adds	r3, #97	; 0x61
 8005232:	781b      	ldrb	r3, [r3, #0]
 8005234:	2b06      	cmp	r3, #6
 8005236:	d009      	beq.n	800524c <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005238:	687a      	ldr	r2, [r7, #4]
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	212c      	movs	r1, #44	; 0x2c
 800523e:	fb01 f303 	mul.w	r3, r1, r3
 8005242:	4413      	add	r3, r2
 8005244:	3361      	adds	r3, #97	; 0x61
 8005246:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005248:	2b08      	cmp	r3, #8
 800524a:	d14f      	bne.n	80052ec <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 800524c:	687a      	ldr	r2, [r7, #4]
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	212c      	movs	r1, #44	; 0x2c
 8005252:	fb01 f303 	mul.w	r3, r1, r3
 8005256:	4413      	add	r3, r2
 8005258:	335c      	adds	r3, #92	; 0x5c
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	1c5a      	adds	r2, r3, #1
 800525e:	6879      	ldr	r1, [r7, #4]
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	202c      	movs	r0, #44	; 0x2c
 8005264:	fb00 f303 	mul.w	r3, r0, r3
 8005268:	440b      	add	r3, r1
 800526a:	335c      	adds	r3, #92	; 0x5c
 800526c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800526e:	687a      	ldr	r2, [r7, #4]
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	212c      	movs	r1, #44	; 0x2c
 8005274:	fb01 f303 	mul.w	r3, r1, r3
 8005278:	4413      	add	r3, r2
 800527a:	335c      	adds	r3, #92	; 0x5c
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	2b02      	cmp	r3, #2
 8005280:	d912      	bls.n	80052a8 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005282:	687a      	ldr	r2, [r7, #4]
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	212c      	movs	r1, #44	; 0x2c
 8005288:	fb01 f303 	mul.w	r3, r1, r3
 800528c:	4413      	add	r3, r2
 800528e:	335c      	adds	r3, #92	; 0x5c
 8005290:	2200      	movs	r2, #0
 8005292:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	212c      	movs	r1, #44	; 0x2c
 800529a:	fb01 f303 	mul.w	r3, r1, r3
 800529e:	4413      	add	r3, r2
 80052a0:	3360      	adds	r3, #96	; 0x60
 80052a2:	2204      	movs	r2, #4
 80052a4:	701a      	strb	r2, [r3, #0]
 80052a6:	e021      	b.n	80052ec <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80052a8:	687a      	ldr	r2, [r7, #4]
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	212c      	movs	r1, #44	; 0x2c
 80052ae:	fb01 f303 	mul.w	r3, r1, r3
 80052b2:	4413      	add	r3, r2
 80052b4:	3360      	adds	r3, #96	; 0x60
 80052b6:	2202      	movs	r2, #2
 80052b8:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	015a      	lsls	r2, r3, #5
 80052be:	69bb      	ldr	r3, [r7, #24]
 80052c0:	4413      	add	r3, r2
 80052c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80052d0:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80052d8:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	015a      	lsls	r2, r3, #5
 80052de:	69bb      	ldr	r3, [r7, #24]
 80052e0:	4413      	add	r3, r2
 80052e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052e6:	461a      	mov	r2, r3
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	015a      	lsls	r2, r3, #5
 80052f0:	69bb      	ldr	r3, [r7, #24]
 80052f2:	4413      	add	r3, r2
 80052f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052f8:	461a      	mov	r2, r3
 80052fa:	2302      	movs	r3, #2
 80052fc:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	b2d9      	uxtb	r1, r3
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	202c      	movs	r0, #44	; 0x2c
 8005308:	fb00 f303 	mul.w	r3, r0, r3
 800530c:	4413      	add	r3, r2
 800530e:	3360      	adds	r3, #96	; 0x60
 8005310:	781b      	ldrb	r3, [r3, #0]
 8005312:	461a      	mov	r2, r3
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f00b feb5 	bl	8011084 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800531a:	bf00      	nop
 800531c:	3720      	adds	r7, #32
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}

08005322 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005322:	b580      	push	{r7, lr}
 8005324:	b08a      	sub	sp, #40	; 0x28
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005332:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	6a1b      	ldr	r3, [r3, #32]
 800533a:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	f003 030f 	and.w	r3, r3, #15
 8005342:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005344:	69fb      	ldr	r3, [r7, #28]
 8005346:	0c5b      	lsrs	r3, r3, #17
 8005348:	f003 030f 	and.w	r3, r3, #15
 800534c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800534e:	69fb      	ldr	r3, [r7, #28]
 8005350:	091b      	lsrs	r3, r3, #4
 8005352:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005356:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	2b02      	cmp	r3, #2
 800535c:	d004      	beq.n	8005368 <HCD_RXQLVL_IRQHandler+0x46>
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	2b05      	cmp	r3, #5
 8005362:	f000 80a9 	beq.w	80054b8 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005366:	e0aa      	b.n	80054be <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	2b00      	cmp	r3, #0
 800536c:	f000 80a6 	beq.w	80054bc <HCD_RXQLVL_IRQHandler+0x19a>
 8005370:	687a      	ldr	r2, [r7, #4]
 8005372:	69bb      	ldr	r3, [r7, #24]
 8005374:	212c      	movs	r1, #44	; 0x2c
 8005376:	fb01 f303 	mul.w	r3, r1, r3
 800537a:	4413      	add	r3, r2
 800537c:	3344      	adds	r3, #68	; 0x44
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	2b00      	cmp	r3, #0
 8005382:	f000 809b 	beq.w	80054bc <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8005386:	687a      	ldr	r2, [r7, #4]
 8005388:	69bb      	ldr	r3, [r7, #24]
 800538a:	212c      	movs	r1, #44	; 0x2c
 800538c:	fb01 f303 	mul.w	r3, r1, r3
 8005390:	4413      	add	r3, r2
 8005392:	3350      	adds	r3, #80	; 0x50
 8005394:	681a      	ldr	r2, [r3, #0]
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	441a      	add	r2, r3
 800539a:	6879      	ldr	r1, [r7, #4]
 800539c:	69bb      	ldr	r3, [r7, #24]
 800539e:	202c      	movs	r0, #44	; 0x2c
 80053a0:	fb00 f303 	mul.w	r3, r0, r3
 80053a4:	440b      	add	r3, r1
 80053a6:	334c      	adds	r3, #76	; 0x4c
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d87a      	bhi.n	80054a4 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6818      	ldr	r0, [r3, #0]
 80053b2:	687a      	ldr	r2, [r7, #4]
 80053b4:	69bb      	ldr	r3, [r7, #24]
 80053b6:	212c      	movs	r1, #44	; 0x2c
 80053b8:	fb01 f303 	mul.w	r3, r1, r3
 80053bc:	4413      	add	r3, r2
 80053be:	3344      	adds	r3, #68	; 0x44
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	693a      	ldr	r2, [r7, #16]
 80053c4:	b292      	uxth	r2, r2
 80053c6:	4619      	mov	r1, r3
 80053c8:	f004 faec 	bl	80099a4 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80053cc:	687a      	ldr	r2, [r7, #4]
 80053ce:	69bb      	ldr	r3, [r7, #24]
 80053d0:	212c      	movs	r1, #44	; 0x2c
 80053d2:	fb01 f303 	mul.w	r3, r1, r3
 80053d6:	4413      	add	r3, r2
 80053d8:	3344      	adds	r3, #68	; 0x44
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	441a      	add	r2, r3
 80053e0:	6879      	ldr	r1, [r7, #4]
 80053e2:	69bb      	ldr	r3, [r7, #24]
 80053e4:	202c      	movs	r0, #44	; 0x2c
 80053e6:	fb00 f303 	mul.w	r3, r0, r3
 80053ea:	440b      	add	r3, r1
 80053ec:	3344      	adds	r3, #68	; 0x44
 80053ee:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	69bb      	ldr	r3, [r7, #24]
 80053f4:	212c      	movs	r1, #44	; 0x2c
 80053f6:	fb01 f303 	mul.w	r3, r1, r3
 80053fa:	4413      	add	r3, r2
 80053fc:	3350      	adds	r3, #80	; 0x50
 80053fe:	681a      	ldr	r2, [r3, #0]
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	441a      	add	r2, r3
 8005404:	6879      	ldr	r1, [r7, #4]
 8005406:	69bb      	ldr	r3, [r7, #24]
 8005408:	202c      	movs	r0, #44	; 0x2c
 800540a:	fb00 f303 	mul.w	r3, r0, r3
 800540e:	440b      	add	r3, r1
 8005410:	3350      	adds	r3, #80	; 0x50
 8005412:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005414:	69bb      	ldr	r3, [r7, #24]
 8005416:	015a      	lsls	r2, r3, #5
 8005418:	6a3b      	ldr	r3, [r7, #32]
 800541a:	4413      	add	r3, r2
 800541c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	0cdb      	lsrs	r3, r3, #19
 8005424:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005428:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800542a:	687a      	ldr	r2, [r7, #4]
 800542c:	69bb      	ldr	r3, [r7, #24]
 800542e:	212c      	movs	r1, #44	; 0x2c
 8005430:	fb01 f303 	mul.w	r3, r1, r3
 8005434:	4413      	add	r3, r2
 8005436:	3340      	adds	r3, #64	; 0x40
 8005438:	881b      	ldrh	r3, [r3, #0]
 800543a:	461a      	mov	r2, r3
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	4293      	cmp	r3, r2
 8005440:	d13c      	bne.n	80054bc <HCD_RXQLVL_IRQHandler+0x19a>
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d039      	beq.n	80054bc <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005448:	69bb      	ldr	r3, [r7, #24]
 800544a:	015a      	lsls	r2, r3, #5
 800544c:	6a3b      	ldr	r3, [r7, #32]
 800544e:	4413      	add	r3, r2
 8005450:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800545e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005466:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005468:	69bb      	ldr	r3, [r7, #24]
 800546a:	015a      	lsls	r2, r3, #5
 800546c:	6a3b      	ldr	r3, [r7, #32]
 800546e:	4413      	add	r3, r2
 8005470:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005474:	461a      	mov	r2, r3
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 800547a:	687a      	ldr	r2, [r7, #4]
 800547c:	69bb      	ldr	r3, [r7, #24]
 800547e:	212c      	movs	r1, #44	; 0x2c
 8005480:	fb01 f303 	mul.w	r3, r1, r3
 8005484:	4413      	add	r3, r2
 8005486:	3354      	adds	r3, #84	; 0x54
 8005488:	781b      	ldrb	r3, [r3, #0]
 800548a:	f083 0301 	eor.w	r3, r3, #1
 800548e:	b2d8      	uxtb	r0, r3
 8005490:	687a      	ldr	r2, [r7, #4]
 8005492:	69bb      	ldr	r3, [r7, #24]
 8005494:	212c      	movs	r1, #44	; 0x2c
 8005496:	fb01 f303 	mul.w	r3, r1, r3
 800549a:	4413      	add	r3, r2
 800549c:	3354      	adds	r3, #84	; 0x54
 800549e:	4602      	mov	r2, r0
 80054a0:	701a      	strb	r2, [r3, #0]
      break;
 80054a2:	e00b      	b.n	80054bc <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80054a4:	687a      	ldr	r2, [r7, #4]
 80054a6:	69bb      	ldr	r3, [r7, #24]
 80054a8:	212c      	movs	r1, #44	; 0x2c
 80054aa:	fb01 f303 	mul.w	r3, r1, r3
 80054ae:	4413      	add	r3, r2
 80054b0:	3360      	adds	r3, #96	; 0x60
 80054b2:	2204      	movs	r2, #4
 80054b4:	701a      	strb	r2, [r3, #0]
      break;
 80054b6:	e001      	b.n	80054bc <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80054b8:	bf00      	nop
 80054ba:	e000      	b.n	80054be <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80054bc:	bf00      	nop
  }
}
 80054be:	bf00      	nop
 80054c0:	3728      	adds	r7, #40	; 0x28
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}

080054c6 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80054c6:	b580      	push	{r7, lr}
 80054c8:	b086      	sub	sp, #24
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80054f2:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f003 0302 	and.w	r3, r3, #2
 80054fa:	2b02      	cmp	r3, #2
 80054fc:	d10b      	bne.n	8005516 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	f003 0301 	and.w	r3, r3, #1
 8005504:	2b01      	cmp	r3, #1
 8005506:	d102      	bne.n	800550e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	f00b fd9f 	bl	801104c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	f043 0302 	orr.w	r3, r3, #2
 8005514:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	f003 0308 	and.w	r3, r3, #8
 800551c:	2b08      	cmp	r3, #8
 800551e:	d132      	bne.n	8005586 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	f043 0308 	orr.w	r3, r3, #8
 8005526:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f003 0304 	and.w	r3, r3, #4
 800552e:	2b04      	cmp	r3, #4
 8005530:	d126      	bne.n	8005580 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	699b      	ldr	r3, [r3, #24]
 8005536:	2b02      	cmp	r3, #2
 8005538:	d113      	bne.n	8005562 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8005540:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005544:	d106      	bne.n	8005554 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	2102      	movs	r1, #2
 800554c:	4618      	mov	r0, r3
 800554e:	f004 fb97 	bl	8009c80 <USB_InitFSLSPClkSel>
 8005552:	e011      	b.n	8005578 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	2101      	movs	r1, #1
 800555a:	4618      	mov	r0, r3
 800555c:	f004 fb90 	bl	8009c80 <USB_InitFSLSPClkSel>
 8005560:	e00a      	b.n	8005578 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	68db      	ldr	r3, [r3, #12]
 8005566:	2b01      	cmp	r3, #1
 8005568:	d106      	bne.n	8005578 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005570:	461a      	mov	r2, r3
 8005572:	f64e 2360 	movw	r3, #60000	; 0xea60
 8005576:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f00b fd91 	bl	80110a0 <HAL_HCD_PortEnabled_Callback>
 800557e:	e002      	b.n	8005586 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005580:	6878      	ldr	r0, [r7, #4]
 8005582:	f00b fd9b 	bl	80110bc <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	f003 0320 	and.w	r3, r3, #32
 800558c:	2b20      	cmp	r3, #32
 800558e:	d103      	bne.n	8005598 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	f043 0320 	orr.w	r3, r3, #32
 8005596:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800559e:	461a      	mov	r2, r3
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	6013      	str	r3, [r2, #0]
}
 80055a4:	bf00      	nop
 80055a6:	3718      	adds	r7, #24
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bd80      	pop	{r7, pc}

080055ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d101      	bne.n	80055be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e12b      	b.n	8005816 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d106      	bne.n	80055d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2200      	movs	r2, #0
 80055ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f7fc f9aa 	bl	800192c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2224      	movs	r2, #36	; 0x24
 80055dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	681a      	ldr	r2, [r3, #0]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f022 0201 	bic.w	r2, r2, #1
 80055ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80055fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800560e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005610:	f002 ff88 	bl	8008524 <HAL_RCC_GetPCLK1Freq>
 8005614:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	4a81      	ldr	r2, [pc, #516]	; (8005820 <HAL_I2C_Init+0x274>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d807      	bhi.n	8005630 <HAL_I2C_Init+0x84>
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	4a80      	ldr	r2, [pc, #512]	; (8005824 <HAL_I2C_Init+0x278>)
 8005624:	4293      	cmp	r3, r2
 8005626:	bf94      	ite	ls
 8005628:	2301      	movls	r3, #1
 800562a:	2300      	movhi	r3, #0
 800562c:	b2db      	uxtb	r3, r3
 800562e:	e006      	b.n	800563e <HAL_I2C_Init+0x92>
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	4a7d      	ldr	r2, [pc, #500]	; (8005828 <HAL_I2C_Init+0x27c>)
 8005634:	4293      	cmp	r3, r2
 8005636:	bf94      	ite	ls
 8005638:	2301      	movls	r3, #1
 800563a:	2300      	movhi	r3, #0
 800563c:	b2db      	uxtb	r3, r3
 800563e:	2b00      	cmp	r3, #0
 8005640:	d001      	beq.n	8005646 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e0e7      	b.n	8005816 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	4a78      	ldr	r2, [pc, #480]	; (800582c <HAL_I2C_Init+0x280>)
 800564a:	fba2 2303 	umull	r2, r3, r2, r3
 800564e:	0c9b      	lsrs	r3, r3, #18
 8005650:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	68ba      	ldr	r2, [r7, #8]
 8005662:	430a      	orrs	r2, r1
 8005664:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	6a1b      	ldr	r3, [r3, #32]
 800566c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	4a6a      	ldr	r2, [pc, #424]	; (8005820 <HAL_I2C_Init+0x274>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d802      	bhi.n	8005680 <HAL_I2C_Init+0xd4>
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	3301      	adds	r3, #1
 800567e:	e009      	b.n	8005694 <HAL_I2C_Init+0xe8>
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005686:	fb02 f303 	mul.w	r3, r2, r3
 800568a:	4a69      	ldr	r2, [pc, #420]	; (8005830 <HAL_I2C_Init+0x284>)
 800568c:	fba2 2303 	umull	r2, r3, r2, r3
 8005690:	099b      	lsrs	r3, r3, #6
 8005692:	3301      	adds	r3, #1
 8005694:	687a      	ldr	r2, [r7, #4]
 8005696:	6812      	ldr	r2, [r2, #0]
 8005698:	430b      	orrs	r3, r1
 800569a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	69db      	ldr	r3, [r3, #28]
 80056a2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80056a6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	495c      	ldr	r1, [pc, #368]	; (8005820 <HAL_I2C_Init+0x274>)
 80056b0:	428b      	cmp	r3, r1
 80056b2:	d819      	bhi.n	80056e8 <HAL_I2C_Init+0x13c>
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	1e59      	subs	r1, r3, #1
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	005b      	lsls	r3, r3, #1
 80056be:	fbb1 f3f3 	udiv	r3, r1, r3
 80056c2:	1c59      	adds	r1, r3, #1
 80056c4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80056c8:	400b      	ands	r3, r1
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d00a      	beq.n	80056e4 <HAL_I2C_Init+0x138>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	1e59      	subs	r1, r3, #1
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	005b      	lsls	r3, r3, #1
 80056d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80056dc:	3301      	adds	r3, #1
 80056de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056e2:	e051      	b.n	8005788 <HAL_I2C_Init+0x1dc>
 80056e4:	2304      	movs	r3, #4
 80056e6:	e04f      	b.n	8005788 <HAL_I2C_Init+0x1dc>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d111      	bne.n	8005714 <HAL_I2C_Init+0x168>
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	1e58      	subs	r0, r3, #1
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6859      	ldr	r1, [r3, #4]
 80056f8:	460b      	mov	r3, r1
 80056fa:	005b      	lsls	r3, r3, #1
 80056fc:	440b      	add	r3, r1
 80056fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8005702:	3301      	adds	r3, #1
 8005704:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005708:	2b00      	cmp	r3, #0
 800570a:	bf0c      	ite	eq
 800570c:	2301      	moveq	r3, #1
 800570e:	2300      	movne	r3, #0
 8005710:	b2db      	uxtb	r3, r3
 8005712:	e012      	b.n	800573a <HAL_I2C_Init+0x18e>
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	1e58      	subs	r0, r3, #1
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6859      	ldr	r1, [r3, #4]
 800571c:	460b      	mov	r3, r1
 800571e:	009b      	lsls	r3, r3, #2
 8005720:	440b      	add	r3, r1
 8005722:	0099      	lsls	r1, r3, #2
 8005724:	440b      	add	r3, r1
 8005726:	fbb0 f3f3 	udiv	r3, r0, r3
 800572a:	3301      	adds	r3, #1
 800572c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005730:	2b00      	cmp	r3, #0
 8005732:	bf0c      	ite	eq
 8005734:	2301      	moveq	r3, #1
 8005736:	2300      	movne	r3, #0
 8005738:	b2db      	uxtb	r3, r3
 800573a:	2b00      	cmp	r3, #0
 800573c:	d001      	beq.n	8005742 <HAL_I2C_Init+0x196>
 800573e:	2301      	movs	r3, #1
 8005740:	e022      	b.n	8005788 <HAL_I2C_Init+0x1dc>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d10e      	bne.n	8005768 <HAL_I2C_Init+0x1bc>
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	1e58      	subs	r0, r3, #1
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6859      	ldr	r1, [r3, #4]
 8005752:	460b      	mov	r3, r1
 8005754:	005b      	lsls	r3, r3, #1
 8005756:	440b      	add	r3, r1
 8005758:	fbb0 f3f3 	udiv	r3, r0, r3
 800575c:	3301      	adds	r3, #1
 800575e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005762:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005766:	e00f      	b.n	8005788 <HAL_I2C_Init+0x1dc>
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	1e58      	subs	r0, r3, #1
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6859      	ldr	r1, [r3, #4]
 8005770:	460b      	mov	r3, r1
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	440b      	add	r3, r1
 8005776:	0099      	lsls	r1, r3, #2
 8005778:	440b      	add	r3, r1
 800577a:	fbb0 f3f3 	udiv	r3, r0, r3
 800577e:	3301      	adds	r3, #1
 8005780:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005784:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005788:	6879      	ldr	r1, [r7, #4]
 800578a:	6809      	ldr	r1, [r1, #0]
 800578c:	4313      	orrs	r3, r2
 800578e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	69da      	ldr	r2, [r3, #28]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6a1b      	ldr	r3, [r3, #32]
 80057a2:	431a      	orrs	r2, r3
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	430a      	orrs	r2, r1
 80057aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80057b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80057ba:	687a      	ldr	r2, [r7, #4]
 80057bc:	6911      	ldr	r1, [r2, #16]
 80057be:	687a      	ldr	r2, [r7, #4]
 80057c0:	68d2      	ldr	r2, [r2, #12]
 80057c2:	4311      	orrs	r1, r2
 80057c4:	687a      	ldr	r2, [r7, #4]
 80057c6:	6812      	ldr	r2, [r2, #0]
 80057c8:	430b      	orrs	r3, r1
 80057ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	68db      	ldr	r3, [r3, #12]
 80057d2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	695a      	ldr	r2, [r3, #20]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	699b      	ldr	r3, [r3, #24]
 80057de:	431a      	orrs	r2, r3
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	430a      	orrs	r2, r1
 80057e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f042 0201 	orr.w	r2, r2, #1
 80057f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2200      	movs	r2, #0
 80057fc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2220      	movs	r2, #32
 8005802:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2200      	movs	r2, #0
 8005810:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005814:	2300      	movs	r3, #0
}
 8005816:	4618      	mov	r0, r3
 8005818:	3710      	adds	r7, #16
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
 800581e:	bf00      	nop
 8005820:	000186a0 	.word	0x000186a0
 8005824:	001e847f 	.word	0x001e847f
 8005828:	003d08ff 	.word	0x003d08ff
 800582c:	431bde83 	.word	0x431bde83
 8005830:	10624dd3 	.word	0x10624dd3

08005834 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b082      	sub	sp, #8
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d101      	bne.n	8005846 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e021      	b.n	800588a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2224      	movs	r2, #36	; 0x24
 800584a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f022 0201 	bic.w	r2, r2, #1
 800585c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f7fc f8ac 	bl	80019bc <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2200      	movs	r2, #0
 8005868:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2200      	movs	r2, #0
 800586e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2200      	movs	r2, #0
 8005876:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2200      	movs	r2, #0
 8005884:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005888:	2300      	movs	r3, #0
}
 800588a:	4618      	mov	r0, r3
 800588c:	3708      	adds	r7, #8
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}
	...

08005894 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b088      	sub	sp, #32
 8005898:	af02      	add	r7, sp, #8
 800589a:	60f8      	str	r0, [r7, #12]
 800589c:	607a      	str	r2, [r7, #4]
 800589e:	461a      	mov	r2, r3
 80058a0:	460b      	mov	r3, r1
 80058a2:	817b      	strh	r3, [r7, #10]
 80058a4:	4613      	mov	r3, r2
 80058a6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80058a8:	f7fd fa3a 	bl	8002d20 <HAL_GetTick>
 80058ac:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058b4:	b2db      	uxtb	r3, r3
 80058b6:	2b20      	cmp	r3, #32
 80058b8:	f040 80e0 	bne.w	8005a7c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	9300      	str	r3, [sp, #0]
 80058c0:	2319      	movs	r3, #25
 80058c2:	2201      	movs	r2, #1
 80058c4:	4970      	ldr	r1, [pc, #448]	; (8005a88 <HAL_I2C_Master_Transmit+0x1f4>)
 80058c6:	68f8      	ldr	r0, [r7, #12]
 80058c8:	f000 ff3e 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 80058cc:	4603      	mov	r3, r0
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d001      	beq.n	80058d6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80058d2:	2302      	movs	r3, #2
 80058d4:	e0d3      	b.n	8005a7e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d101      	bne.n	80058e4 <HAL_I2C_Master_Transmit+0x50>
 80058e0:	2302      	movs	r3, #2
 80058e2:	e0cc      	b.n	8005a7e <HAL_I2C_Master_Transmit+0x1ea>
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f003 0301 	and.w	r3, r3, #1
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	d007      	beq.n	800590a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	681a      	ldr	r2, [r3, #0]
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f042 0201 	orr.w	r2, r2, #1
 8005908:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005918:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2221      	movs	r2, #33	; 0x21
 800591e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2210      	movs	r2, #16
 8005926:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2200      	movs	r2, #0
 800592e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	687a      	ldr	r2, [r7, #4]
 8005934:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	893a      	ldrh	r2, [r7, #8]
 800593a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005940:	b29a      	uxth	r2, r3
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	4a50      	ldr	r2, [pc, #320]	; (8005a8c <HAL_I2C_Master_Transmit+0x1f8>)
 800594a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800594c:	8979      	ldrh	r1, [r7, #10]
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	6a3a      	ldr	r2, [r7, #32]
 8005952:	68f8      	ldr	r0, [r7, #12]
 8005954:	f000 fcf8 	bl	8006348 <I2C_MasterRequestWrite>
 8005958:	4603      	mov	r3, r0
 800595a:	2b00      	cmp	r3, #0
 800595c:	d001      	beq.n	8005962 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	e08d      	b.n	8005a7e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005962:	2300      	movs	r3, #0
 8005964:	613b      	str	r3, [r7, #16]
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	695b      	ldr	r3, [r3, #20]
 800596c:	613b      	str	r3, [r7, #16]
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	699b      	ldr	r3, [r3, #24]
 8005974:	613b      	str	r3, [r7, #16]
 8005976:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005978:	e066      	b.n	8005a48 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800597a:	697a      	ldr	r2, [r7, #20]
 800597c:	6a39      	ldr	r1, [r7, #32]
 800597e:	68f8      	ldr	r0, [r7, #12]
 8005980:	f000 ffb8 	bl	80068f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005984:	4603      	mov	r3, r0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d00d      	beq.n	80059a6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800598e:	2b04      	cmp	r3, #4
 8005990:	d107      	bne.n	80059a2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059a0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	e06b      	b.n	8005a7e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059aa:	781a      	ldrb	r2, [r3, #0]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b6:	1c5a      	adds	r2, r3, #1
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059c0:	b29b      	uxth	r3, r3
 80059c2:	3b01      	subs	r3, #1
 80059c4:	b29a      	uxth	r2, r3
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059ce:	3b01      	subs	r3, #1
 80059d0:	b29a      	uxth	r2, r3
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	695b      	ldr	r3, [r3, #20]
 80059dc:	f003 0304 	and.w	r3, r3, #4
 80059e0:	2b04      	cmp	r3, #4
 80059e2:	d11b      	bne.n	8005a1c <HAL_I2C_Master_Transmit+0x188>
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d017      	beq.n	8005a1c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f0:	781a      	ldrb	r2, [r3, #0]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059fc:	1c5a      	adds	r2, r3, #1
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a06:	b29b      	uxth	r3, r3
 8005a08:	3b01      	subs	r3, #1
 8005a0a:	b29a      	uxth	r2, r3
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a14:	3b01      	subs	r3, #1
 8005a16:	b29a      	uxth	r2, r3
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a1c:	697a      	ldr	r2, [r7, #20]
 8005a1e:	6a39      	ldr	r1, [r7, #32]
 8005a20:	68f8      	ldr	r0, [r7, #12]
 8005a22:	f000 ffa8 	bl	8006976 <I2C_WaitOnBTFFlagUntilTimeout>
 8005a26:	4603      	mov	r3, r0
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d00d      	beq.n	8005a48 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a30:	2b04      	cmp	r3, #4
 8005a32:	d107      	bne.n	8005a44 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a42:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	e01a      	b.n	8005a7e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d194      	bne.n	800597a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2220      	movs	r2, #32
 8005a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2200      	movs	r2, #0
 8005a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	e000      	b.n	8005a7e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005a7c:	2302      	movs	r3, #2
  }
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	3718      	adds	r7, #24
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}
 8005a86:	bf00      	nop
 8005a88:	00100002 	.word	0x00100002
 8005a8c:	ffff0000 	.word	0xffff0000

08005a90 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b088      	sub	sp, #32
 8005a94:	af02      	add	r7, sp, #8
 8005a96:	60f8      	str	r0, [r7, #12]
 8005a98:	4608      	mov	r0, r1
 8005a9a:	4611      	mov	r1, r2
 8005a9c:	461a      	mov	r2, r3
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	817b      	strh	r3, [r7, #10]
 8005aa2:	460b      	mov	r3, r1
 8005aa4:	813b      	strh	r3, [r7, #8]
 8005aa6:	4613      	mov	r3, r2
 8005aa8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005aaa:	f7fd f939 	bl	8002d20 <HAL_GetTick>
 8005aae:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	2b20      	cmp	r3, #32
 8005aba:	f040 80d9 	bne.w	8005c70 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	9300      	str	r3, [sp, #0]
 8005ac2:	2319      	movs	r3, #25
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	496d      	ldr	r1, [pc, #436]	; (8005c7c <HAL_I2C_Mem_Write+0x1ec>)
 8005ac8:	68f8      	ldr	r0, [r7, #12]
 8005aca:	f000 fe3d 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d001      	beq.n	8005ad8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005ad4:	2302      	movs	r3, #2
 8005ad6:	e0cc      	b.n	8005c72 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	d101      	bne.n	8005ae6 <HAL_I2C_Mem_Write+0x56>
 8005ae2:	2302      	movs	r3, #2
 8005ae4:	e0c5      	b.n	8005c72 <HAL_I2C_Mem_Write+0x1e2>
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2201      	movs	r2, #1
 8005aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f003 0301 	and.w	r3, r3, #1
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d007      	beq.n	8005b0c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	681a      	ldr	r2, [r3, #0]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f042 0201 	orr.w	r2, r2, #1
 8005b0a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b1a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2221      	movs	r2, #33	; 0x21
 8005b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2240      	movs	r2, #64	; 0x40
 8005b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	6a3a      	ldr	r2, [r7, #32]
 8005b36:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005b3c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b42:	b29a      	uxth	r2, r3
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	4a4d      	ldr	r2, [pc, #308]	; (8005c80 <HAL_I2C_Mem_Write+0x1f0>)
 8005b4c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005b4e:	88f8      	ldrh	r0, [r7, #6]
 8005b50:	893a      	ldrh	r2, [r7, #8]
 8005b52:	8979      	ldrh	r1, [r7, #10]
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	9301      	str	r3, [sp, #4]
 8005b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b5a:	9300      	str	r3, [sp, #0]
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	68f8      	ldr	r0, [r7, #12]
 8005b60:	f000 fc74 	bl	800644c <I2C_RequestMemoryWrite>
 8005b64:	4603      	mov	r3, r0
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d052      	beq.n	8005c10 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e081      	b.n	8005c72 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b6e:	697a      	ldr	r2, [r7, #20]
 8005b70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b72:	68f8      	ldr	r0, [r7, #12]
 8005b74:	f000 febe 	bl	80068f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d00d      	beq.n	8005b9a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b82:	2b04      	cmp	r3, #4
 8005b84:	d107      	bne.n	8005b96 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b94:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e06b      	b.n	8005c72 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9e:	781a      	ldrb	r2, [r3, #0]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005baa:	1c5a      	adds	r2, r3, #1
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bb4:	3b01      	subs	r3, #1
 8005bb6:	b29a      	uxth	r2, r3
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bc0:	b29b      	uxth	r3, r3
 8005bc2:	3b01      	subs	r3, #1
 8005bc4:	b29a      	uxth	r2, r3
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	695b      	ldr	r3, [r3, #20]
 8005bd0:	f003 0304 	and.w	r3, r3, #4
 8005bd4:	2b04      	cmp	r3, #4
 8005bd6:	d11b      	bne.n	8005c10 <HAL_I2C_Mem_Write+0x180>
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d017      	beq.n	8005c10 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be4:	781a      	ldrb	r2, [r3, #0]
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf0:	1c5a      	adds	r2, r3, #1
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bfa:	3b01      	subs	r3, #1
 8005bfc:	b29a      	uxth	r2, r3
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c06:	b29b      	uxth	r3, r3
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	b29a      	uxth	r2, r3
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d1aa      	bne.n	8005b6e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c18:	697a      	ldr	r2, [r7, #20]
 8005c1a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c1c:	68f8      	ldr	r0, [r7, #12]
 8005c1e:	f000 feaa 	bl	8006976 <I2C_WaitOnBTFFlagUntilTimeout>
 8005c22:	4603      	mov	r3, r0
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d00d      	beq.n	8005c44 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c2c:	2b04      	cmp	r3, #4
 8005c2e:	d107      	bne.n	8005c40 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c3e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005c40:	2301      	movs	r3, #1
 8005c42:	e016      	b.n	8005c72 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2220      	movs	r2, #32
 8005c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2200      	movs	r2, #0
 8005c68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	e000      	b.n	8005c72 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005c70:	2302      	movs	r3, #2
  }
}
 8005c72:	4618      	mov	r0, r3
 8005c74:	3718      	adds	r7, #24
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}
 8005c7a:	bf00      	nop
 8005c7c:	00100002 	.word	0x00100002
 8005c80:	ffff0000 	.word	0xffff0000

08005c84 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b08c      	sub	sp, #48	; 0x30
 8005c88:	af02      	add	r7, sp, #8
 8005c8a:	60f8      	str	r0, [r7, #12]
 8005c8c:	4608      	mov	r0, r1
 8005c8e:	4611      	mov	r1, r2
 8005c90:	461a      	mov	r2, r3
 8005c92:	4603      	mov	r3, r0
 8005c94:	817b      	strh	r3, [r7, #10]
 8005c96:	460b      	mov	r3, r1
 8005c98:	813b      	strh	r3, [r7, #8]
 8005c9a:	4613      	mov	r3, r2
 8005c9c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005c9e:	f7fd f83f 	bl	8002d20 <HAL_GetTick>
 8005ca2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	2b20      	cmp	r3, #32
 8005cae:	f040 8208 	bne.w	80060c2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb4:	9300      	str	r3, [sp, #0]
 8005cb6:	2319      	movs	r3, #25
 8005cb8:	2201      	movs	r2, #1
 8005cba:	497b      	ldr	r1, [pc, #492]	; (8005ea8 <HAL_I2C_Mem_Read+0x224>)
 8005cbc:	68f8      	ldr	r0, [r7, #12]
 8005cbe:	f000 fd43 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d001      	beq.n	8005ccc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005cc8:	2302      	movs	r3, #2
 8005cca:	e1fb      	b.n	80060c4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d101      	bne.n	8005cda <HAL_I2C_Mem_Read+0x56>
 8005cd6:	2302      	movs	r3, #2
 8005cd8:	e1f4      	b.n	80060c4 <HAL_I2C_Mem_Read+0x440>
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2201      	movs	r2, #1
 8005cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f003 0301 	and.w	r3, r3, #1
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d007      	beq.n	8005d00 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	681a      	ldr	r2, [r3, #0]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f042 0201 	orr.w	r2, r2, #1
 8005cfe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	681a      	ldr	r2, [r3, #0]
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d0e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2222      	movs	r2, #34	; 0x22
 8005d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2240      	movs	r2, #64	; 0x40
 8005d1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2200      	movs	r2, #0
 8005d24:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d2a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005d30:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d36:	b29a      	uxth	r2, r3
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	4a5b      	ldr	r2, [pc, #364]	; (8005eac <HAL_I2C_Mem_Read+0x228>)
 8005d40:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005d42:	88f8      	ldrh	r0, [r7, #6]
 8005d44:	893a      	ldrh	r2, [r7, #8]
 8005d46:	8979      	ldrh	r1, [r7, #10]
 8005d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d4a:	9301      	str	r3, [sp, #4]
 8005d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d4e:	9300      	str	r3, [sp, #0]
 8005d50:	4603      	mov	r3, r0
 8005d52:	68f8      	ldr	r0, [r7, #12]
 8005d54:	f000 fc10 	bl	8006578 <I2C_RequestMemoryRead>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d001      	beq.n	8005d62 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e1b0      	b.n	80060c4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d113      	bne.n	8005d92 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	623b      	str	r3, [r7, #32]
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	695b      	ldr	r3, [r3, #20]
 8005d74:	623b      	str	r3, [r7, #32]
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	699b      	ldr	r3, [r3, #24]
 8005d7c:	623b      	str	r3, [r7, #32]
 8005d7e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d8e:	601a      	str	r2, [r3, #0]
 8005d90:	e184      	b.n	800609c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d11b      	bne.n	8005dd2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005da8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005daa:	2300      	movs	r3, #0
 8005dac:	61fb      	str	r3, [r7, #28]
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	695b      	ldr	r3, [r3, #20]
 8005db4:	61fb      	str	r3, [r7, #28]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	699b      	ldr	r3, [r3, #24]
 8005dbc:	61fb      	str	r3, [r7, #28]
 8005dbe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005dce:	601a      	str	r2, [r3, #0]
 8005dd0:	e164      	b.n	800609c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d11b      	bne.n	8005e12 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005de8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	681a      	ldr	r2, [r3, #0]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005df8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	61bb      	str	r3, [r7, #24]
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	695b      	ldr	r3, [r3, #20]
 8005e04:	61bb      	str	r3, [r7, #24]
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	699b      	ldr	r3, [r3, #24]
 8005e0c:	61bb      	str	r3, [r7, #24]
 8005e0e:	69bb      	ldr	r3, [r7, #24]
 8005e10:	e144      	b.n	800609c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e12:	2300      	movs	r3, #0
 8005e14:	617b      	str	r3, [r7, #20]
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	695b      	ldr	r3, [r3, #20]
 8005e1c:	617b      	str	r3, [r7, #20]
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	699b      	ldr	r3, [r3, #24]
 8005e24:	617b      	str	r3, [r7, #20]
 8005e26:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005e28:	e138      	b.n	800609c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e2e:	2b03      	cmp	r3, #3
 8005e30:	f200 80f1 	bhi.w	8006016 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	d123      	bne.n	8005e84 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e3e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005e40:	68f8      	ldr	r0, [r7, #12]
 8005e42:	f000 fdd9 	bl	80069f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005e46:	4603      	mov	r3, r0
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d001      	beq.n	8005e50 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	e139      	b.n	80060c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	691a      	ldr	r2, [r3, #16]
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e5a:	b2d2      	uxtb	r2, r2
 8005e5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e62:	1c5a      	adds	r2, r3, #1
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e6c:	3b01      	subs	r3, #1
 8005e6e:	b29a      	uxth	r2, r3
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e78:	b29b      	uxth	r3, r3
 8005e7a:	3b01      	subs	r3, #1
 8005e7c:	b29a      	uxth	r2, r3
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005e82:	e10b      	b.n	800609c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e88:	2b02      	cmp	r3, #2
 8005e8a:	d14e      	bne.n	8005f2a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e8e:	9300      	str	r3, [sp, #0]
 8005e90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e92:	2200      	movs	r2, #0
 8005e94:	4906      	ldr	r1, [pc, #24]	; (8005eb0 <HAL_I2C_Mem_Read+0x22c>)
 8005e96:	68f8      	ldr	r0, [r7, #12]
 8005e98:	f000 fc56 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d008      	beq.n	8005eb4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e10e      	b.n	80060c4 <HAL_I2C_Mem_Read+0x440>
 8005ea6:	bf00      	nop
 8005ea8:	00100002 	.word	0x00100002
 8005eac:	ffff0000 	.word	0xffff0000
 8005eb0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ec2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	691a      	ldr	r2, [r3, #16]
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ece:	b2d2      	uxtb	r2, r2
 8005ed0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ed6:	1c5a      	adds	r2, r3, #1
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ee0:	3b01      	subs	r3, #1
 8005ee2:	b29a      	uxth	r2, r3
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005eec:	b29b      	uxth	r3, r3
 8005eee:	3b01      	subs	r3, #1
 8005ef0:	b29a      	uxth	r2, r3
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	691a      	ldr	r2, [r3, #16]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f00:	b2d2      	uxtb	r2, r2
 8005f02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f08:	1c5a      	adds	r2, r3, #1
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f12:	3b01      	subs	r3, #1
 8005f14:	b29a      	uxth	r2, r3
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	3b01      	subs	r3, #1
 8005f22:	b29a      	uxth	r2, r3
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005f28:	e0b8      	b.n	800609c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f2c:	9300      	str	r3, [sp, #0]
 8005f2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f30:	2200      	movs	r2, #0
 8005f32:	4966      	ldr	r1, [pc, #408]	; (80060cc <HAL_I2C_Mem_Read+0x448>)
 8005f34:	68f8      	ldr	r0, [r7, #12]
 8005f36:	f000 fc07 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d001      	beq.n	8005f44 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005f40:	2301      	movs	r3, #1
 8005f42:	e0bf      	b.n	80060c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f52:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	691a      	ldr	r2, [r3, #16]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f5e:	b2d2      	uxtb	r2, r2
 8005f60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f66:	1c5a      	adds	r2, r3, #1
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f70:	3b01      	subs	r3, #1
 8005f72:	b29a      	uxth	r2, r3
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f7c:	b29b      	uxth	r3, r3
 8005f7e:	3b01      	subs	r3, #1
 8005f80:	b29a      	uxth	r2, r3
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f88:	9300      	str	r3, [sp, #0]
 8005f8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	494f      	ldr	r1, [pc, #316]	; (80060cc <HAL_I2C_Mem_Read+0x448>)
 8005f90:	68f8      	ldr	r0, [r7, #12]
 8005f92:	f000 fbd9 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 8005f96:	4603      	mov	r3, r0
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d001      	beq.n	8005fa0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	e091      	b.n	80060c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	691a      	ldr	r2, [r3, #16]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fba:	b2d2      	uxtb	r2, r2
 8005fbc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc2:	1c5a      	adds	r2, r3, #1
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fcc:	3b01      	subs	r3, #1
 8005fce:	b29a      	uxth	r2, r3
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fd8:	b29b      	uxth	r3, r3
 8005fda:	3b01      	subs	r3, #1
 8005fdc:	b29a      	uxth	r2, r3
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	691a      	ldr	r2, [r3, #16]
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fec:	b2d2      	uxtb	r2, r2
 8005fee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ff4:	1c5a      	adds	r2, r3, #1
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ffe:	3b01      	subs	r3, #1
 8006000:	b29a      	uxth	r2, r3
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800600a:	b29b      	uxth	r3, r3
 800600c:	3b01      	subs	r3, #1
 800600e:	b29a      	uxth	r2, r3
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006014:	e042      	b.n	800609c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006016:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006018:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800601a:	68f8      	ldr	r0, [r7, #12]
 800601c:	f000 fcec 	bl	80069f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006020:	4603      	mov	r3, r0
 8006022:	2b00      	cmp	r3, #0
 8006024:	d001      	beq.n	800602a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	e04c      	b.n	80060c4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	691a      	ldr	r2, [r3, #16]
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006034:	b2d2      	uxtb	r2, r2
 8006036:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800603c:	1c5a      	adds	r2, r3, #1
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006046:	3b01      	subs	r3, #1
 8006048:	b29a      	uxth	r2, r3
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006052:	b29b      	uxth	r3, r3
 8006054:	3b01      	subs	r3, #1
 8006056:	b29a      	uxth	r2, r3
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	695b      	ldr	r3, [r3, #20]
 8006062:	f003 0304 	and.w	r3, r3, #4
 8006066:	2b04      	cmp	r3, #4
 8006068:	d118      	bne.n	800609c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	691a      	ldr	r2, [r3, #16]
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006074:	b2d2      	uxtb	r2, r2
 8006076:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800607c:	1c5a      	adds	r2, r3, #1
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006086:	3b01      	subs	r3, #1
 8006088:	b29a      	uxth	r2, r3
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006092:	b29b      	uxth	r3, r3
 8006094:	3b01      	subs	r3, #1
 8006096:	b29a      	uxth	r2, r3
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	f47f aec2 	bne.w	8005e2a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2220      	movs	r2, #32
 80060aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2200      	movs	r2, #0
 80060b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2200      	movs	r2, #0
 80060ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80060be:	2300      	movs	r3, #0
 80060c0:	e000      	b.n	80060c4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80060c2:	2302      	movs	r3, #2
  }
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3728      	adds	r7, #40	; 0x28
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}
 80060cc:	00010004 	.word	0x00010004

080060d0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b08a      	sub	sp, #40	; 0x28
 80060d4:	af02      	add	r7, sp, #8
 80060d6:	60f8      	str	r0, [r7, #12]
 80060d8:	607a      	str	r2, [r7, #4]
 80060da:	603b      	str	r3, [r7, #0]
 80060dc:	460b      	mov	r3, r1
 80060de:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80060e0:	f7fc fe1e 	bl	8002d20 <HAL_GetTick>
 80060e4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80060e6:	2300      	movs	r3, #0
 80060e8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	2b20      	cmp	r3, #32
 80060f4:	f040 8111 	bne.w	800631a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80060f8:	69fb      	ldr	r3, [r7, #28]
 80060fa:	9300      	str	r3, [sp, #0]
 80060fc:	2319      	movs	r3, #25
 80060fe:	2201      	movs	r2, #1
 8006100:	4988      	ldr	r1, [pc, #544]	; (8006324 <HAL_I2C_IsDeviceReady+0x254>)
 8006102:	68f8      	ldr	r0, [r7, #12]
 8006104:	f000 fb20 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 8006108:	4603      	mov	r3, r0
 800610a:	2b00      	cmp	r3, #0
 800610c:	d001      	beq.n	8006112 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800610e:	2302      	movs	r3, #2
 8006110:	e104      	b.n	800631c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006118:	2b01      	cmp	r3, #1
 800611a:	d101      	bne.n	8006120 <HAL_I2C_IsDeviceReady+0x50>
 800611c:	2302      	movs	r3, #2
 800611e:	e0fd      	b.n	800631c <HAL_I2C_IsDeviceReady+0x24c>
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2201      	movs	r2, #1
 8006124:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 0301 	and.w	r3, r3, #1
 8006132:	2b01      	cmp	r3, #1
 8006134:	d007      	beq.n	8006146 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f042 0201 	orr.w	r2, r2, #1
 8006144:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006154:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2224      	movs	r2, #36	; 0x24
 800615a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2200      	movs	r2, #0
 8006162:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	4a70      	ldr	r2, [pc, #448]	; (8006328 <HAL_I2C_IsDeviceReady+0x258>)
 8006168:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006178:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800617a:	69fb      	ldr	r3, [r7, #28]
 800617c:	9300      	str	r3, [sp, #0]
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	2200      	movs	r2, #0
 8006182:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006186:	68f8      	ldr	r0, [r7, #12]
 8006188:	f000 fade 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 800618c:	4603      	mov	r3, r0
 800618e:	2b00      	cmp	r3, #0
 8006190:	d00d      	beq.n	80061ae <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800619c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061a0:	d103      	bne.n	80061aa <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80061a8:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80061aa:	2303      	movs	r3, #3
 80061ac:	e0b6      	b.n	800631c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80061ae:	897b      	ldrh	r3, [r7, #10]
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	461a      	mov	r2, r3
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80061bc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80061be:	f7fc fdaf 	bl	8002d20 <HAL_GetTick>
 80061c2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	695b      	ldr	r3, [r3, #20]
 80061ca:	f003 0302 	and.w	r3, r3, #2
 80061ce:	2b02      	cmp	r3, #2
 80061d0:	bf0c      	ite	eq
 80061d2:	2301      	moveq	r3, #1
 80061d4:	2300      	movne	r3, #0
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	695b      	ldr	r3, [r3, #20]
 80061e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061e8:	bf0c      	ite	eq
 80061ea:	2301      	moveq	r3, #1
 80061ec:	2300      	movne	r3, #0
 80061ee:	b2db      	uxtb	r3, r3
 80061f0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80061f2:	e025      	b.n	8006240 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80061f4:	f7fc fd94 	bl	8002d20 <HAL_GetTick>
 80061f8:	4602      	mov	r2, r0
 80061fa:	69fb      	ldr	r3, [r7, #28]
 80061fc:	1ad3      	subs	r3, r2, r3
 80061fe:	683a      	ldr	r2, [r7, #0]
 8006200:	429a      	cmp	r2, r3
 8006202:	d302      	bcc.n	800620a <HAL_I2C_IsDeviceReady+0x13a>
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d103      	bne.n	8006212 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	22a0      	movs	r2, #160	; 0xa0
 800620e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	695b      	ldr	r3, [r3, #20]
 8006218:	f003 0302 	and.w	r3, r3, #2
 800621c:	2b02      	cmp	r3, #2
 800621e:	bf0c      	ite	eq
 8006220:	2301      	moveq	r3, #1
 8006222:	2300      	movne	r3, #0
 8006224:	b2db      	uxtb	r3, r3
 8006226:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	695b      	ldr	r3, [r3, #20]
 800622e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006232:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006236:	bf0c      	ite	eq
 8006238:	2301      	moveq	r3, #1
 800623a:	2300      	movne	r3, #0
 800623c:	b2db      	uxtb	r3, r3
 800623e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006246:	b2db      	uxtb	r3, r3
 8006248:	2ba0      	cmp	r3, #160	; 0xa0
 800624a:	d005      	beq.n	8006258 <HAL_I2C_IsDeviceReady+0x188>
 800624c:	7dfb      	ldrb	r3, [r7, #23]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d102      	bne.n	8006258 <HAL_I2C_IsDeviceReady+0x188>
 8006252:	7dbb      	ldrb	r3, [r7, #22]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d0cd      	beq.n	80061f4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2220      	movs	r2, #32
 800625c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	695b      	ldr	r3, [r3, #20]
 8006266:	f003 0302 	and.w	r3, r3, #2
 800626a:	2b02      	cmp	r3, #2
 800626c:	d129      	bne.n	80062c2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800627c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800627e:	2300      	movs	r3, #0
 8006280:	613b      	str	r3, [r7, #16]
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	695b      	ldr	r3, [r3, #20]
 8006288:	613b      	str	r3, [r7, #16]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	699b      	ldr	r3, [r3, #24]
 8006290:	613b      	str	r3, [r7, #16]
 8006292:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006294:	69fb      	ldr	r3, [r7, #28]
 8006296:	9300      	str	r3, [sp, #0]
 8006298:	2319      	movs	r3, #25
 800629a:	2201      	movs	r2, #1
 800629c:	4921      	ldr	r1, [pc, #132]	; (8006324 <HAL_I2C_IsDeviceReady+0x254>)
 800629e:	68f8      	ldr	r0, [r7, #12]
 80062a0:	f000 fa52 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 80062a4:	4603      	mov	r3, r0
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d001      	beq.n	80062ae <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e036      	b.n	800631c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	2220      	movs	r2, #32
 80062b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	2200      	movs	r2, #0
 80062ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80062be:	2300      	movs	r3, #0
 80062c0:	e02c      	b.n	800631c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062d0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80062da:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	9300      	str	r3, [sp, #0]
 80062e0:	2319      	movs	r3, #25
 80062e2:	2201      	movs	r2, #1
 80062e4:	490f      	ldr	r1, [pc, #60]	; (8006324 <HAL_I2C_IsDeviceReady+0x254>)
 80062e6:	68f8      	ldr	r0, [r7, #12]
 80062e8:	f000 fa2e 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d001      	beq.n	80062f6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80062f2:	2301      	movs	r3, #1
 80062f4:	e012      	b.n	800631c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80062f6:	69bb      	ldr	r3, [r7, #24]
 80062f8:	3301      	adds	r3, #1
 80062fa:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80062fc:	69ba      	ldr	r2, [r7, #24]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	429a      	cmp	r2, r3
 8006302:	f4ff af32 	bcc.w	800616a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2220      	movs	r2, #32
 800630a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2200      	movs	r2, #0
 8006312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006316:	2301      	movs	r3, #1
 8006318:	e000      	b.n	800631c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800631a:	2302      	movs	r3, #2
  }
}
 800631c:	4618      	mov	r0, r3
 800631e:	3720      	adds	r7, #32
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}
 8006324:	00100002 	.word	0x00100002
 8006328:	ffff0000 	.word	0xffff0000

0800632c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800632c:	b480      	push	{r7}
 800632e:	b083      	sub	sp, #12
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800633a:	b2db      	uxtb	r3, r3
}
 800633c:	4618      	mov	r0, r3
 800633e:	370c      	adds	r7, #12
 8006340:	46bd      	mov	sp, r7
 8006342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006346:	4770      	bx	lr

08006348 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b088      	sub	sp, #32
 800634c:	af02      	add	r7, sp, #8
 800634e:	60f8      	str	r0, [r7, #12]
 8006350:	607a      	str	r2, [r7, #4]
 8006352:	603b      	str	r3, [r7, #0]
 8006354:	460b      	mov	r3, r1
 8006356:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800635c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	2b08      	cmp	r3, #8
 8006362:	d006      	beq.n	8006372 <I2C_MasterRequestWrite+0x2a>
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	2b01      	cmp	r3, #1
 8006368:	d003      	beq.n	8006372 <I2C_MasterRequestWrite+0x2a>
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006370:	d108      	bne.n	8006384 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	681a      	ldr	r2, [r3, #0]
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006380:	601a      	str	r2, [r3, #0]
 8006382:	e00b      	b.n	800639c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006388:	2b12      	cmp	r3, #18
 800638a:	d107      	bne.n	800639c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800639a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	9300      	str	r3, [sp, #0]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2200      	movs	r2, #0
 80063a4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80063a8:	68f8      	ldr	r0, [r7, #12]
 80063aa:	f000 f9cd 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 80063ae:	4603      	mov	r3, r0
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d00d      	beq.n	80063d0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063c2:	d103      	bne.n	80063cc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80063ca:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80063cc:	2303      	movs	r3, #3
 80063ce:	e035      	b.n	800643c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	691b      	ldr	r3, [r3, #16]
 80063d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80063d8:	d108      	bne.n	80063ec <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80063da:	897b      	ldrh	r3, [r7, #10]
 80063dc:	b2db      	uxtb	r3, r3
 80063de:	461a      	mov	r2, r3
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80063e8:	611a      	str	r2, [r3, #16]
 80063ea:	e01b      	b.n	8006424 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80063ec:	897b      	ldrh	r3, [r7, #10]
 80063ee:	11db      	asrs	r3, r3, #7
 80063f0:	b2db      	uxtb	r3, r3
 80063f2:	f003 0306 	and.w	r3, r3, #6
 80063f6:	b2db      	uxtb	r3, r3
 80063f8:	f063 030f 	orn	r3, r3, #15
 80063fc:	b2da      	uxtb	r2, r3
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	687a      	ldr	r2, [r7, #4]
 8006408:	490e      	ldr	r1, [pc, #56]	; (8006444 <I2C_MasterRequestWrite+0xfc>)
 800640a:	68f8      	ldr	r0, [r7, #12]
 800640c:	f000 f9f3 	bl	80067f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006410:	4603      	mov	r3, r0
 8006412:	2b00      	cmp	r3, #0
 8006414:	d001      	beq.n	800641a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006416:	2301      	movs	r3, #1
 8006418:	e010      	b.n	800643c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800641a:	897b      	ldrh	r3, [r7, #10]
 800641c:	b2da      	uxtb	r2, r3
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	687a      	ldr	r2, [r7, #4]
 8006428:	4907      	ldr	r1, [pc, #28]	; (8006448 <I2C_MasterRequestWrite+0x100>)
 800642a:	68f8      	ldr	r0, [r7, #12]
 800642c:	f000 f9e3 	bl	80067f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006430:	4603      	mov	r3, r0
 8006432:	2b00      	cmp	r3, #0
 8006434:	d001      	beq.n	800643a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e000      	b.n	800643c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800643a:	2300      	movs	r3, #0
}
 800643c:	4618      	mov	r0, r3
 800643e:	3718      	adds	r7, #24
 8006440:	46bd      	mov	sp, r7
 8006442:	bd80      	pop	{r7, pc}
 8006444:	00010008 	.word	0x00010008
 8006448:	00010002 	.word	0x00010002

0800644c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b088      	sub	sp, #32
 8006450:	af02      	add	r7, sp, #8
 8006452:	60f8      	str	r0, [r7, #12]
 8006454:	4608      	mov	r0, r1
 8006456:	4611      	mov	r1, r2
 8006458:	461a      	mov	r2, r3
 800645a:	4603      	mov	r3, r0
 800645c:	817b      	strh	r3, [r7, #10]
 800645e:	460b      	mov	r3, r1
 8006460:	813b      	strh	r3, [r7, #8]
 8006462:	4613      	mov	r3, r2
 8006464:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006474:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006478:	9300      	str	r3, [sp, #0]
 800647a:	6a3b      	ldr	r3, [r7, #32]
 800647c:	2200      	movs	r2, #0
 800647e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006482:	68f8      	ldr	r0, [r7, #12]
 8006484:	f000 f960 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 8006488:	4603      	mov	r3, r0
 800648a:	2b00      	cmp	r3, #0
 800648c:	d00d      	beq.n	80064aa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006498:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800649c:	d103      	bne.n	80064a6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80064a4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80064a6:	2303      	movs	r3, #3
 80064a8:	e05f      	b.n	800656a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80064aa:	897b      	ldrh	r3, [r7, #10]
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	461a      	mov	r2, r3
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80064b8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80064ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064bc:	6a3a      	ldr	r2, [r7, #32]
 80064be:	492d      	ldr	r1, [pc, #180]	; (8006574 <I2C_RequestMemoryWrite+0x128>)
 80064c0:	68f8      	ldr	r0, [r7, #12]
 80064c2:	f000 f998 	bl	80067f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80064c6:	4603      	mov	r3, r0
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d001      	beq.n	80064d0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80064cc:	2301      	movs	r3, #1
 80064ce:	e04c      	b.n	800656a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064d0:	2300      	movs	r3, #0
 80064d2:	617b      	str	r3, [r7, #20]
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	695b      	ldr	r3, [r3, #20]
 80064da:	617b      	str	r3, [r7, #20]
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	699b      	ldr	r3, [r3, #24]
 80064e2:	617b      	str	r3, [r7, #20]
 80064e4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80064e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064e8:	6a39      	ldr	r1, [r7, #32]
 80064ea:	68f8      	ldr	r0, [r7, #12]
 80064ec:	f000 fa02 	bl	80068f4 <I2C_WaitOnTXEFlagUntilTimeout>
 80064f0:	4603      	mov	r3, r0
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d00d      	beq.n	8006512 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064fa:	2b04      	cmp	r3, #4
 80064fc:	d107      	bne.n	800650e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	681a      	ldr	r2, [r3, #0]
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800650c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800650e:	2301      	movs	r3, #1
 8006510:	e02b      	b.n	800656a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006512:	88fb      	ldrh	r3, [r7, #6]
 8006514:	2b01      	cmp	r3, #1
 8006516:	d105      	bne.n	8006524 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006518:	893b      	ldrh	r3, [r7, #8]
 800651a:	b2da      	uxtb	r2, r3
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	611a      	str	r2, [r3, #16]
 8006522:	e021      	b.n	8006568 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006524:	893b      	ldrh	r3, [r7, #8]
 8006526:	0a1b      	lsrs	r3, r3, #8
 8006528:	b29b      	uxth	r3, r3
 800652a:	b2da      	uxtb	r2, r3
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006532:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006534:	6a39      	ldr	r1, [r7, #32]
 8006536:	68f8      	ldr	r0, [r7, #12]
 8006538:	f000 f9dc 	bl	80068f4 <I2C_WaitOnTXEFlagUntilTimeout>
 800653c:	4603      	mov	r3, r0
 800653e:	2b00      	cmp	r3, #0
 8006540:	d00d      	beq.n	800655e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006546:	2b04      	cmp	r3, #4
 8006548:	d107      	bne.n	800655a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	681a      	ldr	r2, [r3, #0]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006558:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	e005      	b.n	800656a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800655e:	893b      	ldrh	r3, [r7, #8]
 8006560:	b2da      	uxtb	r2, r3
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006568:	2300      	movs	r3, #0
}
 800656a:	4618      	mov	r0, r3
 800656c:	3718      	adds	r7, #24
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}
 8006572:	bf00      	nop
 8006574:	00010002 	.word	0x00010002

08006578 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b088      	sub	sp, #32
 800657c:	af02      	add	r7, sp, #8
 800657e:	60f8      	str	r0, [r7, #12]
 8006580:	4608      	mov	r0, r1
 8006582:	4611      	mov	r1, r2
 8006584:	461a      	mov	r2, r3
 8006586:	4603      	mov	r3, r0
 8006588:	817b      	strh	r3, [r7, #10]
 800658a:	460b      	mov	r3, r1
 800658c:	813b      	strh	r3, [r7, #8]
 800658e:	4613      	mov	r3, r2
 8006590:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	681a      	ldr	r2, [r3, #0]
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80065a0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	681a      	ldr	r2, [r3, #0]
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065b0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80065b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065b4:	9300      	str	r3, [sp, #0]
 80065b6:	6a3b      	ldr	r3, [r7, #32]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80065be:	68f8      	ldr	r0, [r7, #12]
 80065c0:	f000 f8c2 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 80065c4:	4603      	mov	r3, r0
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d00d      	beq.n	80065e6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065d8:	d103      	bne.n	80065e2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80065e0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80065e2:	2303      	movs	r3, #3
 80065e4:	e0aa      	b.n	800673c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80065e6:	897b      	ldrh	r3, [r7, #10]
 80065e8:	b2db      	uxtb	r3, r3
 80065ea:	461a      	mov	r2, r3
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80065f4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80065f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f8:	6a3a      	ldr	r2, [r7, #32]
 80065fa:	4952      	ldr	r1, [pc, #328]	; (8006744 <I2C_RequestMemoryRead+0x1cc>)
 80065fc:	68f8      	ldr	r0, [r7, #12]
 80065fe:	f000 f8fa 	bl	80067f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006602:	4603      	mov	r3, r0
 8006604:	2b00      	cmp	r3, #0
 8006606:	d001      	beq.n	800660c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006608:	2301      	movs	r3, #1
 800660a:	e097      	b.n	800673c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800660c:	2300      	movs	r3, #0
 800660e:	617b      	str	r3, [r7, #20]
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	695b      	ldr	r3, [r3, #20]
 8006616:	617b      	str	r3, [r7, #20]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	699b      	ldr	r3, [r3, #24]
 800661e:	617b      	str	r3, [r7, #20]
 8006620:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006622:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006624:	6a39      	ldr	r1, [r7, #32]
 8006626:	68f8      	ldr	r0, [r7, #12]
 8006628:	f000 f964 	bl	80068f4 <I2C_WaitOnTXEFlagUntilTimeout>
 800662c:	4603      	mov	r3, r0
 800662e:	2b00      	cmp	r3, #0
 8006630:	d00d      	beq.n	800664e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006636:	2b04      	cmp	r3, #4
 8006638:	d107      	bne.n	800664a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	681a      	ldr	r2, [r3, #0]
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006648:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800664a:	2301      	movs	r3, #1
 800664c:	e076      	b.n	800673c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800664e:	88fb      	ldrh	r3, [r7, #6]
 8006650:	2b01      	cmp	r3, #1
 8006652:	d105      	bne.n	8006660 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006654:	893b      	ldrh	r3, [r7, #8]
 8006656:	b2da      	uxtb	r2, r3
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	611a      	str	r2, [r3, #16]
 800665e:	e021      	b.n	80066a4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006660:	893b      	ldrh	r3, [r7, #8]
 8006662:	0a1b      	lsrs	r3, r3, #8
 8006664:	b29b      	uxth	r3, r3
 8006666:	b2da      	uxtb	r2, r3
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800666e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006670:	6a39      	ldr	r1, [r7, #32]
 8006672:	68f8      	ldr	r0, [r7, #12]
 8006674:	f000 f93e 	bl	80068f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006678:	4603      	mov	r3, r0
 800667a:	2b00      	cmp	r3, #0
 800667c:	d00d      	beq.n	800669a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006682:	2b04      	cmp	r3, #4
 8006684:	d107      	bne.n	8006696 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006694:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006696:	2301      	movs	r3, #1
 8006698:	e050      	b.n	800673c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800669a:	893b      	ldrh	r3, [r7, #8]
 800669c:	b2da      	uxtb	r2, r3
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80066a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066a6:	6a39      	ldr	r1, [r7, #32]
 80066a8:	68f8      	ldr	r0, [r7, #12]
 80066aa:	f000 f923 	bl	80068f4 <I2C_WaitOnTXEFlagUntilTimeout>
 80066ae:	4603      	mov	r3, r0
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d00d      	beq.n	80066d0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066b8:	2b04      	cmp	r3, #4
 80066ba:	d107      	bne.n	80066cc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	681a      	ldr	r2, [r3, #0]
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066ca:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80066cc:	2301      	movs	r3, #1
 80066ce:	e035      	b.n	800673c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	681a      	ldr	r2, [r3, #0]
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80066de:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80066e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066e2:	9300      	str	r3, [sp, #0]
 80066e4:	6a3b      	ldr	r3, [r7, #32]
 80066e6:	2200      	movs	r2, #0
 80066e8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80066ec:	68f8      	ldr	r0, [r7, #12]
 80066ee:	f000 f82b 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 80066f2:	4603      	mov	r3, r0
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d00d      	beq.n	8006714 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006702:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006706:	d103      	bne.n	8006710 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800670e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006710:	2303      	movs	r3, #3
 8006712:	e013      	b.n	800673c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006714:	897b      	ldrh	r3, [r7, #10]
 8006716:	b2db      	uxtb	r3, r3
 8006718:	f043 0301 	orr.w	r3, r3, #1
 800671c:	b2da      	uxtb	r2, r3
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006726:	6a3a      	ldr	r2, [r7, #32]
 8006728:	4906      	ldr	r1, [pc, #24]	; (8006744 <I2C_RequestMemoryRead+0x1cc>)
 800672a:	68f8      	ldr	r0, [r7, #12]
 800672c:	f000 f863 	bl	80067f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006730:	4603      	mov	r3, r0
 8006732:	2b00      	cmp	r3, #0
 8006734:	d001      	beq.n	800673a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006736:	2301      	movs	r3, #1
 8006738:	e000      	b.n	800673c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800673a:	2300      	movs	r3, #0
}
 800673c:	4618      	mov	r0, r3
 800673e:	3718      	adds	r7, #24
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}
 8006744:	00010002 	.word	0x00010002

08006748 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b084      	sub	sp, #16
 800674c:	af00      	add	r7, sp, #0
 800674e:	60f8      	str	r0, [r7, #12]
 8006750:	60b9      	str	r1, [r7, #8]
 8006752:	603b      	str	r3, [r7, #0]
 8006754:	4613      	mov	r3, r2
 8006756:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006758:	e025      	b.n	80067a6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006760:	d021      	beq.n	80067a6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006762:	f7fc fadd 	bl	8002d20 <HAL_GetTick>
 8006766:	4602      	mov	r2, r0
 8006768:	69bb      	ldr	r3, [r7, #24]
 800676a:	1ad3      	subs	r3, r2, r3
 800676c:	683a      	ldr	r2, [r7, #0]
 800676e:	429a      	cmp	r2, r3
 8006770:	d302      	bcc.n	8006778 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d116      	bne.n	80067a6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2200      	movs	r2, #0
 800677c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2220      	movs	r2, #32
 8006782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2200      	movs	r2, #0
 800678a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006792:	f043 0220 	orr.w	r2, r3, #32
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2200      	movs	r2, #0
 800679e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80067a2:	2301      	movs	r3, #1
 80067a4:	e023      	b.n	80067ee <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	0c1b      	lsrs	r3, r3, #16
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d10d      	bne.n	80067cc <I2C_WaitOnFlagUntilTimeout+0x84>
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	695b      	ldr	r3, [r3, #20]
 80067b6:	43da      	mvns	r2, r3
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	4013      	ands	r3, r2
 80067bc:	b29b      	uxth	r3, r3
 80067be:	2b00      	cmp	r3, #0
 80067c0:	bf0c      	ite	eq
 80067c2:	2301      	moveq	r3, #1
 80067c4:	2300      	movne	r3, #0
 80067c6:	b2db      	uxtb	r3, r3
 80067c8:	461a      	mov	r2, r3
 80067ca:	e00c      	b.n	80067e6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	699b      	ldr	r3, [r3, #24]
 80067d2:	43da      	mvns	r2, r3
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	4013      	ands	r3, r2
 80067d8:	b29b      	uxth	r3, r3
 80067da:	2b00      	cmp	r3, #0
 80067dc:	bf0c      	ite	eq
 80067de:	2301      	moveq	r3, #1
 80067e0:	2300      	movne	r3, #0
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	461a      	mov	r2, r3
 80067e6:	79fb      	ldrb	r3, [r7, #7]
 80067e8:	429a      	cmp	r2, r3
 80067ea:	d0b6      	beq.n	800675a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80067ec:	2300      	movs	r3, #0
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3710      	adds	r7, #16
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}

080067f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80067f6:	b580      	push	{r7, lr}
 80067f8:	b084      	sub	sp, #16
 80067fa:	af00      	add	r7, sp, #0
 80067fc:	60f8      	str	r0, [r7, #12]
 80067fe:	60b9      	str	r1, [r7, #8]
 8006800:	607a      	str	r2, [r7, #4]
 8006802:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006804:	e051      	b.n	80068aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	695b      	ldr	r3, [r3, #20]
 800680c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006810:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006814:	d123      	bne.n	800685e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	681a      	ldr	r2, [r3, #0]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006824:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800682e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2200      	movs	r2, #0
 8006834:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2220      	movs	r2, #32
 800683a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	2200      	movs	r2, #0
 8006842:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800684a:	f043 0204 	orr.w	r2, r3, #4
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2200      	movs	r2, #0
 8006856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	e046      	b.n	80068ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006864:	d021      	beq.n	80068aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006866:	f7fc fa5b 	bl	8002d20 <HAL_GetTick>
 800686a:	4602      	mov	r2, r0
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	1ad3      	subs	r3, r2, r3
 8006870:	687a      	ldr	r2, [r7, #4]
 8006872:	429a      	cmp	r2, r3
 8006874:	d302      	bcc.n	800687c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d116      	bne.n	80068aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2200      	movs	r2, #0
 8006880:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2220      	movs	r2, #32
 8006886:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2200      	movs	r2, #0
 800688e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006896:	f043 0220 	orr.w	r2, r3, #32
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2200      	movs	r2, #0
 80068a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80068a6:	2301      	movs	r3, #1
 80068a8:	e020      	b.n	80068ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	0c1b      	lsrs	r3, r3, #16
 80068ae:	b2db      	uxtb	r3, r3
 80068b0:	2b01      	cmp	r3, #1
 80068b2:	d10c      	bne.n	80068ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	695b      	ldr	r3, [r3, #20]
 80068ba:	43da      	mvns	r2, r3
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	4013      	ands	r3, r2
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	bf14      	ite	ne
 80068c6:	2301      	movne	r3, #1
 80068c8:	2300      	moveq	r3, #0
 80068ca:	b2db      	uxtb	r3, r3
 80068cc:	e00b      	b.n	80068e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	699b      	ldr	r3, [r3, #24]
 80068d4:	43da      	mvns	r2, r3
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	4013      	ands	r3, r2
 80068da:	b29b      	uxth	r3, r3
 80068dc:	2b00      	cmp	r3, #0
 80068de:	bf14      	ite	ne
 80068e0:	2301      	movne	r3, #1
 80068e2:	2300      	moveq	r3, #0
 80068e4:	b2db      	uxtb	r3, r3
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d18d      	bne.n	8006806 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80068ea:	2300      	movs	r3, #0
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	3710      	adds	r7, #16
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}

080068f4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b084      	sub	sp, #16
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	60f8      	str	r0, [r7, #12]
 80068fc:	60b9      	str	r1, [r7, #8]
 80068fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006900:	e02d      	b.n	800695e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006902:	68f8      	ldr	r0, [r7, #12]
 8006904:	f000 f8ce 	bl	8006aa4 <I2C_IsAcknowledgeFailed>
 8006908:	4603      	mov	r3, r0
 800690a:	2b00      	cmp	r3, #0
 800690c:	d001      	beq.n	8006912 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800690e:	2301      	movs	r3, #1
 8006910:	e02d      	b.n	800696e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006918:	d021      	beq.n	800695e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800691a:	f7fc fa01 	bl	8002d20 <HAL_GetTick>
 800691e:	4602      	mov	r2, r0
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	1ad3      	subs	r3, r2, r3
 8006924:	68ba      	ldr	r2, [r7, #8]
 8006926:	429a      	cmp	r2, r3
 8006928:	d302      	bcc.n	8006930 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d116      	bne.n	800695e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	2200      	movs	r2, #0
 8006934:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2220      	movs	r2, #32
 800693a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2200      	movs	r2, #0
 8006942:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800694a:	f043 0220 	orr.w	r2, r3, #32
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	2200      	movs	r2, #0
 8006956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	e007      	b.n	800696e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	695b      	ldr	r3, [r3, #20]
 8006964:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006968:	2b80      	cmp	r3, #128	; 0x80
 800696a:	d1ca      	bne.n	8006902 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800696c:	2300      	movs	r3, #0
}
 800696e:	4618      	mov	r0, r3
 8006970:	3710      	adds	r7, #16
 8006972:	46bd      	mov	sp, r7
 8006974:	bd80      	pop	{r7, pc}

08006976 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006976:	b580      	push	{r7, lr}
 8006978:	b084      	sub	sp, #16
 800697a:	af00      	add	r7, sp, #0
 800697c:	60f8      	str	r0, [r7, #12]
 800697e:	60b9      	str	r1, [r7, #8]
 8006980:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006982:	e02d      	b.n	80069e0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006984:	68f8      	ldr	r0, [r7, #12]
 8006986:	f000 f88d 	bl	8006aa4 <I2C_IsAcknowledgeFailed>
 800698a:	4603      	mov	r3, r0
 800698c:	2b00      	cmp	r3, #0
 800698e:	d001      	beq.n	8006994 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006990:	2301      	movs	r3, #1
 8006992:	e02d      	b.n	80069f0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	f1b3 3fff 	cmp.w	r3, #4294967295
 800699a:	d021      	beq.n	80069e0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800699c:	f7fc f9c0 	bl	8002d20 <HAL_GetTick>
 80069a0:	4602      	mov	r2, r0
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	1ad3      	subs	r3, r2, r3
 80069a6:	68ba      	ldr	r2, [r7, #8]
 80069a8:	429a      	cmp	r2, r3
 80069aa:	d302      	bcc.n	80069b2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d116      	bne.n	80069e0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2200      	movs	r2, #0
 80069b6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	2220      	movs	r2, #32
 80069bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2200      	movs	r2, #0
 80069c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069cc:	f043 0220 	orr.w	r2, r3, #32
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2200      	movs	r2, #0
 80069d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	e007      	b.n	80069f0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	695b      	ldr	r3, [r3, #20]
 80069e6:	f003 0304 	and.w	r3, r3, #4
 80069ea:	2b04      	cmp	r3, #4
 80069ec:	d1ca      	bne.n	8006984 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80069ee:	2300      	movs	r3, #0
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	3710      	adds	r7, #16
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bd80      	pop	{r7, pc}

080069f8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b084      	sub	sp, #16
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	60f8      	str	r0, [r7, #12]
 8006a00:	60b9      	str	r1, [r7, #8]
 8006a02:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006a04:	e042      	b.n	8006a8c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	695b      	ldr	r3, [r3, #20]
 8006a0c:	f003 0310 	and.w	r3, r3, #16
 8006a10:	2b10      	cmp	r3, #16
 8006a12:	d119      	bne.n	8006a48 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f06f 0210 	mvn.w	r2, #16
 8006a1c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2200      	movs	r2, #0
 8006a22:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	2220      	movs	r2, #32
 8006a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006a44:	2301      	movs	r3, #1
 8006a46:	e029      	b.n	8006a9c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a48:	f7fc f96a 	bl	8002d20 <HAL_GetTick>
 8006a4c:	4602      	mov	r2, r0
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	1ad3      	subs	r3, r2, r3
 8006a52:	68ba      	ldr	r2, [r7, #8]
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d302      	bcc.n	8006a5e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d116      	bne.n	8006a8c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2200      	movs	r2, #0
 8006a62:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2220      	movs	r2, #32
 8006a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a78:	f043 0220 	orr.w	r2, r3, #32
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	2200      	movs	r2, #0
 8006a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e007      	b.n	8006a9c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	695b      	ldr	r3, [r3, #20]
 8006a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a96:	2b40      	cmp	r3, #64	; 0x40
 8006a98:	d1b5      	bne.n	8006a06 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006a9a:	2300      	movs	r3, #0
}
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	3710      	adds	r7, #16
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bd80      	pop	{r7, pc}

08006aa4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b083      	sub	sp, #12
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	695b      	ldr	r3, [r3, #20]
 8006ab2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ab6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006aba:	d11b      	bne.n	8006af4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006ac4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2220      	movs	r2, #32
 8006ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ae0:	f043 0204 	orr.w	r2, r3, #4
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2200      	movs	r2, #0
 8006aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	e000      	b.n	8006af6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006af4:	2300      	movs	r3, #0
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	370c      	adds	r7, #12
 8006afa:	46bd      	mov	sp, r7
 8006afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b00:	4770      	bx	lr
	...

08006b04 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b088      	sub	sp, #32
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d101      	bne.n	8006b16 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8006b12:	2301      	movs	r3, #1
 8006b14:	e128      	b.n	8006d68 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b1c:	b2db      	uxtb	r3, r3
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d109      	bne.n	8006b36 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2200      	movs	r2, #0
 8006b26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	4a90      	ldr	r2, [pc, #576]	; (8006d70 <HAL_I2S_Init+0x26c>)
 8006b2e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f7fa ff93 	bl	8001a5c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2202      	movs	r2, #2
 8006b3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	69db      	ldr	r3, [r3, #28]
 8006b44:	687a      	ldr	r2, [r7, #4]
 8006b46:	6812      	ldr	r2, [r2, #0]
 8006b48:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006b4c:	f023 030f 	bic.w	r3, r3, #15
 8006b50:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	2202      	movs	r2, #2
 8006b58:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	695b      	ldr	r3, [r3, #20]
 8006b5e:	2b02      	cmp	r3, #2
 8006b60:	d060      	beq.n	8006c24 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	68db      	ldr	r3, [r3, #12]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d102      	bne.n	8006b70 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8006b6a:	2310      	movs	r3, #16
 8006b6c:	617b      	str	r3, [r7, #20]
 8006b6e:	e001      	b.n	8006b74 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8006b70:	2320      	movs	r3, #32
 8006b72:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	689b      	ldr	r3, [r3, #8]
 8006b78:	2b20      	cmp	r3, #32
 8006b7a:	d802      	bhi.n	8006b82 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8006b7c:	697b      	ldr	r3, [r7, #20]
 8006b7e:	005b      	lsls	r3, r3, #1
 8006b80:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8006b82:	2001      	movs	r0, #1
 8006b84:	f001 fe28 	bl	80087d8 <HAL_RCCEx_GetPeriphCLKFreq>
 8006b88:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	691b      	ldr	r3, [r3, #16]
 8006b8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b92:	d125      	bne.n	8006be0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	68db      	ldr	r3, [r3, #12]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d010      	beq.n	8006bbe <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	009b      	lsls	r3, r3, #2
 8006ba0:	68fa      	ldr	r2, [r7, #12]
 8006ba2:	fbb2 f2f3 	udiv	r2, r2, r3
 8006ba6:	4613      	mov	r3, r2
 8006ba8:	009b      	lsls	r3, r3, #2
 8006baa:	4413      	add	r3, r2
 8006bac:	005b      	lsls	r3, r3, #1
 8006bae:	461a      	mov	r2, r3
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	695b      	ldr	r3, [r3, #20]
 8006bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bb8:	3305      	adds	r3, #5
 8006bba:	613b      	str	r3, [r7, #16]
 8006bbc:	e01f      	b.n	8006bfe <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	00db      	lsls	r3, r3, #3
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	fbb2 f2f3 	udiv	r2, r2, r3
 8006bc8:	4613      	mov	r3, r2
 8006bca:	009b      	lsls	r3, r3, #2
 8006bcc:	4413      	add	r3, r2
 8006bce:	005b      	lsls	r3, r3, #1
 8006bd0:	461a      	mov	r2, r3
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	695b      	ldr	r3, [r3, #20]
 8006bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bda:	3305      	adds	r3, #5
 8006bdc:	613b      	str	r3, [r7, #16]
 8006bde:	e00e      	b.n	8006bfe <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006be0:	68fa      	ldr	r2, [r7, #12]
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	fbb2 f2f3 	udiv	r2, r2, r3
 8006be8:	4613      	mov	r3, r2
 8006bea:	009b      	lsls	r3, r3, #2
 8006bec:	4413      	add	r3, r2
 8006bee:	005b      	lsls	r3, r3, #1
 8006bf0:	461a      	mov	r2, r3
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	695b      	ldr	r3, [r3, #20]
 8006bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bfa:	3305      	adds	r3, #5
 8006bfc:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	4a5c      	ldr	r2, [pc, #368]	; (8006d74 <HAL_I2S_Init+0x270>)
 8006c02:	fba2 2303 	umull	r2, r3, r2, r3
 8006c06:	08db      	lsrs	r3, r3, #3
 8006c08:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8006c0a:	693b      	ldr	r3, [r7, #16]
 8006c0c:	f003 0301 	and.w	r3, r3, #1
 8006c10:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8006c12:	693a      	ldr	r2, [r7, #16]
 8006c14:	69bb      	ldr	r3, [r7, #24]
 8006c16:	1ad3      	subs	r3, r2, r3
 8006c18:	085b      	lsrs	r3, r3, #1
 8006c1a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8006c1c:	69bb      	ldr	r3, [r7, #24]
 8006c1e:	021b      	lsls	r3, r3, #8
 8006c20:	61bb      	str	r3, [r7, #24]
 8006c22:	e003      	b.n	8006c2c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8006c24:	2302      	movs	r3, #2
 8006c26:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8006c2c:	69fb      	ldr	r3, [r7, #28]
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d902      	bls.n	8006c38 <HAL_I2S_Init+0x134>
 8006c32:	69fb      	ldr	r3, [r7, #28]
 8006c34:	2bff      	cmp	r3, #255	; 0xff
 8006c36:	d907      	bls.n	8006c48 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c3c:	f043 0210 	orr.w	r2, r3, #16
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8006c44:	2301      	movs	r3, #1
 8006c46:	e08f      	b.n	8006d68 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	691a      	ldr	r2, [r3, #16]
 8006c4c:	69bb      	ldr	r3, [r7, #24]
 8006c4e:	ea42 0103 	orr.w	r1, r2, r3
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	69fa      	ldr	r2, [r7, #28]
 8006c58:	430a      	orrs	r2, r1
 8006c5a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	69db      	ldr	r3, [r3, #28]
 8006c62:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006c66:	f023 030f 	bic.w	r3, r3, #15
 8006c6a:	687a      	ldr	r2, [r7, #4]
 8006c6c:	6851      	ldr	r1, [r2, #4]
 8006c6e:	687a      	ldr	r2, [r7, #4]
 8006c70:	6892      	ldr	r2, [r2, #8]
 8006c72:	4311      	orrs	r1, r2
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	68d2      	ldr	r2, [r2, #12]
 8006c78:	4311      	orrs	r1, r2
 8006c7a:	687a      	ldr	r2, [r7, #4]
 8006c7c:	6992      	ldr	r2, [r2, #24]
 8006c7e:	430a      	orrs	r2, r1
 8006c80:	431a      	orrs	r2, r3
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c8a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6a1b      	ldr	r3, [r3, #32]
 8006c90:	2b01      	cmp	r3, #1
 8006c92:	d161      	bne.n	8006d58 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	4a38      	ldr	r2, [pc, #224]	; (8006d78 <HAL_I2S_Init+0x274>)
 8006c98:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a37      	ldr	r2, [pc, #220]	; (8006d7c <HAL_I2S_Init+0x278>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d101      	bne.n	8006ca8 <HAL_I2S_Init+0x1a4>
 8006ca4:	4b36      	ldr	r3, [pc, #216]	; (8006d80 <HAL_I2S_Init+0x27c>)
 8006ca6:	e001      	b.n	8006cac <HAL_I2S_Init+0x1a8>
 8006ca8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006cac:	69db      	ldr	r3, [r3, #28]
 8006cae:	687a      	ldr	r2, [r7, #4]
 8006cb0:	6812      	ldr	r2, [r2, #0]
 8006cb2:	4932      	ldr	r1, [pc, #200]	; (8006d7c <HAL_I2S_Init+0x278>)
 8006cb4:	428a      	cmp	r2, r1
 8006cb6:	d101      	bne.n	8006cbc <HAL_I2S_Init+0x1b8>
 8006cb8:	4a31      	ldr	r2, [pc, #196]	; (8006d80 <HAL_I2S_Init+0x27c>)
 8006cba:	e001      	b.n	8006cc0 <HAL_I2S_Init+0x1bc>
 8006cbc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006cc0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006cc4:	f023 030f 	bic.w	r3, r3, #15
 8006cc8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a2b      	ldr	r2, [pc, #172]	; (8006d7c <HAL_I2S_Init+0x278>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d101      	bne.n	8006cd8 <HAL_I2S_Init+0x1d4>
 8006cd4:	4b2a      	ldr	r3, [pc, #168]	; (8006d80 <HAL_I2S_Init+0x27c>)
 8006cd6:	e001      	b.n	8006cdc <HAL_I2S_Init+0x1d8>
 8006cd8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006cdc:	2202      	movs	r2, #2
 8006cde:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a25      	ldr	r2, [pc, #148]	; (8006d7c <HAL_I2S_Init+0x278>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d101      	bne.n	8006cee <HAL_I2S_Init+0x1ea>
 8006cea:	4b25      	ldr	r3, [pc, #148]	; (8006d80 <HAL_I2S_Init+0x27c>)
 8006cec:	e001      	b.n	8006cf2 <HAL_I2S_Init+0x1ee>
 8006cee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006cf2:	69db      	ldr	r3, [r3, #28]
 8006cf4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	685b      	ldr	r3, [r3, #4]
 8006cfa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006cfe:	d003      	beq.n	8006d08 <HAL_I2S_Init+0x204>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d103      	bne.n	8006d10 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8006d08:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006d0c:	613b      	str	r3, [r7, #16]
 8006d0e:	e001      	b.n	8006d14 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8006d10:	2300      	movs	r3, #0
 8006d12:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8006d14:	693b      	ldr	r3, [r7, #16]
 8006d16:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	68db      	ldr	r3, [r3, #12]
 8006d26:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	699b      	ldr	r3, [r3, #24]
 8006d30:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006d32:	4313      	orrs	r3, r2
 8006d34:	b29a      	uxth	r2, r3
 8006d36:	897b      	ldrh	r3, [r7, #10]
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	b29b      	uxth	r3, r3
 8006d3c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006d40:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4a0d      	ldr	r2, [pc, #52]	; (8006d7c <HAL_I2S_Init+0x278>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d101      	bne.n	8006d50 <HAL_I2S_Init+0x24c>
 8006d4c:	4b0c      	ldr	r3, [pc, #48]	; (8006d80 <HAL_I2S_Init+0x27c>)
 8006d4e:	e001      	b.n	8006d54 <HAL_I2S_Init+0x250>
 8006d50:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006d54:	897a      	ldrh	r2, [r7, #10]
 8006d56:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2201      	movs	r2, #1
 8006d62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8006d66:	2300      	movs	r3, #0
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3720      	adds	r7, #32
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}
 8006d70:	08007609 	.word	0x08007609
 8006d74:	cccccccd 	.word	0xcccccccd
 8006d78:	08007791 	.word	0x08007791
 8006d7c:	40003800 	.word	0x40003800
 8006d80:	40003400 	.word	0x40003400

08006d84 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b086      	sub	sp, #24
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	60f8      	str	r0, [r7, #12]
 8006d8c:	60b9      	str	r1, [r7, #8]
 8006d8e:	4613      	mov	r3, r2
 8006d90:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d002      	beq.n	8006d9e <HAL_I2S_Transmit_DMA+0x1a>
 8006d98:	88fb      	ldrh	r3, [r7, #6]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d101      	bne.n	8006da2 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	e08e      	b.n	8006ec0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	2b01      	cmp	r3, #1
 8006dac:	d101      	bne.n	8006db2 <HAL_I2S_Transmit_DMA+0x2e>
 8006dae:	2302      	movs	r3, #2
 8006db0:	e086      	b.n	8006ec0 <HAL_I2S_Transmit_DMA+0x13c>
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	2201      	movs	r2, #1
 8006db6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006dc0:	b2db      	uxtb	r3, r3
 8006dc2:	2b01      	cmp	r3, #1
 8006dc4:	d005      	beq.n	8006dd2 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8006dce:	2302      	movs	r3, #2
 8006dd0:	e076      	b.n	8006ec0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2203      	movs	r2, #3
 8006dd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	68ba      	ldr	r2, [r7, #8]
 8006de4:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	69db      	ldr	r3, [r3, #28]
 8006dec:	f003 0307 	and.w	r3, r3, #7
 8006df0:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	2b03      	cmp	r3, #3
 8006df6:	d002      	beq.n	8006dfe <HAL_I2S_Transmit_DMA+0x7a>
 8006df8:	697b      	ldr	r3, [r7, #20]
 8006dfa:	2b05      	cmp	r3, #5
 8006dfc:	d10a      	bne.n	8006e14 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8006dfe:	88fb      	ldrh	r3, [r7, #6]
 8006e00:	005b      	lsls	r3, r3, #1
 8006e02:	b29a      	uxth	r2, r3
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8006e08:	88fb      	ldrh	r3, [r7, #6]
 8006e0a:	005b      	lsls	r3, r3, #1
 8006e0c:	b29a      	uxth	r2, r3
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006e12:	e005      	b.n	8006e20 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	88fa      	ldrh	r2, [r7, #6]
 8006e18:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	88fa      	ldrh	r2, [r7, #6]
 8006e1e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e24:	4a28      	ldr	r2, [pc, #160]	; (8006ec8 <HAL_I2S_Transmit_DMA+0x144>)
 8006e26:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e2c:	4a27      	ldr	r2, [pc, #156]	; (8006ecc <HAL_I2S_Transmit_DMA+0x148>)
 8006e2e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e34:	4a26      	ldr	r2, [pc, #152]	; (8006ed0 <HAL_I2S_Transmit_DMA+0x14c>)
 8006e36:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006e40:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006e48:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e4e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006e50:	f7fc f9b4 	bl	80031bc <HAL_DMA_Start_IT>
 8006e54:	4603      	mov	r3, r0
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d00f      	beq.n	8006e7a <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e5e:	f043 0208 	orr.w	r2, r3, #8
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	2200      	movs	r2, #0
 8006e72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8006e76:	2301      	movs	r3, #1
 8006e78:	e022      	b.n	8006ec0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	69db      	ldr	r3, [r3, #28]
 8006e80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d107      	bne.n	8006e98 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	69da      	ldr	r2, [r3, #28]
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006e96:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	685b      	ldr	r3, [r3, #4]
 8006e9e:	f003 0302 	and.w	r3, r3, #2
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d107      	bne.n	8006eb6 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	685a      	ldr	r2, [r3, #4]
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f042 0202 	orr.w	r2, r2, #2
 8006eb4:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8006ebe:	2300      	movs	r3, #0
}
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	3718      	adds	r7, #24
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	bd80      	pop	{r7, pc}
 8006ec8:	080074e7 	.word	0x080074e7
 8006ecc:	080074a5 	.word	0x080074a5
 8006ed0:	08007503 	.word	0x08007503

08006ed4 <HAL_I2S_DMAPause>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b083      	sub	sp, #12
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d101      	bne.n	8006eec <HAL_I2S_DMAPause+0x18>
 8006ee8:	2302      	movs	r3, #2
 8006eea:	e04a      	b.n	8006f82 <HAL_I2S_DMAPause+0xae>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2201      	movs	r2, #1
 8006ef0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006efa:	b2db      	uxtb	r3, r3
 8006efc:	2b03      	cmp	r3, #3
 8006efe:	d108      	bne.n	8006f12 <HAL_I2S_DMAPause+0x3e>
  {
    /* Disable the I2S DMA Tx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	685a      	ldr	r2, [r3, #4]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f022 0202 	bic.w	r2, r2, #2
 8006f0e:	605a      	str	r2, [r3, #4]
 8006f10:	e032      	b.n	8006f78 <HAL_I2S_DMAPause+0xa4>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f18:	b2db      	uxtb	r3, r3
 8006f1a:	2b04      	cmp	r3, #4
 8006f1c:	d108      	bne.n	8006f30 <HAL_I2S_DMAPause+0x5c>
  {
    /* Disable the I2S DMA Rx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	685a      	ldr	r2, [r3, #4]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f022 0201 	bic.w	r2, r2, #1
 8006f2c:	605a      	str	r2, [r3, #4]
 8006f2e:	e023      	b.n	8006f78 <HAL_I2S_DMAPause+0xa4>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	2b05      	cmp	r3, #5
 8006f3a:	d11d      	bne.n	8006f78 <HAL_I2S_DMAPause+0xa4>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	685a      	ldr	r2, [r3, #4]
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f022 0203 	bic.w	r2, r2, #3
 8006f4a:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4a0f      	ldr	r2, [pc, #60]	; (8006f90 <HAL_I2S_DMAPause+0xbc>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d101      	bne.n	8006f5a <HAL_I2S_DMAPause+0x86>
 8006f56:	4b0f      	ldr	r3, [pc, #60]	; (8006f94 <HAL_I2S_DMAPause+0xc0>)
 8006f58:	e001      	b.n	8006f5e <HAL_I2S_DMAPause+0x8a>
 8006f5a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006f5e:	685a      	ldr	r2, [r3, #4]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	490a      	ldr	r1, [pc, #40]	; (8006f90 <HAL_I2S_DMAPause+0xbc>)
 8006f66:	428b      	cmp	r3, r1
 8006f68:	d101      	bne.n	8006f6e <HAL_I2S_DMAPause+0x9a>
 8006f6a:	4b0a      	ldr	r3, [pc, #40]	; (8006f94 <HAL_I2S_DMAPause+0xc0>)
 8006f6c:	e001      	b.n	8006f72 <HAL_I2S_DMAPause+0x9e>
 8006f6e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006f72:	f022 0203 	bic.w	r2, r2, #3
 8006f76:	605a      	str	r2, [r3, #4]
  {
    /* nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006f80:	2300      	movs	r3, #0
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	370c      	adds	r7, #12
 8006f86:	46bd      	mov	sp, r7
 8006f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8c:	4770      	bx	lr
 8006f8e:	bf00      	nop
 8006f90:	40003800 	.word	0x40003800
 8006f94:	40003400 	.word	0x40003400

08006f98 <HAL_I2S_DMAResume>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s)
{
 8006f98:	b480      	push	{r7}
 8006f9a:	b083      	sub	sp, #12
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	2b01      	cmp	r3, #1
 8006faa:	d101      	bne.n	8006fb0 <HAL_I2S_DMAResume+0x18>
 8006fac:	2302      	movs	r3, #2
 8006fae:	e07d      	b.n	80070ac <HAL_I2S_DMAResume+0x114>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006fbe:	b2db      	uxtb	r3, r3
 8006fc0:	2b03      	cmp	r3, #3
 8006fc2:	d108      	bne.n	8006fd6 <HAL_I2S_DMAResume+0x3e>
  {
    /* Enable the I2S DMA Tx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	685a      	ldr	r2, [r3, #4]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f042 0202 	orr.w	r2, r2, #2
 8006fd2:	605a      	str	r2, [r3, #4]
 8006fd4:	e056      	b.n	8007084 <HAL_I2S_DMAResume+0xec>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006fdc:	b2db      	uxtb	r3, r3
 8006fde:	2b04      	cmp	r3, #4
 8006fe0:	d108      	bne.n	8006ff4 <HAL_I2S_DMAResume+0x5c>
  {
    /* Enable the I2S DMA Rx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	685a      	ldr	r2, [r3, #4]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f042 0201 	orr.w	r2, r2, #1
 8006ff0:	605a      	str	r2, [r3, #4]
 8006ff2:	e047      	b.n	8007084 <HAL_I2S_DMAResume+0xec>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ffa:	b2db      	uxtb	r3, r3
 8006ffc:	2b05      	cmp	r3, #5
 8006ffe:	d141      	bne.n	8007084 <HAL_I2S_DMAResume+0xec>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    SET_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	685a      	ldr	r2, [r3, #4]
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f042 0203 	orr.w	r2, r2, #3
 800700e:	605a      	str	r2, [r3, #4]
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a28      	ldr	r2, [pc, #160]	; (80070b8 <HAL_I2S_DMAResume+0x120>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d101      	bne.n	800701e <HAL_I2S_DMAResume+0x86>
 800701a:	4b28      	ldr	r3, [pc, #160]	; (80070bc <HAL_I2S_DMAResume+0x124>)
 800701c:	e001      	b.n	8007022 <HAL_I2S_DMAResume+0x8a>
 800701e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007022:	685a      	ldr	r2, [r3, #4]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4923      	ldr	r1, [pc, #140]	; (80070b8 <HAL_I2S_DMAResume+0x120>)
 800702a:	428b      	cmp	r3, r1
 800702c:	d101      	bne.n	8007032 <HAL_I2S_DMAResume+0x9a>
 800702e:	4b23      	ldr	r3, [pc, #140]	; (80070bc <HAL_I2S_DMAResume+0x124>)
 8007030:	e001      	b.n	8007036 <HAL_I2S_DMAResume+0x9e>
 8007032:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007036:	f042 0203 	orr.w	r2, r2, #3
 800703a:	605a      	str	r2, [r3, #4]

    /* If the I2Sext peripheral is still not enabled, enable it */
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a1d      	ldr	r2, [pc, #116]	; (80070b8 <HAL_I2S_DMAResume+0x120>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d101      	bne.n	800704a <HAL_I2S_DMAResume+0xb2>
 8007046:	4b1d      	ldr	r3, [pc, #116]	; (80070bc <HAL_I2S_DMAResume+0x124>)
 8007048:	e001      	b.n	800704e <HAL_I2S_DMAResume+0xb6>
 800704a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800704e:	69db      	ldr	r3, [r3, #28]
 8007050:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007054:	2b00      	cmp	r3, #0
 8007056:	d115      	bne.n	8007084 <HAL_I2S_DMAResume+0xec>
    {
      /* Enable I2Sext peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4a16      	ldr	r2, [pc, #88]	; (80070b8 <HAL_I2S_DMAResume+0x120>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d101      	bne.n	8007066 <HAL_I2S_DMAResume+0xce>
 8007062:	4b16      	ldr	r3, [pc, #88]	; (80070bc <HAL_I2S_DMAResume+0x124>)
 8007064:	e001      	b.n	800706a <HAL_I2S_DMAResume+0xd2>
 8007066:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800706a:	69da      	ldr	r2, [r3, #28]
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4911      	ldr	r1, [pc, #68]	; (80070b8 <HAL_I2S_DMAResume+0x120>)
 8007072:	428b      	cmp	r3, r1
 8007074:	d101      	bne.n	800707a <HAL_I2S_DMAResume+0xe2>
 8007076:	4b11      	ldr	r3, [pc, #68]	; (80070bc <HAL_I2S_DMAResume+0x124>)
 8007078:	e001      	b.n	800707e <HAL_I2S_DMAResume+0xe6>
 800707a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800707e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007082:	61da      	str	r2, [r3, #28]
  {
    /* nothing to do */
  }

  /* If the I2S peripheral is still not enabled, enable it */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	69db      	ldr	r3, [r3, #28]
 800708a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800708e:	2b00      	cmp	r3, #0
 8007090:	d107      	bne.n	80070a2 <HAL_I2S_DMAResume+0x10a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	69da      	ldr	r2, [r3, #28]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80070a0:	61da      	str	r2, [r3, #28]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2200      	movs	r2, #0
 80070a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80070aa:	2300      	movs	r3, #0
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	370c      	adds	r7, #12
 80070b0:	46bd      	mov	sp, r7
 80070b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b6:	4770      	bx	lr
 80070b8:	40003800 	.word	0x40003800
 80070bc:	40003400 	.word	0x40003400

080070c0 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b088      	sub	sp, #32
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 80070c8:	2300      	movs	r3, #0
 80070ca:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070d4:	d004      	beq.n	80070e0 <HAL_I2S_DMAStop+0x20>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	685b      	ldr	r3, [r3, #4]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	f040 80d1 	bne.w	8007282 <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d00f      	beq.n	8007108 <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ec:	4618      	mov	r0, r3
 80070ee:	f7fc f8bd 	bl	800326c <HAL_DMA_Abort>
 80070f2:	4603      	mov	r3, r0
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d007      	beq.n	8007108 <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070fc:	f043 0208 	orr.w	r2, r3, #8
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8007104:	2301      	movs	r3, #1
 8007106:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8007108:	2364      	movs	r3, #100	; 0x64
 800710a:	2201      	movs	r2, #1
 800710c:	2102      	movs	r1, #2
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	f000 fb04 	bl	800771c <I2S_WaitFlagStateUntilTimeout>
 8007114:	4603      	mov	r3, r0
 8007116:	2b00      	cmp	r3, #0
 8007118:	d00b      	beq.n	8007132 <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800711e:	f043 0201 	orr.w	r2, r3, #1
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2201      	movs	r2, #1
 800712a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 800712e:	2301      	movs	r3, #1
 8007130:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8007132:	2364      	movs	r3, #100	; 0x64
 8007134:	2200      	movs	r2, #0
 8007136:	2180      	movs	r1, #128	; 0x80
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f000 faef 	bl	800771c <I2S_WaitFlagStateUntilTimeout>
 800713e:	4603      	mov	r3, r0
 8007140:	2b00      	cmp	r3, #0
 8007142:	d00b      	beq.n	800715c <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007148:	f043 0201 	orr.w	r2, r3, #1
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2201      	movs	r2, #1
 8007154:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8007158:	2301      	movs	r3, #1
 800715a:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	69da      	ldr	r2, [r3, #28]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800716a:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800716c:	2300      	movs	r3, #0
 800716e:	617b      	str	r3, [r7, #20]
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	617b      	str	r3, [r7, #20]
 8007178:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	685a      	ldr	r2, [r3, #4]
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f022 0202 	bic.w	r2, r2, #2
 8007188:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007190:	b2db      	uxtb	r3, r3
 8007192:	2b05      	cmp	r3, #5
 8007194:	f040 8165 	bne.w	8007462 <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800719c:	2b00      	cmp	r3, #0
 800719e:	d00f      	beq.n	80071c0 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071a4:	4618      	mov	r0, r3
 80071a6:	f7fc f861 	bl	800326c <HAL_DMA_Abort>
 80071aa:	4603      	mov	r3, r0
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d007      	beq.n	80071c0 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071b4:	f043 0208 	orr.w	r2, r3, #8
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 80071bc:	2301      	movs	r3, #1
 80071be:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4a8a      	ldr	r2, [pc, #552]	; (80073f0 <HAL_I2S_DMAStop+0x330>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d101      	bne.n	80071ce <HAL_I2S_DMAStop+0x10e>
 80071ca:	4b8a      	ldr	r3, [pc, #552]	; (80073f4 <HAL_I2S_DMAStop+0x334>)
 80071cc:	e001      	b.n	80071d2 <HAL_I2S_DMAStop+0x112>
 80071ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80071d2:	69da      	ldr	r2, [r3, #28]
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4985      	ldr	r1, [pc, #532]	; (80073f0 <HAL_I2S_DMAStop+0x330>)
 80071da:	428b      	cmp	r3, r1
 80071dc:	d101      	bne.n	80071e2 <HAL_I2S_DMAStop+0x122>
 80071de:	4b85      	ldr	r3, [pc, #532]	; (80073f4 <HAL_I2S_DMAStop+0x334>)
 80071e0:	e001      	b.n	80071e6 <HAL_I2S_DMAStop+0x126>
 80071e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80071e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071ea:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 80071ec:	2300      	movs	r3, #0
 80071ee:	613b      	str	r3, [r7, #16]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a7e      	ldr	r2, [pc, #504]	; (80073f0 <HAL_I2S_DMAStop+0x330>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d101      	bne.n	80071fe <HAL_I2S_DMAStop+0x13e>
 80071fa:	4b7e      	ldr	r3, [pc, #504]	; (80073f4 <HAL_I2S_DMAStop+0x334>)
 80071fc:	e001      	b.n	8007202 <HAL_I2S_DMAStop+0x142>
 80071fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007202:	68db      	ldr	r3, [r3, #12]
 8007204:	613b      	str	r3, [r7, #16]
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4a79      	ldr	r2, [pc, #484]	; (80073f0 <HAL_I2S_DMAStop+0x330>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d101      	bne.n	8007214 <HAL_I2S_DMAStop+0x154>
 8007210:	4b78      	ldr	r3, [pc, #480]	; (80073f4 <HAL_I2S_DMAStop+0x334>)
 8007212:	e001      	b.n	8007218 <HAL_I2S_DMAStop+0x158>
 8007214:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007218:	689b      	ldr	r3, [r3, #8]
 800721a:	613b      	str	r3, [r7, #16]
 800721c:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4a73      	ldr	r2, [pc, #460]	; (80073f0 <HAL_I2S_DMAStop+0x330>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d101      	bne.n	800722c <HAL_I2S_DMAStop+0x16c>
 8007228:	4b72      	ldr	r3, [pc, #456]	; (80073f4 <HAL_I2S_DMAStop+0x334>)
 800722a:	e001      	b.n	8007230 <HAL_I2S_DMAStop+0x170>
 800722c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007230:	685a      	ldr	r2, [r3, #4]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	496e      	ldr	r1, [pc, #440]	; (80073f0 <HAL_I2S_DMAStop+0x330>)
 8007238:	428b      	cmp	r3, r1
 800723a:	d101      	bne.n	8007240 <HAL_I2S_DMAStop+0x180>
 800723c:	4b6d      	ldr	r3, [pc, #436]	; (80073f4 <HAL_I2S_DMAStop+0x334>)
 800723e:	e001      	b.n	8007244 <HAL_I2S_DMAStop+0x184>
 8007240:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007244:	f022 0201 	bic.w	r2, r2, #1
 8007248:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d10c      	bne.n	800726c <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007256:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2201      	movs	r2, #1
 8007262:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        errorcode = HAL_ERROR;
 8007266:	2301      	movs	r3, #1
 8007268:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800726a:	e0fa      	b.n	8007462 <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a5f      	ldr	r2, [pc, #380]	; (80073f0 <HAL_I2S_DMAStop+0x330>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d101      	bne.n	800727a <HAL_I2S_DMAStop+0x1ba>
 8007276:	4b5f      	ldr	r3, [pc, #380]	; (80073f4 <HAL_I2S_DMAStop+0x334>)
 8007278:	e001      	b.n	800727e <HAL_I2S_DMAStop+0x1be>
 800727a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800727e:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8007280:	e0ef      	b.n	8007462 <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	685b      	ldr	r3, [r3, #4]
 8007286:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800728a:	d005      	beq.n	8007298 <HAL_I2S_DMAStop+0x1d8>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	685b      	ldr	r3, [r3, #4]
 8007290:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007294:	f040 80e5 	bne.w	8007462 <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800729c:	2b00      	cmp	r3, #0
 800729e:	d00f      	beq.n	80072c0 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072a4:	4618      	mov	r0, r3
 80072a6:	f7fb ffe1 	bl	800326c <HAL_DMA_Abort>
 80072aa:	4603      	mov	r3, r0
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d007      	beq.n	80072c0 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072b4:	f043 0208 	orr.w	r2, r3, #8
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 80072bc:	2301      	movs	r3, #1
 80072be:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80072c6:	b2db      	uxtb	r3, r3
 80072c8:	2b05      	cmp	r3, #5
 80072ca:	f040 809a 	bne.w	8007402 <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d00f      	beq.n	80072f6 <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072da:	4618      	mov	r0, r3
 80072dc:	f7fb ffc6 	bl	800326c <HAL_DMA_Abort>
 80072e0:	4603      	mov	r3, r0
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d007      	beq.n	80072f6 <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072ea:	f043 0208 	orr.w	r2, r3, #8
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 80072f2:	2301      	movs	r3, #1
 80072f4:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 80072f6:	f7fb fd13 	bl	8002d20 <HAL_GetTick>
 80072fa:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 80072fc:	e012      	b.n	8007324 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 80072fe:	f7fb fd0f 	bl	8002d20 <HAL_GetTick>
 8007302:	4602      	mov	r2, r0
 8007304:	69bb      	ldr	r3, [r7, #24]
 8007306:	1ad3      	subs	r3, r2, r3
 8007308:	2b64      	cmp	r3, #100	; 0x64
 800730a:	d90b      	bls.n	8007324 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007310:	f043 0201 	orr.w	r2, r3, #1
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2201      	movs	r2, #1
 800731c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8007320:	2301      	movs	r3, #1
 8007322:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a31      	ldr	r2, [pc, #196]	; (80073f0 <HAL_I2S_DMAStop+0x330>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d101      	bne.n	8007332 <HAL_I2S_DMAStop+0x272>
 800732e:	4b31      	ldr	r3, [pc, #196]	; (80073f4 <HAL_I2S_DMAStop+0x334>)
 8007330:	e001      	b.n	8007336 <HAL_I2S_DMAStop+0x276>
 8007332:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007336:	689b      	ldr	r3, [r3, #8]
 8007338:	f003 0302 	and.w	r3, r3, #2
 800733c:	2b02      	cmp	r3, #2
 800733e:	d1de      	bne.n	80072fe <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8007340:	e012      	b.n	8007368 <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8007342:	f7fb fced 	bl	8002d20 <HAL_GetTick>
 8007346:	4602      	mov	r2, r0
 8007348:	69bb      	ldr	r3, [r7, #24]
 800734a:	1ad3      	subs	r3, r2, r3
 800734c:	2b64      	cmp	r3, #100	; 0x64
 800734e:	d90b      	bls.n	8007368 <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007354:	f043 0201 	orr.w	r2, r3, #1
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2201      	movs	r2, #1
 8007360:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8007364:	2301      	movs	r3, #1
 8007366:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a20      	ldr	r2, [pc, #128]	; (80073f0 <HAL_I2S_DMAStop+0x330>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d101      	bne.n	8007376 <HAL_I2S_DMAStop+0x2b6>
 8007372:	4b20      	ldr	r3, [pc, #128]	; (80073f4 <HAL_I2S_DMAStop+0x334>)
 8007374:	e001      	b.n	800737a <HAL_I2S_DMAStop+0x2ba>
 8007376:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007380:	2b80      	cmp	r3, #128	; 0x80
 8007382:	d0de      	beq.n	8007342 <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4a19      	ldr	r2, [pc, #100]	; (80073f0 <HAL_I2S_DMAStop+0x330>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d101      	bne.n	8007392 <HAL_I2S_DMAStop+0x2d2>
 800738e:	4b19      	ldr	r3, [pc, #100]	; (80073f4 <HAL_I2S_DMAStop+0x334>)
 8007390:	e001      	b.n	8007396 <HAL_I2S_DMAStop+0x2d6>
 8007392:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007396:	69da      	ldr	r2, [r3, #28]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4914      	ldr	r1, [pc, #80]	; (80073f0 <HAL_I2S_DMAStop+0x330>)
 800739e:	428b      	cmp	r3, r1
 80073a0:	d101      	bne.n	80073a6 <HAL_I2S_DMAStop+0x2e6>
 80073a2:	4b14      	ldr	r3, [pc, #80]	; (80073f4 <HAL_I2S_DMAStop+0x334>)
 80073a4:	e001      	b.n	80073aa <HAL_I2S_DMAStop+0x2ea>
 80073a6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80073aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073ae:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 80073b0:	2300      	movs	r3, #0
 80073b2:	60fb      	str	r3, [r7, #12]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a0d      	ldr	r2, [pc, #52]	; (80073f0 <HAL_I2S_DMAStop+0x330>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d101      	bne.n	80073c2 <HAL_I2S_DMAStop+0x302>
 80073be:	4b0d      	ldr	r3, [pc, #52]	; (80073f4 <HAL_I2S_DMAStop+0x334>)
 80073c0:	e001      	b.n	80073c6 <HAL_I2S_DMAStop+0x306>
 80073c2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80073c6:	689b      	ldr	r3, [r3, #8]
 80073c8:	60fb      	str	r3, [r7, #12]
 80073ca:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a07      	ldr	r2, [pc, #28]	; (80073f0 <HAL_I2S_DMAStop+0x330>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d101      	bne.n	80073da <HAL_I2S_DMAStop+0x31a>
 80073d6:	4b07      	ldr	r3, [pc, #28]	; (80073f4 <HAL_I2S_DMAStop+0x334>)
 80073d8:	e001      	b.n	80073de <HAL_I2S_DMAStop+0x31e>
 80073da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80073de:	685a      	ldr	r2, [r3, #4]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4902      	ldr	r1, [pc, #8]	; (80073f0 <HAL_I2S_DMAStop+0x330>)
 80073e6:	428b      	cmp	r3, r1
 80073e8:	d106      	bne.n	80073f8 <HAL_I2S_DMAStop+0x338>
 80073ea:	4b02      	ldr	r3, [pc, #8]	; (80073f4 <HAL_I2S_DMAStop+0x334>)
 80073ec:	e006      	b.n	80073fc <HAL_I2S_DMAStop+0x33c>
 80073ee:	bf00      	nop
 80073f0:	40003800 	.word	0x40003800
 80073f4:	40003400 	.word	0x40003400
 80073f8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80073fc:	f022 0202 	bic.w	r2, r2, #2
 8007400:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	69da      	ldr	r2, [r3, #28]
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007410:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007412:	2300      	movs	r3, #0
 8007414:	60bb      	str	r3, [r7, #8]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	68db      	ldr	r3, [r3, #12]
 800741c:	60bb      	str	r3, [r7, #8]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	689b      	ldr	r3, [r3, #8]
 8007424:	60bb      	str	r3, [r7, #8]
 8007426:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	685a      	ldr	r2, [r3, #4]
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f022 0201 	bic.w	r2, r2, #1
 8007436:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	685b      	ldr	r3, [r3, #4]
 800743c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007440:	d10c      	bne.n	800745c <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007446:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2201      	movs	r2, #1
 8007452:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 8007456:	2301      	movs	r3, #1
 8007458:	77fb      	strb	r3, [r7, #31]
 800745a:	e002      	b.n	8007462 <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2201      	movs	r2, #1
 8007466:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 800746a:	7ffb      	ldrb	r3, [r7, #31]
}
 800746c:	4618      	mov	r0, r3
 800746e:	3720      	adds	r7, #32
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}

08007474 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007474:	b480      	push	{r7}
 8007476:	b083      	sub	sp, #12
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800747c:	bf00      	nop
 800747e:	370c      	adds	r7, #12
 8007480:	46bd      	mov	sp, r7
 8007482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007486:	4770      	bx	lr

08007488 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 8007488:	b480      	push	{r7}
 800748a:	b083      	sub	sp, #12
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007496:	b2db      	uxtb	r3, r3
}
 8007498:	4618      	mov	r0, r3
 800749a:	370c      	adds	r7, #12
 800749c:	46bd      	mov	sp, r7
 800749e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a2:	4770      	bx	lr

080074a4 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b084      	sub	sp, #16
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074b0:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	69db      	ldr	r3, [r3, #28]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d10e      	bne.n	80074d8 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	685a      	ldr	r2, [r3, #4]
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f022 0202 	bic.w	r2, r2, #2
 80074c8:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2200      	movs	r2, #0
 80074ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2201      	movs	r2, #1
 80074d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80074d8:	68f8      	ldr	r0, [r7, #12]
 80074da:	f7f9 f8df 	bl	800069c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80074de:	bf00      	nop
 80074e0:	3710      	adds	r7, #16
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd80      	pop	{r7, pc}

080074e6 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80074e6:	b580      	push	{r7, lr}
 80074e8:	b084      	sub	sp, #16
 80074ea:	af00      	add	r7, sp, #0
 80074ec:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074f2:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80074f4:	68f8      	ldr	r0, [r7, #12]
 80074f6:	f7f9 f8e3 	bl	80006c0 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80074fa:	bf00      	nop
 80074fc:	3710      	adds	r7, #16
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}

08007502 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8007502:	b580      	push	{r7, lr}
 8007504:	b084      	sub	sp, #16
 8007506:	af00      	add	r7, sp, #0
 8007508:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800750e:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	685a      	ldr	r2, [r3, #4]
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f022 0203 	bic.w	r2, r2, #3
 800751e:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2200      	movs	r2, #0
 8007524:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2200      	movs	r2, #0
 800752a:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2201      	movs	r2, #1
 8007530:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007538:	f043 0208 	orr.w	r2, r3, #8
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8007540:	68f8      	ldr	r0, [r7, #12]
 8007542:	f7f9 fa2d 	bl	80009a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8007546:	bf00      	nop
 8007548:	3710      	adds	r7, #16
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}

0800754e <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800754e:	b580      	push	{r7, lr}
 8007550:	b082      	sub	sp, #8
 8007552:	af00      	add	r7, sp, #0
 8007554:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800755a:	881a      	ldrh	r2, [r3, #0]
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007566:	1c9a      	adds	r2, r3, #2
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007570:	b29b      	uxth	r3, r3
 8007572:	3b01      	subs	r3, #1
 8007574:	b29a      	uxth	r2, r3
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800757e:	b29b      	uxth	r3, r3
 8007580:	2b00      	cmp	r3, #0
 8007582:	d10e      	bne.n	80075a2 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	685a      	ldr	r2, [r3, #4]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007592:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2201      	movs	r2, #1
 8007598:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	f7f9 f87d 	bl	800069c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80075a2:	bf00      	nop
 80075a4:	3708      	adds	r7, #8
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}

080075aa <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80075aa:	b580      	push	{r7, lr}
 80075ac:	b082      	sub	sp, #8
 80075ae:	af00      	add	r7, sp, #0
 80075b0:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	68da      	ldr	r2, [r3, #12]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075bc:	b292      	uxth	r2, r2
 80075be:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075c4:	1c9a      	adds	r2, r3, #2
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80075ce:	b29b      	uxth	r3, r3
 80075d0:	3b01      	subs	r3, #1
 80075d2:	b29a      	uxth	r2, r3
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80075dc:	b29b      	uxth	r3, r3
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d10e      	bne.n	8007600 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	685a      	ldr	r2, [r3, #4]
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80075f0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2201      	movs	r2, #1
 80075f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80075fa:	6878      	ldr	r0, [r7, #4]
 80075fc:	f7ff ff3a 	bl	8007474 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007600:	bf00      	nop
 8007602:	3708      	adds	r7, #8
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b086      	sub	sp, #24
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	689b      	ldr	r3, [r3, #8]
 8007616:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800761e:	b2db      	uxtb	r3, r3
 8007620:	2b04      	cmp	r3, #4
 8007622:	d13a      	bne.n	800769a <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8007624:	697b      	ldr	r3, [r7, #20]
 8007626:	f003 0301 	and.w	r3, r3, #1
 800762a:	2b01      	cmp	r3, #1
 800762c:	d109      	bne.n	8007642 <I2S_IRQHandler+0x3a>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007638:	2b40      	cmp	r3, #64	; 0x40
 800763a:	d102      	bne.n	8007642 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f7ff ffb4 	bl	80075aa <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007648:	2b40      	cmp	r3, #64	; 0x40
 800764a:	d126      	bne.n	800769a <I2S_IRQHandler+0x92>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	f003 0320 	and.w	r3, r3, #32
 8007656:	2b20      	cmp	r3, #32
 8007658:	d11f      	bne.n	800769a <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	685a      	ldr	r2, [r3, #4]
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007668:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800766a:	2300      	movs	r3, #0
 800766c:	613b      	str	r3, [r7, #16]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	68db      	ldr	r3, [r3, #12]
 8007674:	613b      	str	r3, [r7, #16]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	689b      	ldr	r3, [r3, #8]
 800767c:	613b      	str	r3, [r7, #16]
 800767e:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2201      	movs	r2, #1
 8007684:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800768c:	f043 0202 	orr.w	r2, r3, #2
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f7f9 f983 	bl	80009a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80076a0:	b2db      	uxtb	r3, r3
 80076a2:	2b03      	cmp	r3, #3
 80076a4:	d136      	bne.n	8007714 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80076a6:	697b      	ldr	r3, [r7, #20]
 80076a8:	f003 0302 	and.w	r3, r3, #2
 80076ac:	2b02      	cmp	r3, #2
 80076ae:	d109      	bne.n	80076c4 <I2S_IRQHandler+0xbc>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	685b      	ldr	r3, [r3, #4]
 80076b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076ba:	2b80      	cmp	r3, #128	; 0x80
 80076bc:	d102      	bne.n	80076c4 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f7ff ff45 	bl	800754e <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	f003 0308 	and.w	r3, r3, #8
 80076ca:	2b08      	cmp	r3, #8
 80076cc:	d122      	bne.n	8007714 <I2S_IRQHandler+0x10c>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	f003 0320 	and.w	r3, r3, #32
 80076d8:	2b20      	cmp	r3, #32
 80076da:	d11b      	bne.n	8007714 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	685a      	ldr	r2, [r3, #4]
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80076ea:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80076ec:	2300      	movs	r3, #0
 80076ee:	60fb      	str	r3, [r7, #12]
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	689b      	ldr	r3, [r3, #8]
 80076f6:	60fb      	str	r3, [r7, #12]
 80076f8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2201      	movs	r2, #1
 80076fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007706:	f043 0204 	orr.w	r2, r3, #4
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	f7f9 f946 	bl	80009a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007714:	bf00      	nop
 8007716:	3718      	adds	r7, #24
 8007718:	46bd      	mov	sp, r7
 800771a:	bd80      	pop	{r7, pc}

0800771c <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b086      	sub	sp, #24
 8007720:	af00      	add	r7, sp, #0
 8007722:	60f8      	str	r0, [r7, #12]
 8007724:	60b9      	str	r1, [r7, #8]
 8007726:	603b      	str	r3, [r7, #0]
 8007728:	4613      	mov	r3, r2
 800772a:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 800772c:	f7fb faf8 	bl	8002d20 <HAL_GetTick>
 8007730:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8007732:	e018      	b.n	8007766 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800773a:	d014      	beq.n	8007766 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 800773c:	f7fb faf0 	bl	8002d20 <HAL_GetTick>
 8007740:	4602      	mov	r2, r0
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	1ad3      	subs	r3, r2, r3
 8007746:	683a      	ldr	r2, [r7, #0]
 8007748:	429a      	cmp	r2, r3
 800774a:	d902      	bls.n	8007752 <I2S_WaitFlagStateUntilTimeout+0x36>
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d109      	bne.n	8007766 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	2201      	movs	r2, #1
 8007756:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	2200      	movs	r2, #0
 800775e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8007762:	2303      	movs	r3, #3
 8007764:	e00f      	b.n	8007786 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	689a      	ldr	r2, [r3, #8]
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	4013      	ands	r3, r2
 8007770:	68ba      	ldr	r2, [r7, #8]
 8007772:	429a      	cmp	r2, r3
 8007774:	bf0c      	ite	eq
 8007776:	2301      	moveq	r3, #1
 8007778:	2300      	movne	r3, #0
 800777a:	b2db      	uxtb	r3, r3
 800777c:	461a      	mov	r2, r3
 800777e:	79fb      	ldrb	r3, [r7, #7]
 8007780:	429a      	cmp	r2, r3
 8007782:	d1d7      	bne.n	8007734 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8007784:	2300      	movs	r3, #0
}
 8007786:	4618      	mov	r0, r3
 8007788:	3718      	adds	r7, #24
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}
	...

08007790 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b088      	sub	sp, #32
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	689b      	ldr	r3, [r3, #8]
 800779e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	4a92      	ldr	r2, [pc, #584]	; (80079f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d101      	bne.n	80077ae <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80077aa:	4b92      	ldr	r3, [pc, #584]	; (80079f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80077ac:	e001      	b.n	80077b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80077ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80077b2:	689b      	ldr	r3, [r3, #8]
 80077b4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	685b      	ldr	r3, [r3, #4]
 80077bc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a8b      	ldr	r2, [pc, #556]	; (80079f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d101      	bne.n	80077cc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80077c8:	4b8a      	ldr	r3, [pc, #552]	; (80079f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80077ca:	e001      	b.n	80077d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80077cc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	685b      	ldr	r3, [r3, #4]
 80077d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80077dc:	d004      	beq.n	80077e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	f040 8099 	bne.w	800791a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80077e8:	69fb      	ldr	r3, [r7, #28]
 80077ea:	f003 0302 	and.w	r3, r3, #2
 80077ee:	2b02      	cmp	r3, #2
 80077f0:	d107      	bne.n	8007802 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d002      	beq.n	8007802 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f000 f925 	bl	8007a4c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8007802:	69bb      	ldr	r3, [r7, #24]
 8007804:	f003 0301 	and.w	r3, r3, #1
 8007808:	2b01      	cmp	r3, #1
 800780a:	d107      	bne.n	800781c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800780c:	693b      	ldr	r3, [r7, #16]
 800780e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007812:	2b00      	cmp	r3, #0
 8007814:	d002      	beq.n	800781c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8007816:	6878      	ldr	r0, [r7, #4]
 8007818:	f000 f9c8 	bl	8007bac <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800781c:	69bb      	ldr	r3, [r7, #24]
 800781e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007822:	2b40      	cmp	r3, #64	; 0x40
 8007824:	d13a      	bne.n	800789c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8007826:	693b      	ldr	r3, [r7, #16]
 8007828:	f003 0320 	and.w	r3, r3, #32
 800782c:	2b00      	cmp	r3, #0
 800782e:	d035      	beq.n	800789c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	4a6e      	ldr	r2, [pc, #440]	; (80079f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d101      	bne.n	800783e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800783a:	4b6e      	ldr	r3, [pc, #440]	; (80079f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800783c:	e001      	b.n	8007842 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800783e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007842:	685a      	ldr	r2, [r3, #4]
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	4969      	ldr	r1, [pc, #420]	; (80079f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800784a:	428b      	cmp	r3, r1
 800784c:	d101      	bne.n	8007852 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800784e:	4b69      	ldr	r3, [pc, #420]	; (80079f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007850:	e001      	b.n	8007856 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8007852:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007856:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800785a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	685a      	ldr	r2, [r3, #4]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800786a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800786c:	2300      	movs	r3, #0
 800786e:	60fb      	str	r3, [r7, #12]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	68db      	ldr	r3, [r3, #12]
 8007876:	60fb      	str	r3, [r7, #12]
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	689b      	ldr	r3, [r3, #8]
 800787e:	60fb      	str	r3, [r7, #12]
 8007880:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2201      	movs	r2, #1
 8007886:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800788e:	f043 0202 	orr.w	r2, r3, #2
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	f7f9 f882 	bl	80009a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800789c:	69fb      	ldr	r3, [r7, #28]
 800789e:	f003 0308 	and.w	r3, r3, #8
 80078a2:	2b08      	cmp	r3, #8
 80078a4:	f040 80c3 	bne.w	8007a2e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	f003 0320 	and.w	r3, r3, #32
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	f000 80bd 	beq.w	8007a2e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	685a      	ldr	r2, [r3, #4]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80078c2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	4a49      	ldr	r2, [pc, #292]	; (80079f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d101      	bne.n	80078d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80078ce:	4b49      	ldr	r3, [pc, #292]	; (80079f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80078d0:	e001      	b.n	80078d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80078d2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80078d6:	685a      	ldr	r2, [r3, #4]
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4944      	ldr	r1, [pc, #272]	; (80079f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80078de:	428b      	cmp	r3, r1
 80078e0:	d101      	bne.n	80078e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80078e2:	4b44      	ldr	r3, [pc, #272]	; (80079f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80078e4:	e001      	b.n	80078ea <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80078e6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80078ea:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80078ee:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80078f0:	2300      	movs	r3, #0
 80078f2:	60bb      	str	r3, [r7, #8]
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	689b      	ldr	r3, [r3, #8]
 80078fa:	60bb      	str	r3, [r7, #8]
 80078fc:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2201      	movs	r2, #1
 8007902:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800790a:	f043 0204 	orr.w	r2, r3, #4
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f7f9 f844 	bl	80009a0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007918:	e089      	b.n	8007a2e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800791a:	69bb      	ldr	r3, [r7, #24]
 800791c:	f003 0302 	and.w	r3, r3, #2
 8007920:	2b02      	cmp	r3, #2
 8007922:	d107      	bne.n	8007934 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8007924:	693b      	ldr	r3, [r7, #16]
 8007926:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800792a:	2b00      	cmp	r3, #0
 800792c:	d002      	beq.n	8007934 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f000 f8be 	bl	8007ab0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8007934:	69fb      	ldr	r3, [r7, #28]
 8007936:	f003 0301 	and.w	r3, r3, #1
 800793a:	2b01      	cmp	r3, #1
 800793c:	d107      	bne.n	800794e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007944:	2b00      	cmp	r3, #0
 8007946:	d002      	beq.n	800794e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f000 f8fd 	bl	8007b48 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800794e:	69fb      	ldr	r3, [r7, #28]
 8007950:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007954:	2b40      	cmp	r3, #64	; 0x40
 8007956:	d12f      	bne.n	80079b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	f003 0320 	and.w	r3, r3, #32
 800795e:	2b00      	cmp	r3, #0
 8007960:	d02a      	beq.n	80079b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	685a      	ldr	r2, [r3, #4]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007970:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	4a1e      	ldr	r2, [pc, #120]	; (80079f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d101      	bne.n	8007980 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800797c:	4b1d      	ldr	r3, [pc, #116]	; (80079f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800797e:	e001      	b.n	8007984 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8007980:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007984:	685a      	ldr	r2, [r3, #4]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	4919      	ldr	r1, [pc, #100]	; (80079f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800798c:	428b      	cmp	r3, r1
 800798e:	d101      	bne.n	8007994 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8007990:	4b18      	ldr	r3, [pc, #96]	; (80079f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007992:	e001      	b.n	8007998 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8007994:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007998:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800799c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2201      	movs	r2, #1
 80079a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079aa:	f043 0202 	orr.w	r2, r3, #2
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f7f8 fff4 	bl	80009a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80079b8:	69bb      	ldr	r3, [r7, #24]
 80079ba:	f003 0308 	and.w	r3, r3, #8
 80079be:	2b08      	cmp	r3, #8
 80079c0:	d136      	bne.n	8007a30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	f003 0320 	and.w	r3, r3, #32
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d031      	beq.n	8007a30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4a07      	ldr	r2, [pc, #28]	; (80079f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d101      	bne.n	80079da <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80079d6:	4b07      	ldr	r3, [pc, #28]	; (80079f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80079d8:	e001      	b.n	80079de <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80079da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80079de:	685a      	ldr	r2, [r3, #4]
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	4902      	ldr	r1, [pc, #8]	; (80079f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80079e6:	428b      	cmp	r3, r1
 80079e8:	d106      	bne.n	80079f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80079ea:	4b02      	ldr	r3, [pc, #8]	; (80079f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80079ec:	e006      	b.n	80079fc <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80079ee:	bf00      	nop
 80079f0:	40003800 	.word	0x40003800
 80079f4:	40003400 	.word	0x40003400
 80079f8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80079fc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007a00:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	685a      	ldr	r2, [r3, #4]
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007a10:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2201      	movs	r2, #1
 8007a16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a1e:	f043 0204 	orr.w	r2, r3, #4
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f7f8 ffba 	bl	80009a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007a2c:	e000      	b.n	8007a30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007a2e:	bf00      	nop
}
 8007a30:	bf00      	nop
 8007a32:	3720      	adds	r7, #32
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}

08007a38 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b083      	sub	sp, #12
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8007a40:	bf00      	nop
 8007a42:	370c      	adds	r7, #12
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr

08007a4c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b082      	sub	sp, #8
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a58:	1c99      	adds	r1, r3, #2
 8007a5a:	687a      	ldr	r2, [r7, #4]
 8007a5c:	6251      	str	r1, [r2, #36]	; 0x24
 8007a5e:	881a      	ldrh	r2, [r3, #0]
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a6a:	b29b      	uxth	r3, r3
 8007a6c:	3b01      	subs	r3, #1
 8007a6e:	b29a      	uxth	r2, r3
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a78:	b29b      	uxth	r3, r3
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d113      	bne.n	8007aa6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	685a      	ldr	r2, [r3, #4]
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007a8c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007a92:	b29b      	uxth	r3, r3
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d106      	bne.n	8007aa6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2201      	movs	r2, #1
 8007a9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007aa0:	6878      	ldr	r0, [r7, #4]
 8007aa2:	f7ff ffc9 	bl	8007a38 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007aa6:	bf00      	nop
 8007aa8:	3708      	adds	r7, #8
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}
	...

08007ab0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b082      	sub	sp, #8
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007abc:	1c99      	adds	r1, r3, #2
 8007abe:	687a      	ldr	r2, [r7, #4]
 8007ac0:	6251      	str	r1, [r2, #36]	; 0x24
 8007ac2:	8819      	ldrh	r1, [r3, #0]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4a1d      	ldr	r2, [pc, #116]	; (8007b40 <I2SEx_TxISR_I2SExt+0x90>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d101      	bne.n	8007ad2 <I2SEx_TxISR_I2SExt+0x22>
 8007ace:	4b1d      	ldr	r3, [pc, #116]	; (8007b44 <I2SEx_TxISR_I2SExt+0x94>)
 8007ad0:	e001      	b.n	8007ad6 <I2SEx_TxISR_I2SExt+0x26>
 8007ad2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007ad6:	460a      	mov	r2, r1
 8007ad8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	3b01      	subs	r3, #1
 8007ae2:	b29a      	uxth	r2, r3
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007aec:	b29b      	uxth	r3, r3
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d121      	bne.n	8007b36 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	4a12      	ldr	r2, [pc, #72]	; (8007b40 <I2SEx_TxISR_I2SExt+0x90>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d101      	bne.n	8007b00 <I2SEx_TxISR_I2SExt+0x50>
 8007afc:	4b11      	ldr	r3, [pc, #68]	; (8007b44 <I2SEx_TxISR_I2SExt+0x94>)
 8007afe:	e001      	b.n	8007b04 <I2SEx_TxISR_I2SExt+0x54>
 8007b00:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007b04:	685a      	ldr	r2, [r3, #4]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	490d      	ldr	r1, [pc, #52]	; (8007b40 <I2SEx_TxISR_I2SExt+0x90>)
 8007b0c:	428b      	cmp	r3, r1
 8007b0e:	d101      	bne.n	8007b14 <I2SEx_TxISR_I2SExt+0x64>
 8007b10:	4b0c      	ldr	r3, [pc, #48]	; (8007b44 <I2SEx_TxISR_I2SExt+0x94>)
 8007b12:	e001      	b.n	8007b18 <I2SEx_TxISR_I2SExt+0x68>
 8007b14:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007b18:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007b1c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007b22:	b29b      	uxth	r3, r3
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d106      	bne.n	8007b36 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007b30:	6878      	ldr	r0, [r7, #4]
 8007b32:	f7ff ff81 	bl	8007a38 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007b36:	bf00      	nop
 8007b38:	3708      	adds	r7, #8
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}
 8007b3e:	bf00      	nop
 8007b40:	40003800 	.word	0x40003800
 8007b44:	40003400 	.word	0x40003400

08007b48 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b082      	sub	sp, #8
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	68d8      	ldr	r0, [r3, #12]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b5a:	1c99      	adds	r1, r3, #2
 8007b5c:	687a      	ldr	r2, [r7, #4]
 8007b5e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8007b60:	b282      	uxth	r2, r0
 8007b62:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007b68:	b29b      	uxth	r3, r3
 8007b6a:	3b01      	subs	r3, #1
 8007b6c:	b29a      	uxth	r2, r3
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007b76:	b29b      	uxth	r3, r3
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d113      	bne.n	8007ba4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	685a      	ldr	r2, [r3, #4]
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007b8a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b90:	b29b      	uxth	r3, r3
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d106      	bne.n	8007ba4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2201      	movs	r2, #1
 8007b9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007b9e:	6878      	ldr	r0, [r7, #4]
 8007ba0:	f7ff ff4a 	bl	8007a38 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007ba4:	bf00      	nop
 8007ba6:	3708      	adds	r7, #8
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	bd80      	pop	{r7, pc}

08007bac <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b082      	sub	sp, #8
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	4a20      	ldr	r2, [pc, #128]	; (8007c3c <I2SEx_RxISR_I2SExt+0x90>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d101      	bne.n	8007bc2 <I2SEx_RxISR_I2SExt+0x16>
 8007bbe:	4b20      	ldr	r3, [pc, #128]	; (8007c40 <I2SEx_RxISR_I2SExt+0x94>)
 8007bc0:	e001      	b.n	8007bc6 <I2SEx_RxISR_I2SExt+0x1a>
 8007bc2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007bc6:	68d8      	ldr	r0, [r3, #12]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bcc:	1c99      	adds	r1, r3, #2
 8007bce:	687a      	ldr	r2, [r7, #4]
 8007bd0:	62d1      	str	r1, [r2, #44]	; 0x2c
 8007bd2:	b282      	uxth	r2, r0
 8007bd4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	3b01      	subs	r3, #1
 8007bde:	b29a      	uxth	r2, r3
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007be8:	b29b      	uxth	r3, r3
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d121      	bne.n	8007c32 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	4a12      	ldr	r2, [pc, #72]	; (8007c3c <I2SEx_RxISR_I2SExt+0x90>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d101      	bne.n	8007bfc <I2SEx_RxISR_I2SExt+0x50>
 8007bf8:	4b11      	ldr	r3, [pc, #68]	; (8007c40 <I2SEx_RxISR_I2SExt+0x94>)
 8007bfa:	e001      	b.n	8007c00 <I2SEx_RxISR_I2SExt+0x54>
 8007bfc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007c00:	685a      	ldr	r2, [r3, #4]
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	490d      	ldr	r1, [pc, #52]	; (8007c3c <I2SEx_RxISR_I2SExt+0x90>)
 8007c08:	428b      	cmp	r3, r1
 8007c0a:	d101      	bne.n	8007c10 <I2SEx_RxISR_I2SExt+0x64>
 8007c0c:	4b0c      	ldr	r3, [pc, #48]	; (8007c40 <I2SEx_RxISR_I2SExt+0x94>)
 8007c0e:	e001      	b.n	8007c14 <I2SEx_RxISR_I2SExt+0x68>
 8007c10:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007c14:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007c18:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c1e:	b29b      	uxth	r3, r3
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d106      	bne.n	8007c32 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2201      	movs	r2, #1
 8007c28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f7ff ff03 	bl	8007a38 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007c32:	bf00      	nop
 8007c34:	3708      	adds	r7, #8
 8007c36:	46bd      	mov	sp, r7
 8007c38:	bd80      	pop	{r7, pc}
 8007c3a:	bf00      	nop
 8007c3c:	40003800 	.word	0x40003800
 8007c40:	40003400 	.word	0x40003400

08007c44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b086      	sub	sp, #24
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d101      	bne.n	8007c56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007c52:	2301      	movs	r3, #1
 8007c54:	e267      	b.n	8008126 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f003 0301 	and.w	r3, r3, #1
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d075      	beq.n	8007d4e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007c62:	4b88      	ldr	r3, [pc, #544]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007c64:	689b      	ldr	r3, [r3, #8]
 8007c66:	f003 030c 	and.w	r3, r3, #12
 8007c6a:	2b04      	cmp	r3, #4
 8007c6c:	d00c      	beq.n	8007c88 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007c6e:	4b85      	ldr	r3, [pc, #532]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007c76:	2b08      	cmp	r3, #8
 8007c78:	d112      	bne.n	8007ca0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007c7a:	4b82      	ldr	r3, [pc, #520]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c82:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007c86:	d10b      	bne.n	8007ca0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007c88:	4b7e      	ldr	r3, [pc, #504]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d05b      	beq.n	8007d4c <HAL_RCC_OscConfig+0x108>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	685b      	ldr	r3, [r3, #4]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d157      	bne.n	8007d4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	e242      	b.n	8008126 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	685b      	ldr	r3, [r3, #4]
 8007ca4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ca8:	d106      	bne.n	8007cb8 <HAL_RCC_OscConfig+0x74>
 8007caa:	4b76      	ldr	r3, [pc, #472]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	4a75      	ldr	r2, [pc, #468]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007cb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007cb4:	6013      	str	r3, [r2, #0]
 8007cb6:	e01d      	b.n	8007cf4 <HAL_RCC_OscConfig+0xb0>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007cc0:	d10c      	bne.n	8007cdc <HAL_RCC_OscConfig+0x98>
 8007cc2:	4b70      	ldr	r3, [pc, #448]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	4a6f      	ldr	r2, [pc, #444]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007cc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007ccc:	6013      	str	r3, [r2, #0]
 8007cce:	4b6d      	ldr	r3, [pc, #436]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	4a6c      	ldr	r2, [pc, #432]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007cd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007cd8:	6013      	str	r3, [r2, #0]
 8007cda:	e00b      	b.n	8007cf4 <HAL_RCC_OscConfig+0xb0>
 8007cdc:	4b69      	ldr	r3, [pc, #420]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4a68      	ldr	r2, [pc, #416]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007ce2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ce6:	6013      	str	r3, [r2, #0]
 8007ce8:	4b66      	ldr	r3, [pc, #408]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a65      	ldr	r2, [pc, #404]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007cee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007cf2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d013      	beq.n	8007d24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007cfc:	f7fb f810 	bl	8002d20 <HAL_GetTick>
 8007d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d02:	e008      	b.n	8007d16 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007d04:	f7fb f80c 	bl	8002d20 <HAL_GetTick>
 8007d08:	4602      	mov	r2, r0
 8007d0a:	693b      	ldr	r3, [r7, #16]
 8007d0c:	1ad3      	subs	r3, r2, r3
 8007d0e:	2b64      	cmp	r3, #100	; 0x64
 8007d10:	d901      	bls.n	8007d16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007d12:	2303      	movs	r3, #3
 8007d14:	e207      	b.n	8008126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d16:	4b5b      	ldr	r3, [pc, #364]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d0f0      	beq.n	8007d04 <HAL_RCC_OscConfig+0xc0>
 8007d22:	e014      	b.n	8007d4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d24:	f7fa fffc 	bl	8002d20 <HAL_GetTick>
 8007d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007d2a:	e008      	b.n	8007d3e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007d2c:	f7fa fff8 	bl	8002d20 <HAL_GetTick>
 8007d30:	4602      	mov	r2, r0
 8007d32:	693b      	ldr	r3, [r7, #16]
 8007d34:	1ad3      	subs	r3, r2, r3
 8007d36:	2b64      	cmp	r3, #100	; 0x64
 8007d38:	d901      	bls.n	8007d3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007d3a:	2303      	movs	r3, #3
 8007d3c:	e1f3      	b.n	8008126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007d3e:	4b51      	ldr	r3, [pc, #324]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d1f0      	bne.n	8007d2c <HAL_RCC_OscConfig+0xe8>
 8007d4a:	e000      	b.n	8007d4e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f003 0302 	and.w	r3, r3, #2
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d063      	beq.n	8007e22 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007d5a:	4b4a      	ldr	r3, [pc, #296]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007d5c:	689b      	ldr	r3, [r3, #8]
 8007d5e:	f003 030c 	and.w	r3, r3, #12
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d00b      	beq.n	8007d7e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007d66:	4b47      	ldr	r3, [pc, #284]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007d68:	689b      	ldr	r3, [r3, #8]
 8007d6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007d6e:	2b08      	cmp	r3, #8
 8007d70:	d11c      	bne.n	8007dac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007d72:	4b44      	ldr	r3, [pc, #272]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007d74:	685b      	ldr	r3, [r3, #4]
 8007d76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d116      	bne.n	8007dac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007d7e:	4b41      	ldr	r3, [pc, #260]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f003 0302 	and.w	r3, r3, #2
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d005      	beq.n	8007d96 <HAL_RCC_OscConfig+0x152>
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	68db      	ldr	r3, [r3, #12]
 8007d8e:	2b01      	cmp	r3, #1
 8007d90:	d001      	beq.n	8007d96 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007d92:	2301      	movs	r3, #1
 8007d94:	e1c7      	b.n	8008126 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d96:	4b3b      	ldr	r3, [pc, #236]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	691b      	ldr	r3, [r3, #16]
 8007da2:	00db      	lsls	r3, r3, #3
 8007da4:	4937      	ldr	r1, [pc, #220]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007da6:	4313      	orrs	r3, r2
 8007da8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007daa:	e03a      	b.n	8007e22 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	68db      	ldr	r3, [r3, #12]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d020      	beq.n	8007df6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007db4:	4b34      	ldr	r3, [pc, #208]	; (8007e88 <HAL_RCC_OscConfig+0x244>)
 8007db6:	2201      	movs	r2, #1
 8007db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dba:	f7fa ffb1 	bl	8002d20 <HAL_GetTick>
 8007dbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007dc0:	e008      	b.n	8007dd4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007dc2:	f7fa ffad 	bl	8002d20 <HAL_GetTick>
 8007dc6:	4602      	mov	r2, r0
 8007dc8:	693b      	ldr	r3, [r7, #16]
 8007dca:	1ad3      	subs	r3, r2, r3
 8007dcc:	2b02      	cmp	r3, #2
 8007dce:	d901      	bls.n	8007dd4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007dd0:	2303      	movs	r3, #3
 8007dd2:	e1a8      	b.n	8008126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007dd4:	4b2b      	ldr	r3, [pc, #172]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f003 0302 	and.w	r3, r3, #2
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d0f0      	beq.n	8007dc2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007de0:	4b28      	ldr	r3, [pc, #160]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	691b      	ldr	r3, [r3, #16]
 8007dec:	00db      	lsls	r3, r3, #3
 8007dee:	4925      	ldr	r1, [pc, #148]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007df0:	4313      	orrs	r3, r2
 8007df2:	600b      	str	r3, [r1, #0]
 8007df4:	e015      	b.n	8007e22 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007df6:	4b24      	ldr	r3, [pc, #144]	; (8007e88 <HAL_RCC_OscConfig+0x244>)
 8007df8:	2200      	movs	r2, #0
 8007dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dfc:	f7fa ff90 	bl	8002d20 <HAL_GetTick>
 8007e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007e02:	e008      	b.n	8007e16 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007e04:	f7fa ff8c 	bl	8002d20 <HAL_GetTick>
 8007e08:	4602      	mov	r2, r0
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	1ad3      	subs	r3, r2, r3
 8007e0e:	2b02      	cmp	r3, #2
 8007e10:	d901      	bls.n	8007e16 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007e12:	2303      	movs	r3, #3
 8007e14:	e187      	b.n	8008126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007e16:	4b1b      	ldr	r3, [pc, #108]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f003 0302 	and.w	r3, r3, #2
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d1f0      	bne.n	8007e04 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f003 0308 	and.w	r3, r3, #8
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d036      	beq.n	8007e9c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	695b      	ldr	r3, [r3, #20]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d016      	beq.n	8007e64 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007e36:	4b15      	ldr	r3, [pc, #84]	; (8007e8c <HAL_RCC_OscConfig+0x248>)
 8007e38:	2201      	movs	r2, #1
 8007e3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e3c:	f7fa ff70 	bl	8002d20 <HAL_GetTick>
 8007e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007e42:	e008      	b.n	8007e56 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007e44:	f7fa ff6c 	bl	8002d20 <HAL_GetTick>
 8007e48:	4602      	mov	r2, r0
 8007e4a:	693b      	ldr	r3, [r7, #16]
 8007e4c:	1ad3      	subs	r3, r2, r3
 8007e4e:	2b02      	cmp	r3, #2
 8007e50:	d901      	bls.n	8007e56 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007e52:	2303      	movs	r3, #3
 8007e54:	e167      	b.n	8008126 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007e56:	4b0b      	ldr	r3, [pc, #44]	; (8007e84 <HAL_RCC_OscConfig+0x240>)
 8007e58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e5a:	f003 0302 	and.w	r3, r3, #2
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d0f0      	beq.n	8007e44 <HAL_RCC_OscConfig+0x200>
 8007e62:	e01b      	b.n	8007e9c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007e64:	4b09      	ldr	r3, [pc, #36]	; (8007e8c <HAL_RCC_OscConfig+0x248>)
 8007e66:	2200      	movs	r2, #0
 8007e68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007e6a:	f7fa ff59 	bl	8002d20 <HAL_GetTick>
 8007e6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007e70:	e00e      	b.n	8007e90 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007e72:	f7fa ff55 	bl	8002d20 <HAL_GetTick>
 8007e76:	4602      	mov	r2, r0
 8007e78:	693b      	ldr	r3, [r7, #16]
 8007e7a:	1ad3      	subs	r3, r2, r3
 8007e7c:	2b02      	cmp	r3, #2
 8007e7e:	d907      	bls.n	8007e90 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007e80:	2303      	movs	r3, #3
 8007e82:	e150      	b.n	8008126 <HAL_RCC_OscConfig+0x4e2>
 8007e84:	40023800 	.word	0x40023800
 8007e88:	42470000 	.word	0x42470000
 8007e8c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007e90:	4b88      	ldr	r3, [pc, #544]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8007e92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e94:	f003 0302 	and.w	r3, r3, #2
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d1ea      	bne.n	8007e72 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f003 0304 	and.w	r3, r3, #4
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	f000 8097 	beq.w	8007fd8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007eaa:	2300      	movs	r3, #0
 8007eac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007eae:	4b81      	ldr	r3, [pc, #516]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8007eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d10f      	bne.n	8007eda <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007eba:	2300      	movs	r3, #0
 8007ebc:	60bb      	str	r3, [r7, #8]
 8007ebe:	4b7d      	ldr	r3, [pc, #500]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8007ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ec2:	4a7c      	ldr	r2, [pc, #496]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8007ec4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ec8:	6413      	str	r3, [r2, #64]	; 0x40
 8007eca:	4b7a      	ldr	r3, [pc, #488]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8007ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ed2:	60bb      	str	r3, [r7, #8]
 8007ed4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007eda:	4b77      	ldr	r3, [pc, #476]	; (80080b8 <HAL_RCC_OscConfig+0x474>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d118      	bne.n	8007f18 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007ee6:	4b74      	ldr	r3, [pc, #464]	; (80080b8 <HAL_RCC_OscConfig+0x474>)
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	4a73      	ldr	r2, [pc, #460]	; (80080b8 <HAL_RCC_OscConfig+0x474>)
 8007eec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ef0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007ef2:	f7fa ff15 	bl	8002d20 <HAL_GetTick>
 8007ef6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ef8:	e008      	b.n	8007f0c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007efa:	f7fa ff11 	bl	8002d20 <HAL_GetTick>
 8007efe:	4602      	mov	r2, r0
 8007f00:	693b      	ldr	r3, [r7, #16]
 8007f02:	1ad3      	subs	r3, r2, r3
 8007f04:	2b02      	cmp	r3, #2
 8007f06:	d901      	bls.n	8007f0c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007f08:	2303      	movs	r3, #3
 8007f0a:	e10c      	b.n	8008126 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f0c:	4b6a      	ldr	r3, [pc, #424]	; (80080b8 <HAL_RCC_OscConfig+0x474>)
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d0f0      	beq.n	8007efa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	689b      	ldr	r3, [r3, #8]
 8007f1c:	2b01      	cmp	r3, #1
 8007f1e:	d106      	bne.n	8007f2e <HAL_RCC_OscConfig+0x2ea>
 8007f20:	4b64      	ldr	r3, [pc, #400]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8007f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f24:	4a63      	ldr	r2, [pc, #396]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8007f26:	f043 0301 	orr.w	r3, r3, #1
 8007f2a:	6713      	str	r3, [r2, #112]	; 0x70
 8007f2c:	e01c      	b.n	8007f68 <HAL_RCC_OscConfig+0x324>
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	689b      	ldr	r3, [r3, #8]
 8007f32:	2b05      	cmp	r3, #5
 8007f34:	d10c      	bne.n	8007f50 <HAL_RCC_OscConfig+0x30c>
 8007f36:	4b5f      	ldr	r3, [pc, #380]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8007f38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f3a:	4a5e      	ldr	r2, [pc, #376]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8007f3c:	f043 0304 	orr.w	r3, r3, #4
 8007f40:	6713      	str	r3, [r2, #112]	; 0x70
 8007f42:	4b5c      	ldr	r3, [pc, #368]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8007f44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f46:	4a5b      	ldr	r2, [pc, #364]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8007f48:	f043 0301 	orr.w	r3, r3, #1
 8007f4c:	6713      	str	r3, [r2, #112]	; 0x70
 8007f4e:	e00b      	b.n	8007f68 <HAL_RCC_OscConfig+0x324>
 8007f50:	4b58      	ldr	r3, [pc, #352]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8007f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f54:	4a57      	ldr	r2, [pc, #348]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8007f56:	f023 0301 	bic.w	r3, r3, #1
 8007f5a:	6713      	str	r3, [r2, #112]	; 0x70
 8007f5c:	4b55      	ldr	r3, [pc, #340]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8007f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f60:	4a54      	ldr	r2, [pc, #336]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8007f62:	f023 0304 	bic.w	r3, r3, #4
 8007f66:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	689b      	ldr	r3, [r3, #8]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d015      	beq.n	8007f9c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f70:	f7fa fed6 	bl	8002d20 <HAL_GetTick>
 8007f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f76:	e00a      	b.n	8007f8e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007f78:	f7fa fed2 	bl	8002d20 <HAL_GetTick>
 8007f7c:	4602      	mov	r2, r0
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	1ad3      	subs	r3, r2, r3
 8007f82:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d901      	bls.n	8007f8e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007f8a:	2303      	movs	r3, #3
 8007f8c:	e0cb      	b.n	8008126 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f8e:	4b49      	ldr	r3, [pc, #292]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8007f90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f92:	f003 0302 	and.w	r3, r3, #2
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d0ee      	beq.n	8007f78 <HAL_RCC_OscConfig+0x334>
 8007f9a:	e014      	b.n	8007fc6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007f9c:	f7fa fec0 	bl	8002d20 <HAL_GetTick>
 8007fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007fa2:	e00a      	b.n	8007fba <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007fa4:	f7fa febc 	bl	8002d20 <HAL_GetTick>
 8007fa8:	4602      	mov	r2, r0
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	1ad3      	subs	r3, r2, r3
 8007fae:	f241 3288 	movw	r2, #5000	; 0x1388
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d901      	bls.n	8007fba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007fb6:	2303      	movs	r3, #3
 8007fb8:	e0b5      	b.n	8008126 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007fba:	4b3e      	ldr	r3, [pc, #248]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8007fbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fbe:	f003 0302 	and.w	r3, r3, #2
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d1ee      	bne.n	8007fa4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007fc6:	7dfb      	ldrb	r3, [r7, #23]
 8007fc8:	2b01      	cmp	r3, #1
 8007fca:	d105      	bne.n	8007fd8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007fcc:	4b39      	ldr	r3, [pc, #228]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8007fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fd0:	4a38      	ldr	r2, [pc, #224]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8007fd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007fd6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	699b      	ldr	r3, [r3, #24]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	f000 80a1 	beq.w	8008124 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007fe2:	4b34      	ldr	r3, [pc, #208]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8007fe4:	689b      	ldr	r3, [r3, #8]
 8007fe6:	f003 030c 	and.w	r3, r3, #12
 8007fea:	2b08      	cmp	r3, #8
 8007fec:	d05c      	beq.n	80080a8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	699b      	ldr	r3, [r3, #24]
 8007ff2:	2b02      	cmp	r3, #2
 8007ff4:	d141      	bne.n	800807a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007ff6:	4b31      	ldr	r3, [pc, #196]	; (80080bc <HAL_RCC_OscConfig+0x478>)
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ffc:	f7fa fe90 	bl	8002d20 <HAL_GetTick>
 8008000:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008002:	e008      	b.n	8008016 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008004:	f7fa fe8c 	bl	8002d20 <HAL_GetTick>
 8008008:	4602      	mov	r2, r0
 800800a:	693b      	ldr	r3, [r7, #16]
 800800c:	1ad3      	subs	r3, r2, r3
 800800e:	2b02      	cmp	r3, #2
 8008010:	d901      	bls.n	8008016 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008012:	2303      	movs	r3, #3
 8008014:	e087      	b.n	8008126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008016:	4b27      	ldr	r3, [pc, #156]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800801e:	2b00      	cmp	r3, #0
 8008020:	d1f0      	bne.n	8008004 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	69da      	ldr	r2, [r3, #28]
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6a1b      	ldr	r3, [r3, #32]
 800802a:	431a      	orrs	r2, r3
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008030:	019b      	lsls	r3, r3, #6
 8008032:	431a      	orrs	r2, r3
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008038:	085b      	lsrs	r3, r3, #1
 800803a:	3b01      	subs	r3, #1
 800803c:	041b      	lsls	r3, r3, #16
 800803e:	431a      	orrs	r2, r3
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008044:	061b      	lsls	r3, r3, #24
 8008046:	491b      	ldr	r1, [pc, #108]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 8008048:	4313      	orrs	r3, r2
 800804a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800804c:	4b1b      	ldr	r3, [pc, #108]	; (80080bc <HAL_RCC_OscConfig+0x478>)
 800804e:	2201      	movs	r2, #1
 8008050:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008052:	f7fa fe65 	bl	8002d20 <HAL_GetTick>
 8008056:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008058:	e008      	b.n	800806c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800805a:	f7fa fe61 	bl	8002d20 <HAL_GetTick>
 800805e:	4602      	mov	r2, r0
 8008060:	693b      	ldr	r3, [r7, #16]
 8008062:	1ad3      	subs	r3, r2, r3
 8008064:	2b02      	cmp	r3, #2
 8008066:	d901      	bls.n	800806c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008068:	2303      	movs	r3, #3
 800806a:	e05c      	b.n	8008126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800806c:	4b11      	ldr	r3, [pc, #68]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008074:	2b00      	cmp	r3, #0
 8008076:	d0f0      	beq.n	800805a <HAL_RCC_OscConfig+0x416>
 8008078:	e054      	b.n	8008124 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800807a:	4b10      	ldr	r3, [pc, #64]	; (80080bc <HAL_RCC_OscConfig+0x478>)
 800807c:	2200      	movs	r2, #0
 800807e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008080:	f7fa fe4e 	bl	8002d20 <HAL_GetTick>
 8008084:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008086:	e008      	b.n	800809a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008088:	f7fa fe4a 	bl	8002d20 <HAL_GetTick>
 800808c:	4602      	mov	r2, r0
 800808e:	693b      	ldr	r3, [r7, #16]
 8008090:	1ad3      	subs	r3, r2, r3
 8008092:	2b02      	cmp	r3, #2
 8008094:	d901      	bls.n	800809a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008096:	2303      	movs	r3, #3
 8008098:	e045      	b.n	8008126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800809a:	4b06      	ldr	r3, [pc, #24]	; (80080b4 <HAL_RCC_OscConfig+0x470>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d1f0      	bne.n	8008088 <HAL_RCC_OscConfig+0x444>
 80080a6:	e03d      	b.n	8008124 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	699b      	ldr	r3, [r3, #24]
 80080ac:	2b01      	cmp	r3, #1
 80080ae:	d107      	bne.n	80080c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80080b0:	2301      	movs	r3, #1
 80080b2:	e038      	b.n	8008126 <HAL_RCC_OscConfig+0x4e2>
 80080b4:	40023800 	.word	0x40023800
 80080b8:	40007000 	.word	0x40007000
 80080bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80080c0:	4b1b      	ldr	r3, [pc, #108]	; (8008130 <HAL_RCC_OscConfig+0x4ec>)
 80080c2:	685b      	ldr	r3, [r3, #4]
 80080c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	699b      	ldr	r3, [r3, #24]
 80080ca:	2b01      	cmp	r3, #1
 80080cc:	d028      	beq.n	8008120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80080d8:	429a      	cmp	r2, r3
 80080da:	d121      	bne.n	8008120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80080e6:	429a      	cmp	r2, r3
 80080e8:	d11a      	bne.n	8008120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80080ea:	68fa      	ldr	r2, [r7, #12]
 80080ec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80080f0:	4013      	ands	r3, r2
 80080f2:	687a      	ldr	r2, [r7, #4]
 80080f4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80080f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d111      	bne.n	8008120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008106:	085b      	lsrs	r3, r3, #1
 8008108:	3b01      	subs	r3, #1
 800810a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800810c:	429a      	cmp	r2, r3
 800810e:	d107      	bne.n	8008120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800811a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800811c:	429a      	cmp	r2, r3
 800811e:	d001      	beq.n	8008124 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8008120:	2301      	movs	r3, #1
 8008122:	e000      	b.n	8008126 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008124:	2300      	movs	r3, #0
}
 8008126:	4618      	mov	r0, r3
 8008128:	3718      	adds	r7, #24
 800812a:	46bd      	mov	sp, r7
 800812c:	bd80      	pop	{r7, pc}
 800812e:	bf00      	nop
 8008130:	40023800 	.word	0x40023800

08008134 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b084      	sub	sp, #16
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
 800813c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d101      	bne.n	8008148 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008144:	2301      	movs	r3, #1
 8008146:	e0cc      	b.n	80082e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008148:	4b68      	ldr	r3, [pc, #416]	; (80082ec <HAL_RCC_ClockConfig+0x1b8>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f003 0307 	and.w	r3, r3, #7
 8008150:	683a      	ldr	r2, [r7, #0]
 8008152:	429a      	cmp	r2, r3
 8008154:	d90c      	bls.n	8008170 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008156:	4b65      	ldr	r3, [pc, #404]	; (80082ec <HAL_RCC_ClockConfig+0x1b8>)
 8008158:	683a      	ldr	r2, [r7, #0]
 800815a:	b2d2      	uxtb	r2, r2
 800815c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800815e:	4b63      	ldr	r3, [pc, #396]	; (80082ec <HAL_RCC_ClockConfig+0x1b8>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f003 0307 	and.w	r3, r3, #7
 8008166:	683a      	ldr	r2, [r7, #0]
 8008168:	429a      	cmp	r2, r3
 800816a:	d001      	beq.n	8008170 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800816c:	2301      	movs	r3, #1
 800816e:	e0b8      	b.n	80082e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f003 0302 	and.w	r3, r3, #2
 8008178:	2b00      	cmp	r3, #0
 800817a:	d020      	beq.n	80081be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f003 0304 	and.w	r3, r3, #4
 8008184:	2b00      	cmp	r3, #0
 8008186:	d005      	beq.n	8008194 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008188:	4b59      	ldr	r3, [pc, #356]	; (80082f0 <HAL_RCC_ClockConfig+0x1bc>)
 800818a:	689b      	ldr	r3, [r3, #8]
 800818c:	4a58      	ldr	r2, [pc, #352]	; (80082f0 <HAL_RCC_ClockConfig+0x1bc>)
 800818e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008192:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f003 0308 	and.w	r3, r3, #8
 800819c:	2b00      	cmp	r3, #0
 800819e:	d005      	beq.n	80081ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80081a0:	4b53      	ldr	r3, [pc, #332]	; (80082f0 <HAL_RCC_ClockConfig+0x1bc>)
 80081a2:	689b      	ldr	r3, [r3, #8]
 80081a4:	4a52      	ldr	r2, [pc, #328]	; (80082f0 <HAL_RCC_ClockConfig+0x1bc>)
 80081a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80081aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80081ac:	4b50      	ldr	r3, [pc, #320]	; (80082f0 <HAL_RCC_ClockConfig+0x1bc>)
 80081ae:	689b      	ldr	r3, [r3, #8]
 80081b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	689b      	ldr	r3, [r3, #8]
 80081b8:	494d      	ldr	r1, [pc, #308]	; (80082f0 <HAL_RCC_ClockConfig+0x1bc>)
 80081ba:	4313      	orrs	r3, r2
 80081bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f003 0301 	and.w	r3, r3, #1
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d044      	beq.n	8008254 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	2b01      	cmp	r3, #1
 80081d0:	d107      	bne.n	80081e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081d2:	4b47      	ldr	r3, [pc, #284]	; (80082f0 <HAL_RCC_ClockConfig+0x1bc>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d119      	bne.n	8008212 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80081de:	2301      	movs	r3, #1
 80081e0:	e07f      	b.n	80082e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	685b      	ldr	r3, [r3, #4]
 80081e6:	2b02      	cmp	r3, #2
 80081e8:	d003      	beq.n	80081f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80081ee:	2b03      	cmp	r3, #3
 80081f0:	d107      	bne.n	8008202 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80081f2:	4b3f      	ldr	r3, [pc, #252]	; (80082f0 <HAL_RCC_ClockConfig+0x1bc>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d109      	bne.n	8008212 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80081fe:	2301      	movs	r3, #1
 8008200:	e06f      	b.n	80082e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008202:	4b3b      	ldr	r3, [pc, #236]	; (80082f0 <HAL_RCC_ClockConfig+0x1bc>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f003 0302 	and.w	r3, r3, #2
 800820a:	2b00      	cmp	r3, #0
 800820c:	d101      	bne.n	8008212 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800820e:	2301      	movs	r3, #1
 8008210:	e067      	b.n	80082e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008212:	4b37      	ldr	r3, [pc, #220]	; (80082f0 <HAL_RCC_ClockConfig+0x1bc>)
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	f023 0203 	bic.w	r2, r3, #3
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	685b      	ldr	r3, [r3, #4]
 800821e:	4934      	ldr	r1, [pc, #208]	; (80082f0 <HAL_RCC_ClockConfig+0x1bc>)
 8008220:	4313      	orrs	r3, r2
 8008222:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008224:	f7fa fd7c 	bl	8002d20 <HAL_GetTick>
 8008228:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800822a:	e00a      	b.n	8008242 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800822c:	f7fa fd78 	bl	8002d20 <HAL_GetTick>
 8008230:	4602      	mov	r2, r0
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	1ad3      	subs	r3, r2, r3
 8008236:	f241 3288 	movw	r2, #5000	; 0x1388
 800823a:	4293      	cmp	r3, r2
 800823c:	d901      	bls.n	8008242 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800823e:	2303      	movs	r3, #3
 8008240:	e04f      	b.n	80082e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008242:	4b2b      	ldr	r3, [pc, #172]	; (80082f0 <HAL_RCC_ClockConfig+0x1bc>)
 8008244:	689b      	ldr	r3, [r3, #8]
 8008246:	f003 020c 	and.w	r2, r3, #12
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	685b      	ldr	r3, [r3, #4]
 800824e:	009b      	lsls	r3, r3, #2
 8008250:	429a      	cmp	r2, r3
 8008252:	d1eb      	bne.n	800822c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008254:	4b25      	ldr	r3, [pc, #148]	; (80082ec <HAL_RCC_ClockConfig+0x1b8>)
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f003 0307 	and.w	r3, r3, #7
 800825c:	683a      	ldr	r2, [r7, #0]
 800825e:	429a      	cmp	r2, r3
 8008260:	d20c      	bcs.n	800827c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008262:	4b22      	ldr	r3, [pc, #136]	; (80082ec <HAL_RCC_ClockConfig+0x1b8>)
 8008264:	683a      	ldr	r2, [r7, #0]
 8008266:	b2d2      	uxtb	r2, r2
 8008268:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800826a:	4b20      	ldr	r3, [pc, #128]	; (80082ec <HAL_RCC_ClockConfig+0x1b8>)
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f003 0307 	and.w	r3, r3, #7
 8008272:	683a      	ldr	r2, [r7, #0]
 8008274:	429a      	cmp	r2, r3
 8008276:	d001      	beq.n	800827c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008278:	2301      	movs	r3, #1
 800827a:	e032      	b.n	80082e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f003 0304 	and.w	r3, r3, #4
 8008284:	2b00      	cmp	r3, #0
 8008286:	d008      	beq.n	800829a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008288:	4b19      	ldr	r3, [pc, #100]	; (80082f0 <HAL_RCC_ClockConfig+0x1bc>)
 800828a:	689b      	ldr	r3, [r3, #8]
 800828c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	68db      	ldr	r3, [r3, #12]
 8008294:	4916      	ldr	r1, [pc, #88]	; (80082f0 <HAL_RCC_ClockConfig+0x1bc>)
 8008296:	4313      	orrs	r3, r2
 8008298:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f003 0308 	and.w	r3, r3, #8
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d009      	beq.n	80082ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80082a6:	4b12      	ldr	r3, [pc, #72]	; (80082f0 <HAL_RCC_ClockConfig+0x1bc>)
 80082a8:	689b      	ldr	r3, [r3, #8]
 80082aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	691b      	ldr	r3, [r3, #16]
 80082b2:	00db      	lsls	r3, r3, #3
 80082b4:	490e      	ldr	r1, [pc, #56]	; (80082f0 <HAL_RCC_ClockConfig+0x1bc>)
 80082b6:	4313      	orrs	r3, r2
 80082b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80082ba:	f000 f821 	bl	8008300 <HAL_RCC_GetSysClockFreq>
 80082be:	4602      	mov	r2, r0
 80082c0:	4b0b      	ldr	r3, [pc, #44]	; (80082f0 <HAL_RCC_ClockConfig+0x1bc>)
 80082c2:	689b      	ldr	r3, [r3, #8]
 80082c4:	091b      	lsrs	r3, r3, #4
 80082c6:	f003 030f 	and.w	r3, r3, #15
 80082ca:	490a      	ldr	r1, [pc, #40]	; (80082f4 <HAL_RCC_ClockConfig+0x1c0>)
 80082cc:	5ccb      	ldrb	r3, [r1, r3]
 80082ce:	fa22 f303 	lsr.w	r3, r2, r3
 80082d2:	4a09      	ldr	r2, [pc, #36]	; (80082f8 <HAL_RCC_ClockConfig+0x1c4>)
 80082d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80082d6:	4b09      	ldr	r3, [pc, #36]	; (80082fc <HAL_RCC_ClockConfig+0x1c8>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	4618      	mov	r0, r3
 80082dc:	f7fa fcdc 	bl	8002c98 <HAL_InitTick>

  return HAL_OK;
 80082e0:	2300      	movs	r3, #0
}
 80082e2:	4618      	mov	r0, r3
 80082e4:	3710      	adds	r7, #16
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd80      	pop	{r7, pc}
 80082ea:	bf00      	nop
 80082ec:	40023c00 	.word	0x40023c00
 80082f0:	40023800 	.word	0x40023800
 80082f4:	08012eb0 	.word	0x08012eb0
 80082f8:	2000007c 	.word	0x2000007c
 80082fc:	20000084 	.word	0x20000084

08008300 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008300:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008304:	b094      	sub	sp, #80	; 0x50
 8008306:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008308:	2300      	movs	r3, #0
 800830a:	647b      	str	r3, [r7, #68]	; 0x44
 800830c:	2300      	movs	r3, #0
 800830e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008310:	2300      	movs	r3, #0
 8008312:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8008314:	2300      	movs	r3, #0
 8008316:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008318:	4b79      	ldr	r3, [pc, #484]	; (8008500 <HAL_RCC_GetSysClockFreq+0x200>)
 800831a:	689b      	ldr	r3, [r3, #8]
 800831c:	f003 030c 	and.w	r3, r3, #12
 8008320:	2b08      	cmp	r3, #8
 8008322:	d00d      	beq.n	8008340 <HAL_RCC_GetSysClockFreq+0x40>
 8008324:	2b08      	cmp	r3, #8
 8008326:	f200 80e1 	bhi.w	80084ec <HAL_RCC_GetSysClockFreq+0x1ec>
 800832a:	2b00      	cmp	r3, #0
 800832c:	d002      	beq.n	8008334 <HAL_RCC_GetSysClockFreq+0x34>
 800832e:	2b04      	cmp	r3, #4
 8008330:	d003      	beq.n	800833a <HAL_RCC_GetSysClockFreq+0x3a>
 8008332:	e0db      	b.n	80084ec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008334:	4b73      	ldr	r3, [pc, #460]	; (8008504 <HAL_RCC_GetSysClockFreq+0x204>)
 8008336:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8008338:	e0db      	b.n	80084f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800833a:	4b73      	ldr	r3, [pc, #460]	; (8008508 <HAL_RCC_GetSysClockFreq+0x208>)
 800833c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800833e:	e0d8      	b.n	80084f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008340:	4b6f      	ldr	r3, [pc, #444]	; (8008500 <HAL_RCC_GetSysClockFreq+0x200>)
 8008342:	685b      	ldr	r3, [r3, #4]
 8008344:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008348:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800834a:	4b6d      	ldr	r3, [pc, #436]	; (8008500 <HAL_RCC_GetSysClockFreq+0x200>)
 800834c:	685b      	ldr	r3, [r3, #4]
 800834e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008352:	2b00      	cmp	r3, #0
 8008354:	d063      	beq.n	800841e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008356:	4b6a      	ldr	r3, [pc, #424]	; (8008500 <HAL_RCC_GetSysClockFreq+0x200>)
 8008358:	685b      	ldr	r3, [r3, #4]
 800835a:	099b      	lsrs	r3, r3, #6
 800835c:	2200      	movs	r2, #0
 800835e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008360:	63fa      	str	r2, [r7, #60]	; 0x3c
 8008362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008364:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008368:	633b      	str	r3, [r7, #48]	; 0x30
 800836a:	2300      	movs	r3, #0
 800836c:	637b      	str	r3, [r7, #52]	; 0x34
 800836e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8008372:	4622      	mov	r2, r4
 8008374:	462b      	mov	r3, r5
 8008376:	f04f 0000 	mov.w	r0, #0
 800837a:	f04f 0100 	mov.w	r1, #0
 800837e:	0159      	lsls	r1, r3, #5
 8008380:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008384:	0150      	lsls	r0, r2, #5
 8008386:	4602      	mov	r2, r0
 8008388:	460b      	mov	r3, r1
 800838a:	4621      	mov	r1, r4
 800838c:	1a51      	subs	r1, r2, r1
 800838e:	6139      	str	r1, [r7, #16]
 8008390:	4629      	mov	r1, r5
 8008392:	eb63 0301 	sbc.w	r3, r3, r1
 8008396:	617b      	str	r3, [r7, #20]
 8008398:	f04f 0200 	mov.w	r2, #0
 800839c:	f04f 0300 	mov.w	r3, #0
 80083a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80083a4:	4659      	mov	r1, fp
 80083a6:	018b      	lsls	r3, r1, #6
 80083a8:	4651      	mov	r1, sl
 80083aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80083ae:	4651      	mov	r1, sl
 80083b0:	018a      	lsls	r2, r1, #6
 80083b2:	4651      	mov	r1, sl
 80083b4:	ebb2 0801 	subs.w	r8, r2, r1
 80083b8:	4659      	mov	r1, fp
 80083ba:	eb63 0901 	sbc.w	r9, r3, r1
 80083be:	f04f 0200 	mov.w	r2, #0
 80083c2:	f04f 0300 	mov.w	r3, #0
 80083c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80083ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80083ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80083d2:	4690      	mov	r8, r2
 80083d4:	4699      	mov	r9, r3
 80083d6:	4623      	mov	r3, r4
 80083d8:	eb18 0303 	adds.w	r3, r8, r3
 80083dc:	60bb      	str	r3, [r7, #8]
 80083de:	462b      	mov	r3, r5
 80083e0:	eb49 0303 	adc.w	r3, r9, r3
 80083e4:	60fb      	str	r3, [r7, #12]
 80083e6:	f04f 0200 	mov.w	r2, #0
 80083ea:	f04f 0300 	mov.w	r3, #0
 80083ee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80083f2:	4629      	mov	r1, r5
 80083f4:	024b      	lsls	r3, r1, #9
 80083f6:	4621      	mov	r1, r4
 80083f8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80083fc:	4621      	mov	r1, r4
 80083fe:	024a      	lsls	r2, r1, #9
 8008400:	4610      	mov	r0, r2
 8008402:	4619      	mov	r1, r3
 8008404:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008406:	2200      	movs	r2, #0
 8008408:	62bb      	str	r3, [r7, #40]	; 0x28
 800840a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800840c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008410:	f7f7 fee2 	bl	80001d8 <__aeabi_uldivmod>
 8008414:	4602      	mov	r2, r0
 8008416:	460b      	mov	r3, r1
 8008418:	4613      	mov	r3, r2
 800841a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800841c:	e058      	b.n	80084d0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800841e:	4b38      	ldr	r3, [pc, #224]	; (8008500 <HAL_RCC_GetSysClockFreq+0x200>)
 8008420:	685b      	ldr	r3, [r3, #4]
 8008422:	099b      	lsrs	r3, r3, #6
 8008424:	2200      	movs	r2, #0
 8008426:	4618      	mov	r0, r3
 8008428:	4611      	mov	r1, r2
 800842a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800842e:	623b      	str	r3, [r7, #32]
 8008430:	2300      	movs	r3, #0
 8008432:	627b      	str	r3, [r7, #36]	; 0x24
 8008434:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008438:	4642      	mov	r2, r8
 800843a:	464b      	mov	r3, r9
 800843c:	f04f 0000 	mov.w	r0, #0
 8008440:	f04f 0100 	mov.w	r1, #0
 8008444:	0159      	lsls	r1, r3, #5
 8008446:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800844a:	0150      	lsls	r0, r2, #5
 800844c:	4602      	mov	r2, r0
 800844e:	460b      	mov	r3, r1
 8008450:	4641      	mov	r1, r8
 8008452:	ebb2 0a01 	subs.w	sl, r2, r1
 8008456:	4649      	mov	r1, r9
 8008458:	eb63 0b01 	sbc.w	fp, r3, r1
 800845c:	f04f 0200 	mov.w	r2, #0
 8008460:	f04f 0300 	mov.w	r3, #0
 8008464:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008468:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800846c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008470:	ebb2 040a 	subs.w	r4, r2, sl
 8008474:	eb63 050b 	sbc.w	r5, r3, fp
 8008478:	f04f 0200 	mov.w	r2, #0
 800847c:	f04f 0300 	mov.w	r3, #0
 8008480:	00eb      	lsls	r3, r5, #3
 8008482:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008486:	00e2      	lsls	r2, r4, #3
 8008488:	4614      	mov	r4, r2
 800848a:	461d      	mov	r5, r3
 800848c:	4643      	mov	r3, r8
 800848e:	18e3      	adds	r3, r4, r3
 8008490:	603b      	str	r3, [r7, #0]
 8008492:	464b      	mov	r3, r9
 8008494:	eb45 0303 	adc.w	r3, r5, r3
 8008498:	607b      	str	r3, [r7, #4]
 800849a:	f04f 0200 	mov.w	r2, #0
 800849e:	f04f 0300 	mov.w	r3, #0
 80084a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80084a6:	4629      	mov	r1, r5
 80084a8:	028b      	lsls	r3, r1, #10
 80084aa:	4621      	mov	r1, r4
 80084ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80084b0:	4621      	mov	r1, r4
 80084b2:	028a      	lsls	r2, r1, #10
 80084b4:	4610      	mov	r0, r2
 80084b6:	4619      	mov	r1, r3
 80084b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80084ba:	2200      	movs	r2, #0
 80084bc:	61bb      	str	r3, [r7, #24]
 80084be:	61fa      	str	r2, [r7, #28]
 80084c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80084c4:	f7f7 fe88 	bl	80001d8 <__aeabi_uldivmod>
 80084c8:	4602      	mov	r2, r0
 80084ca:	460b      	mov	r3, r1
 80084cc:	4613      	mov	r3, r2
 80084ce:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80084d0:	4b0b      	ldr	r3, [pc, #44]	; (8008500 <HAL_RCC_GetSysClockFreq+0x200>)
 80084d2:	685b      	ldr	r3, [r3, #4]
 80084d4:	0c1b      	lsrs	r3, r3, #16
 80084d6:	f003 0303 	and.w	r3, r3, #3
 80084da:	3301      	adds	r3, #1
 80084dc:	005b      	lsls	r3, r3, #1
 80084de:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80084e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80084e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80084e8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80084ea:	e002      	b.n	80084f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80084ec:	4b05      	ldr	r3, [pc, #20]	; (8008504 <HAL_RCC_GetSysClockFreq+0x204>)
 80084ee:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80084f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80084f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3750      	adds	r7, #80	; 0x50
 80084f8:	46bd      	mov	sp, r7
 80084fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80084fe:	bf00      	nop
 8008500:	40023800 	.word	0x40023800
 8008504:	00f42400 	.word	0x00f42400
 8008508:	007a1200 	.word	0x007a1200

0800850c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800850c:	b480      	push	{r7}
 800850e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008510:	4b03      	ldr	r3, [pc, #12]	; (8008520 <HAL_RCC_GetHCLKFreq+0x14>)
 8008512:	681b      	ldr	r3, [r3, #0]
}
 8008514:	4618      	mov	r0, r3
 8008516:	46bd      	mov	sp, r7
 8008518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851c:	4770      	bx	lr
 800851e:	bf00      	nop
 8008520:	2000007c 	.word	0x2000007c

08008524 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008528:	f7ff fff0 	bl	800850c <HAL_RCC_GetHCLKFreq>
 800852c:	4602      	mov	r2, r0
 800852e:	4b05      	ldr	r3, [pc, #20]	; (8008544 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008530:	689b      	ldr	r3, [r3, #8]
 8008532:	0a9b      	lsrs	r3, r3, #10
 8008534:	f003 0307 	and.w	r3, r3, #7
 8008538:	4903      	ldr	r1, [pc, #12]	; (8008548 <HAL_RCC_GetPCLK1Freq+0x24>)
 800853a:	5ccb      	ldrb	r3, [r1, r3]
 800853c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008540:	4618      	mov	r0, r3
 8008542:	bd80      	pop	{r7, pc}
 8008544:	40023800 	.word	0x40023800
 8008548:	08012ec0 	.word	0x08012ec0

0800854c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008550:	f7ff ffdc 	bl	800850c <HAL_RCC_GetHCLKFreq>
 8008554:	4602      	mov	r2, r0
 8008556:	4b05      	ldr	r3, [pc, #20]	; (800856c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008558:	689b      	ldr	r3, [r3, #8]
 800855a:	0b5b      	lsrs	r3, r3, #13
 800855c:	f003 0307 	and.w	r3, r3, #7
 8008560:	4903      	ldr	r1, [pc, #12]	; (8008570 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008562:	5ccb      	ldrb	r3, [r1, r3]
 8008564:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008568:	4618      	mov	r0, r3
 800856a:	bd80      	pop	{r7, pc}
 800856c:	40023800 	.word	0x40023800
 8008570:	08012ec0 	.word	0x08012ec0

08008574 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b086      	sub	sp, #24
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800857c:	2300      	movs	r3, #0
 800857e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8008580:	2300      	movs	r3, #0
 8008582:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f003 0301 	and.w	r3, r3, #1
 800858c:	2b00      	cmp	r3, #0
 800858e:	d105      	bne.n	800859c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008598:	2b00      	cmp	r3, #0
 800859a:	d038      	beq.n	800860e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800859c:	4b68      	ldr	r3, [pc, #416]	; (8008740 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800859e:	2200      	movs	r2, #0
 80085a0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80085a2:	f7fa fbbd 	bl	8002d20 <HAL_GetTick>
 80085a6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80085a8:	e008      	b.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80085aa:	f7fa fbb9 	bl	8002d20 <HAL_GetTick>
 80085ae:	4602      	mov	r2, r0
 80085b0:	697b      	ldr	r3, [r7, #20]
 80085b2:	1ad3      	subs	r3, r2, r3
 80085b4:	2b02      	cmp	r3, #2
 80085b6:	d901      	bls.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80085b8:	2303      	movs	r3, #3
 80085ba:	e0bd      	b.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80085bc:	4b61      	ldr	r3, [pc, #388]	; (8008744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d1f0      	bne.n	80085aa <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	685a      	ldr	r2, [r3, #4]
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	689b      	ldr	r3, [r3, #8]
 80085d0:	019b      	lsls	r3, r3, #6
 80085d2:	431a      	orrs	r2, r3
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	68db      	ldr	r3, [r3, #12]
 80085d8:	071b      	lsls	r3, r3, #28
 80085da:	495a      	ldr	r1, [pc, #360]	; (8008744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80085dc:	4313      	orrs	r3, r2
 80085de:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80085e2:	4b57      	ldr	r3, [pc, #348]	; (8008740 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80085e4:	2201      	movs	r2, #1
 80085e6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80085e8:	f7fa fb9a 	bl	8002d20 <HAL_GetTick>
 80085ec:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80085ee:	e008      	b.n	8008602 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80085f0:	f7fa fb96 	bl	8002d20 <HAL_GetTick>
 80085f4:	4602      	mov	r2, r0
 80085f6:	697b      	ldr	r3, [r7, #20]
 80085f8:	1ad3      	subs	r3, r2, r3
 80085fa:	2b02      	cmp	r3, #2
 80085fc:	d901      	bls.n	8008602 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80085fe:	2303      	movs	r3, #3
 8008600:	e09a      	b.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008602:	4b50      	ldr	r3, [pc, #320]	; (8008744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800860a:	2b00      	cmp	r3, #0
 800860c:	d0f0      	beq.n	80085f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f003 0302 	and.w	r3, r3, #2
 8008616:	2b00      	cmp	r3, #0
 8008618:	f000 8083 	beq.w	8008722 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800861c:	2300      	movs	r3, #0
 800861e:	60fb      	str	r3, [r7, #12]
 8008620:	4b48      	ldr	r3, [pc, #288]	; (8008744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008624:	4a47      	ldr	r2, [pc, #284]	; (8008744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008626:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800862a:	6413      	str	r3, [r2, #64]	; 0x40
 800862c:	4b45      	ldr	r3, [pc, #276]	; (8008744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800862e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008630:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008634:	60fb      	str	r3, [r7, #12]
 8008636:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008638:	4b43      	ldr	r3, [pc, #268]	; (8008748 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	4a42      	ldr	r2, [pc, #264]	; (8008748 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800863e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008642:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008644:	f7fa fb6c 	bl	8002d20 <HAL_GetTick>
 8008648:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800864a:	e008      	b.n	800865e <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800864c:	f7fa fb68 	bl	8002d20 <HAL_GetTick>
 8008650:	4602      	mov	r2, r0
 8008652:	697b      	ldr	r3, [r7, #20]
 8008654:	1ad3      	subs	r3, r2, r3
 8008656:	2b02      	cmp	r3, #2
 8008658:	d901      	bls.n	800865e <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 800865a:	2303      	movs	r3, #3
 800865c:	e06c      	b.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800865e:	4b3a      	ldr	r3, [pc, #232]	; (8008748 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008666:	2b00      	cmp	r3, #0
 8008668:	d0f0      	beq.n	800864c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800866a:	4b36      	ldr	r3, [pc, #216]	; (8008744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800866c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800866e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008672:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d02f      	beq.n	80086da <HAL_RCCEx_PeriphCLKConfig+0x166>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	691b      	ldr	r3, [r3, #16]
 800867e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008682:	693a      	ldr	r2, [r7, #16]
 8008684:	429a      	cmp	r2, r3
 8008686:	d028      	beq.n	80086da <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008688:	4b2e      	ldr	r3, [pc, #184]	; (8008744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800868a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800868c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008690:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008692:	4b2e      	ldr	r3, [pc, #184]	; (800874c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008694:	2201      	movs	r2, #1
 8008696:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008698:	4b2c      	ldr	r3, [pc, #176]	; (800874c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800869a:	2200      	movs	r2, #0
 800869c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800869e:	4a29      	ldr	r2, [pc, #164]	; (8008744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80086a4:	4b27      	ldr	r3, [pc, #156]	; (8008744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086a8:	f003 0301 	and.w	r3, r3, #1
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	d114      	bne.n	80086da <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80086b0:	f7fa fb36 	bl	8002d20 <HAL_GetTick>
 80086b4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80086b6:	e00a      	b.n	80086ce <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80086b8:	f7fa fb32 	bl	8002d20 <HAL_GetTick>
 80086bc:	4602      	mov	r2, r0
 80086be:	697b      	ldr	r3, [r7, #20]
 80086c0:	1ad3      	subs	r3, r2, r3
 80086c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d901      	bls.n	80086ce <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80086ca:	2303      	movs	r3, #3
 80086cc:	e034      	b.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80086ce:	4b1d      	ldr	r3, [pc, #116]	; (8008744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086d2:	f003 0302 	and.w	r3, r3, #2
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d0ee      	beq.n	80086b8 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	691b      	ldr	r3, [r3, #16]
 80086de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80086e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80086e6:	d10d      	bne.n	8008704 <HAL_RCCEx_PeriphCLKConfig+0x190>
 80086e8:	4b16      	ldr	r3, [pc, #88]	; (8008744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086ea:	689b      	ldr	r3, [r3, #8]
 80086ec:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	691b      	ldr	r3, [r3, #16]
 80086f4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80086f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086fc:	4911      	ldr	r1, [pc, #68]	; (8008744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086fe:	4313      	orrs	r3, r2
 8008700:	608b      	str	r3, [r1, #8]
 8008702:	e005      	b.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8008704:	4b0f      	ldr	r3, [pc, #60]	; (8008744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008706:	689b      	ldr	r3, [r3, #8]
 8008708:	4a0e      	ldr	r2, [pc, #56]	; (8008744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800870a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800870e:	6093      	str	r3, [r2, #8]
 8008710:	4b0c      	ldr	r3, [pc, #48]	; (8008744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008712:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	691b      	ldr	r3, [r3, #16]
 8008718:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800871c:	4909      	ldr	r1, [pc, #36]	; (8008744 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800871e:	4313      	orrs	r3, r2
 8008720:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	f003 0308 	and.w	r3, r3, #8
 800872a:	2b00      	cmp	r3, #0
 800872c:	d003      	beq.n	8008736 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	7d1a      	ldrb	r2, [r3, #20]
 8008732:	4b07      	ldr	r3, [pc, #28]	; (8008750 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8008734:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8008736:	2300      	movs	r3, #0
}
 8008738:	4618      	mov	r0, r3
 800873a:	3718      	adds	r7, #24
 800873c:	46bd      	mov	sp, r7
 800873e:	bd80      	pop	{r7, pc}
 8008740:	42470068 	.word	0x42470068
 8008744:	40023800 	.word	0x40023800
 8008748:	40007000 	.word	0x40007000
 800874c:	42470e40 	.word	0x42470e40
 8008750:	424711e0 	.word	0x424711e0

08008754 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008754:	b480      	push	{r7}
 8008756:	b085      	sub	sp, #20
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2203      	movs	r2, #3
 8008760:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8008762:	4b1c      	ldr	r3, [pc, #112]	; (80087d4 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 8008764:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008768:	099b      	lsrs	r3, r3, #6
 800876a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	609a      	str	r2, [r3, #8]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008772:	4b18      	ldr	r3, [pc, #96]	; (80087d4 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 8008774:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008778:	0f1b      	lsrs	r3, r3, #28
 800877a:	f003 0207 	and.w	r2, r3, #7
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	60da      	str	r2, [r3, #12]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
 8008782:	4b14      	ldr	r3, [pc, #80]	; (80087d4 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 8008784:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008788:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	605a      	str	r2, [r3, #4]
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8008790:	4b10      	ldr	r3, [pc, #64]	; (80087d4 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 8008792:	689b      	ldr	r3, [r3, #8]
 8008794:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8008798:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 800879a:	4b0e      	ldr	r3, [pc, #56]	; (80087d4 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 800879c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800879e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	431a      	orrs	r2, r3
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	611a      	str	r2, [r3, #16]

#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /* Get the TIM Prescaler configuration -------------------------------------*/
  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
 80087aa:	4b0a      	ldr	r3, [pc, #40]	; (80087d4 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 80087ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80087b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d103      	bne.n	80087c0 <HAL_RCCEx_GetPeriphCLKConfig+0x6c>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2200      	movs	r2, #0
 80087bc:	751a      	strb	r2, [r3, #20]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 80087be:	e002      	b.n	80087c6 <HAL_RCCEx_GetPeriphCLKConfig+0x72>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2201      	movs	r2, #1
 80087c4:	751a      	strb	r2, [r3, #20]
}
 80087c6:	bf00      	nop
 80087c8:	3714      	adds	r7, #20
 80087ca:	46bd      	mov	sp, r7
 80087cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d0:	4770      	bx	lr
 80087d2:	bf00      	nop
 80087d4:	40023800 	.word	0x40023800

080087d8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80087d8:	b480      	push	{r7}
 80087da:	b087      	sub	sp, #28
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80087e0:	2300      	movs	r3, #0
 80087e2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80087e4:	2300      	movs	r3, #0
 80087e6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80087e8:	2300      	movs	r3, #0
 80087ea:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80087ec:	2300      	movs	r3, #0
 80087ee:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2b01      	cmp	r3, #1
 80087f4:	d140      	bne.n	8008878 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80087f6:	4b24      	ldr	r3, [pc, #144]	; (8008888 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80087f8:	689b      	ldr	r3, [r3, #8]
 80087fa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80087fe:	60fb      	str	r3, [r7, #12]
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d005      	beq.n	8008812 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	2b01      	cmp	r3, #1
 800880a:	d131      	bne.n	8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800880c:	4b1f      	ldr	r3, [pc, #124]	; (800888c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800880e:	617b      	str	r3, [r7, #20]
          break;
 8008810:	e031      	b.n	8008876 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8008812:	4b1d      	ldr	r3, [pc, #116]	; (8008888 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008814:	685b      	ldr	r3, [r3, #4]
 8008816:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800881a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800881e:	d109      	bne.n	8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8008820:	4b19      	ldr	r3, [pc, #100]	; (8008888 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008822:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008826:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800882a:	4a19      	ldr	r2, [pc, #100]	; (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800882c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008830:	613b      	str	r3, [r7, #16]
 8008832:	e008      	b.n	8008846 <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8008834:	4b14      	ldr	r3, [pc, #80]	; (8008888 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008836:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800883a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800883e:	4a15      	ldr	r2, [pc, #84]	; (8008894 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8008840:	fbb2 f3f3 	udiv	r3, r2, r3
 8008844:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8008846:	4b10      	ldr	r3, [pc, #64]	; (8008888 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008848:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800884c:	099b      	lsrs	r3, r3, #6
 800884e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008852:	693b      	ldr	r3, [r7, #16]
 8008854:	fb02 f303 	mul.w	r3, r2, r3
 8008858:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800885a:	4b0b      	ldr	r3, [pc, #44]	; (8008888 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800885c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008860:	0f1b      	lsrs	r3, r3, #28
 8008862:	f003 0307 	and.w	r3, r3, #7
 8008866:	68ba      	ldr	r2, [r7, #8]
 8008868:	fbb2 f3f3 	udiv	r3, r2, r3
 800886c:	617b      	str	r3, [r7, #20]
          break;
 800886e:	e002      	b.n	8008876 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8008870:	2300      	movs	r3, #0
 8008872:	617b      	str	r3, [r7, #20]
          break;
 8008874:	bf00      	nop
        }
      }
      break;
 8008876:	bf00      	nop
    }
  }
  return frequency;
 8008878:	697b      	ldr	r3, [r7, #20]
}
 800887a:	4618      	mov	r0, r3
 800887c:	371c      	adds	r7, #28
 800887e:	46bd      	mov	sp, r7
 8008880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008884:	4770      	bx	lr
 8008886:	bf00      	nop
 8008888:	40023800 	.word	0x40023800
 800888c:	00bb8000 	.word	0x00bb8000
 8008890:	007a1200 	.word	0x007a1200
 8008894:	00f42400 	.word	0x00f42400

08008898 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b082      	sub	sp, #8
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d101      	bne.n	80088aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80088a6:	2301      	movs	r3, #1
 80088a8:	e03f      	b.n	800892a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d106      	bne.n	80088c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2200      	movs	r2, #0
 80088ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f7f9 ff2a 	bl	8002718 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2224      	movs	r2, #36	; 0x24
 80088c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	68da      	ldr	r2, [r3, #12]
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80088da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f000 fc7b 	bl	80091d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	691a      	ldr	r2, [r3, #16]
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80088f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	695a      	ldr	r2, [r3, #20]
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008900:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	68da      	ldr	r2, [r3, #12]
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008910:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2200      	movs	r2, #0
 8008916:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2220      	movs	r2, #32
 800891c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2220      	movs	r2, #32
 8008924:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008928:	2300      	movs	r3, #0
}
 800892a:	4618      	mov	r0, r3
 800892c:	3708      	adds	r7, #8
 800892e:	46bd      	mov	sp, r7
 8008930:	bd80      	pop	{r7, pc}
	...

08008934 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b0ba      	sub	sp, #232	; 0xe8
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	68db      	ldr	r3, [r3, #12]
 800894c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	695b      	ldr	r3, [r3, #20]
 8008956:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800895a:	2300      	movs	r3, #0
 800895c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008960:	2300      	movs	r3, #0
 8008962:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800896a:	f003 030f 	and.w	r3, r3, #15
 800896e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008972:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008976:	2b00      	cmp	r3, #0
 8008978:	d10f      	bne.n	800899a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800897a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800897e:	f003 0320 	and.w	r3, r3, #32
 8008982:	2b00      	cmp	r3, #0
 8008984:	d009      	beq.n	800899a <HAL_UART_IRQHandler+0x66>
 8008986:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800898a:	f003 0320 	and.w	r3, r3, #32
 800898e:	2b00      	cmp	r3, #0
 8008990:	d003      	beq.n	800899a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f000 fb65 	bl	8009062 <UART_Receive_IT>
      return;
 8008998:	e256      	b.n	8008e48 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800899a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800899e:	2b00      	cmp	r3, #0
 80089a0:	f000 80de 	beq.w	8008b60 <HAL_UART_IRQHandler+0x22c>
 80089a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80089a8:	f003 0301 	and.w	r3, r3, #1
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d106      	bne.n	80089be <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80089b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80089b4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	f000 80d1 	beq.w	8008b60 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80089be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089c2:	f003 0301 	and.w	r3, r3, #1
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d00b      	beq.n	80089e2 <HAL_UART_IRQHandler+0xae>
 80089ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80089ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d005      	beq.n	80089e2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089da:	f043 0201 	orr.w	r2, r3, #1
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80089e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089e6:	f003 0304 	and.w	r3, r3, #4
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d00b      	beq.n	8008a06 <HAL_UART_IRQHandler+0xd2>
 80089ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80089f2:	f003 0301 	and.w	r3, r3, #1
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d005      	beq.n	8008a06 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089fe:	f043 0202 	orr.w	r2, r3, #2
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008a06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a0a:	f003 0302 	and.w	r3, r3, #2
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d00b      	beq.n	8008a2a <HAL_UART_IRQHandler+0xf6>
 8008a12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008a16:	f003 0301 	and.w	r3, r3, #1
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d005      	beq.n	8008a2a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a22:	f043 0204 	orr.w	r2, r3, #4
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008a2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a2e:	f003 0308 	and.w	r3, r3, #8
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d011      	beq.n	8008a5a <HAL_UART_IRQHandler+0x126>
 8008a36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008a3a:	f003 0320 	and.w	r3, r3, #32
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d105      	bne.n	8008a4e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008a42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008a46:	f003 0301 	and.w	r3, r3, #1
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d005      	beq.n	8008a5a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a52:	f043 0208 	orr.w	r2, r3, #8
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	f000 81ed 	beq.w	8008e3e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008a64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a68:	f003 0320 	and.w	r3, r3, #32
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d008      	beq.n	8008a82 <HAL_UART_IRQHandler+0x14e>
 8008a70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008a74:	f003 0320 	and.w	r3, r3, #32
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d002      	beq.n	8008a82 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f000 faf0 	bl	8009062 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	695b      	ldr	r3, [r3, #20]
 8008a88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a8c:	2b40      	cmp	r3, #64	; 0x40
 8008a8e:	bf0c      	ite	eq
 8008a90:	2301      	moveq	r3, #1
 8008a92:	2300      	movne	r3, #0
 8008a94:	b2db      	uxtb	r3, r3
 8008a96:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a9e:	f003 0308 	and.w	r3, r3, #8
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d103      	bne.n	8008aae <HAL_UART_IRQHandler+0x17a>
 8008aa6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d04f      	beq.n	8008b4e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f000 f9f8 	bl	8008ea4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	695b      	ldr	r3, [r3, #20]
 8008aba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008abe:	2b40      	cmp	r3, #64	; 0x40
 8008ac0:	d141      	bne.n	8008b46 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	3314      	adds	r3, #20
 8008ac8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008acc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008ad0:	e853 3f00 	ldrex	r3, [r3]
 8008ad4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008ad8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008adc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ae0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	3314      	adds	r3, #20
 8008aea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008aee:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008af2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008af6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008afa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008afe:	e841 2300 	strex	r3, r2, [r1]
 8008b02:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008b06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d1d9      	bne.n	8008ac2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d013      	beq.n	8008b3e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b1a:	4a7d      	ldr	r2, [pc, #500]	; (8008d10 <HAL_UART_IRQHandler+0x3dc>)
 8008b1c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b22:	4618      	mov	r0, r3
 8008b24:	f7fa fc12 	bl	800334c <HAL_DMA_Abort_IT>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d016      	beq.n	8008b5c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b34:	687a      	ldr	r2, [r7, #4]
 8008b36:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008b38:	4610      	mov	r0, r2
 8008b3a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b3c:	e00e      	b.n	8008b5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008b3e:	6878      	ldr	r0, [r7, #4]
 8008b40:	f000 f99a 	bl	8008e78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b44:	e00a      	b.n	8008b5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f000 f996 	bl	8008e78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b4c:	e006      	b.n	8008b5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f000 f992 	bl	8008e78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2200      	movs	r2, #0
 8008b58:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008b5a:	e170      	b.n	8008e3e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b5c:	bf00      	nop
    return;
 8008b5e:	e16e      	b.n	8008e3e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b64:	2b01      	cmp	r3, #1
 8008b66:	f040 814a 	bne.w	8008dfe <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008b6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b6e:	f003 0310 	and.w	r3, r3, #16
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	f000 8143 	beq.w	8008dfe <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008b78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b7c:	f003 0310 	and.w	r3, r3, #16
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	f000 813c 	beq.w	8008dfe <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008b86:	2300      	movs	r3, #0
 8008b88:	60bb      	str	r3, [r7, #8]
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	60bb      	str	r3, [r7, #8]
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	685b      	ldr	r3, [r3, #4]
 8008b98:	60bb      	str	r3, [r7, #8]
 8008b9a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	695b      	ldr	r3, [r3, #20]
 8008ba2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ba6:	2b40      	cmp	r3, #64	; 0x40
 8008ba8:	f040 80b4 	bne.w	8008d14 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	685b      	ldr	r3, [r3, #4]
 8008bb4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008bb8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	f000 8140 	beq.w	8008e42 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008bc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008bca:	429a      	cmp	r2, r3
 8008bcc:	f080 8139 	bcs.w	8008e42 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008bd6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bdc:	69db      	ldr	r3, [r3, #28]
 8008bde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008be2:	f000 8088 	beq.w	8008cf6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	330c      	adds	r3, #12
 8008bec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bf0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008bf4:	e853 3f00 	ldrex	r3, [r3]
 8008bf8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008bfc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008c00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008c04:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	330c      	adds	r3, #12
 8008c0e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008c12:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008c16:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c1a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008c1e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008c22:	e841 2300 	strex	r3, r2, [r1]
 8008c26:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008c2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d1d9      	bne.n	8008be6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	3314      	adds	r3, #20
 8008c38:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c3a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008c3c:	e853 3f00 	ldrex	r3, [r3]
 8008c40:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008c42:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008c44:	f023 0301 	bic.w	r3, r3, #1
 8008c48:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	3314      	adds	r3, #20
 8008c52:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008c56:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008c5a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c5c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008c5e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008c62:	e841 2300 	strex	r3, r2, [r1]
 8008c66:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008c68:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d1e1      	bne.n	8008c32 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	3314      	adds	r3, #20
 8008c74:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c76:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008c78:	e853 3f00 	ldrex	r3, [r3]
 8008c7c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008c7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008c80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c84:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	3314      	adds	r3, #20
 8008c8e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008c92:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008c94:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c96:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008c98:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008c9a:	e841 2300 	strex	r3, r2, [r1]
 8008c9e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008ca0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d1e3      	bne.n	8008c6e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	2220      	movs	r2, #32
 8008caa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	330c      	adds	r3, #12
 8008cba:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008cbe:	e853 3f00 	ldrex	r3, [r3]
 8008cc2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008cc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008cc6:	f023 0310 	bic.w	r3, r3, #16
 8008cca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	330c      	adds	r3, #12
 8008cd4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008cd8:	65ba      	str	r2, [r7, #88]	; 0x58
 8008cda:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cdc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008cde:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008ce0:	e841 2300 	strex	r3, r2, [r1]
 8008ce4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008ce6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d1e3      	bne.n	8008cb4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	f7fa fabb 	bl	800326c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008cfe:	b29b      	uxth	r3, r3
 8008d00:	1ad3      	subs	r3, r2, r3
 8008d02:	b29b      	uxth	r3, r3
 8008d04:	4619      	mov	r1, r3
 8008d06:	6878      	ldr	r0, [r7, #4]
 8008d08:	f000 f8c0 	bl	8008e8c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008d0c:	e099      	b.n	8008e42 <HAL_UART_IRQHandler+0x50e>
 8008d0e:	bf00      	nop
 8008d10:	08008f6b 	.word	0x08008f6b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008d1c:	b29b      	uxth	r3, r3
 8008d1e:	1ad3      	subs	r3, r2, r3
 8008d20:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008d28:	b29b      	uxth	r3, r3
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	f000 808b 	beq.w	8008e46 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008d30:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	f000 8086 	beq.w	8008e46 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	330c      	adds	r3, #12
 8008d40:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d44:	e853 3f00 	ldrex	r3, [r3]
 8008d48:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008d4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d4c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008d50:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	330c      	adds	r3, #12
 8008d5a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008d5e:	647a      	str	r2, [r7, #68]	; 0x44
 8008d60:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d62:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008d64:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008d66:	e841 2300 	strex	r3, r2, [r1]
 8008d6a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008d6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d1e3      	bne.n	8008d3a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	3314      	adds	r3, #20
 8008d78:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d7c:	e853 3f00 	ldrex	r3, [r3]
 8008d80:	623b      	str	r3, [r7, #32]
   return(result);
 8008d82:	6a3b      	ldr	r3, [r7, #32]
 8008d84:	f023 0301 	bic.w	r3, r3, #1
 8008d88:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	3314      	adds	r3, #20
 8008d92:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008d96:	633a      	str	r2, [r7, #48]	; 0x30
 8008d98:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d9a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008d9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d9e:	e841 2300 	strex	r3, r2, [r1]
 8008da2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d1e3      	bne.n	8008d72 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2220      	movs	r2, #32
 8008dae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2200      	movs	r2, #0
 8008db6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	330c      	adds	r3, #12
 8008dbe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dc0:	693b      	ldr	r3, [r7, #16]
 8008dc2:	e853 3f00 	ldrex	r3, [r3]
 8008dc6:	60fb      	str	r3, [r7, #12]
   return(result);
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f023 0310 	bic.w	r3, r3, #16
 8008dce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	330c      	adds	r3, #12
 8008dd8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008ddc:	61fa      	str	r2, [r7, #28]
 8008dde:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008de0:	69b9      	ldr	r1, [r7, #24]
 8008de2:	69fa      	ldr	r2, [r7, #28]
 8008de4:	e841 2300 	strex	r3, r2, [r1]
 8008de8:	617b      	str	r3, [r7, #20]
   return(result);
 8008dea:	697b      	ldr	r3, [r7, #20]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d1e3      	bne.n	8008db8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008df0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008df4:	4619      	mov	r1, r3
 8008df6:	6878      	ldr	r0, [r7, #4]
 8008df8:	f000 f848 	bl	8008e8c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008dfc:	e023      	b.n	8008e46 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008dfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d009      	beq.n	8008e1e <HAL_UART_IRQHandler+0x4ea>
 8008e0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008e0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d003      	beq.n	8008e1e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008e16:	6878      	ldr	r0, [r7, #4]
 8008e18:	f000 f8bb 	bl	8008f92 <UART_Transmit_IT>
    return;
 8008e1c:	e014      	b.n	8008e48 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008e1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d00e      	beq.n	8008e48 <HAL_UART_IRQHandler+0x514>
 8008e2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008e2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d008      	beq.n	8008e48 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008e36:	6878      	ldr	r0, [r7, #4]
 8008e38:	f000 f8fb 	bl	8009032 <UART_EndTransmit_IT>
    return;
 8008e3c:	e004      	b.n	8008e48 <HAL_UART_IRQHandler+0x514>
    return;
 8008e3e:	bf00      	nop
 8008e40:	e002      	b.n	8008e48 <HAL_UART_IRQHandler+0x514>
      return;
 8008e42:	bf00      	nop
 8008e44:	e000      	b.n	8008e48 <HAL_UART_IRQHandler+0x514>
      return;
 8008e46:	bf00      	nop
  }
}
 8008e48:	37e8      	adds	r7, #232	; 0xe8
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bd80      	pop	{r7, pc}
 8008e4e:	bf00      	nop

08008e50 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e50:	b480      	push	{r7}
 8008e52:	b083      	sub	sp, #12
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008e58:	bf00      	nop
 8008e5a:	370c      	adds	r7, #12
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e62:	4770      	bx	lr

08008e64 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e64:	b480      	push	{r7}
 8008e66:	b083      	sub	sp, #12
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008e6c:	bf00      	nop
 8008e6e:	370c      	adds	r7, #12
 8008e70:	46bd      	mov	sp, r7
 8008e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e76:	4770      	bx	lr

08008e78 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008e78:	b480      	push	{r7}
 8008e7a:	b083      	sub	sp, #12
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008e80:	bf00      	nop
 8008e82:	370c      	adds	r7, #12
 8008e84:	46bd      	mov	sp, r7
 8008e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8a:	4770      	bx	lr

08008e8c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008e8c:	b480      	push	{r7}
 8008e8e:	b083      	sub	sp, #12
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
 8008e94:	460b      	mov	r3, r1
 8008e96:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008e98:	bf00      	nop
 8008e9a:	370c      	adds	r7, #12
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea2:	4770      	bx	lr

08008ea4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b095      	sub	sp, #84	; 0x54
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	330c      	adds	r3, #12
 8008eb2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008eb6:	e853 3f00 	ldrex	r3, [r3]
 8008eba:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ebe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008ec2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	330c      	adds	r3, #12
 8008eca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008ecc:	643a      	str	r2, [r7, #64]	; 0x40
 8008ece:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ed0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008ed2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008ed4:	e841 2300 	strex	r3, r2, [r1]
 8008ed8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008eda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d1e5      	bne.n	8008eac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	3314      	adds	r3, #20
 8008ee6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ee8:	6a3b      	ldr	r3, [r7, #32]
 8008eea:	e853 3f00 	ldrex	r3, [r3]
 8008eee:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ef0:	69fb      	ldr	r3, [r7, #28]
 8008ef2:	f023 0301 	bic.w	r3, r3, #1
 8008ef6:	64bb      	str	r3, [r7, #72]	; 0x48
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	3314      	adds	r3, #20
 8008efe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008f00:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008f02:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f04:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008f06:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f08:	e841 2300 	strex	r3, r2, [r1]
 8008f0c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d1e5      	bne.n	8008ee0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f18:	2b01      	cmp	r3, #1
 8008f1a:	d119      	bne.n	8008f50 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	330c      	adds	r3, #12
 8008f22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	e853 3f00 	ldrex	r3, [r3]
 8008f2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	f023 0310 	bic.w	r3, r3, #16
 8008f32:	647b      	str	r3, [r7, #68]	; 0x44
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	330c      	adds	r3, #12
 8008f3a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008f3c:	61ba      	str	r2, [r7, #24]
 8008f3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f40:	6979      	ldr	r1, [r7, #20]
 8008f42:	69ba      	ldr	r2, [r7, #24]
 8008f44:	e841 2300 	strex	r3, r2, [r1]
 8008f48:	613b      	str	r3, [r7, #16]
   return(result);
 8008f4a:	693b      	ldr	r3, [r7, #16]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d1e5      	bne.n	8008f1c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2220      	movs	r2, #32
 8008f54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008f5e:	bf00      	nop
 8008f60:	3754      	adds	r7, #84	; 0x54
 8008f62:	46bd      	mov	sp, r7
 8008f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f68:	4770      	bx	lr

08008f6a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008f6a:	b580      	push	{r7, lr}
 8008f6c:	b084      	sub	sp, #16
 8008f6e:	af00      	add	r7, sp, #0
 8008f70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f76:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	2200      	movs	r2, #0
 8008f82:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008f84:	68f8      	ldr	r0, [r7, #12]
 8008f86:	f7ff ff77 	bl	8008e78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f8a:	bf00      	nop
 8008f8c:	3710      	adds	r7, #16
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}

08008f92 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008f92:	b480      	push	{r7}
 8008f94:	b085      	sub	sp, #20
 8008f96:	af00      	add	r7, sp, #0
 8008f98:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008fa0:	b2db      	uxtb	r3, r3
 8008fa2:	2b21      	cmp	r3, #33	; 0x21
 8008fa4:	d13e      	bne.n	8009024 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	689b      	ldr	r3, [r3, #8]
 8008faa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008fae:	d114      	bne.n	8008fda <UART_Transmit_IT+0x48>
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	691b      	ldr	r3, [r3, #16]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d110      	bne.n	8008fda <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	6a1b      	ldr	r3, [r3, #32]
 8008fbc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	881b      	ldrh	r3, [r3, #0]
 8008fc2:	461a      	mov	r2, r3
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008fcc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6a1b      	ldr	r3, [r3, #32]
 8008fd2:	1c9a      	adds	r2, r3, #2
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	621a      	str	r2, [r3, #32]
 8008fd8:	e008      	b.n	8008fec <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6a1b      	ldr	r3, [r3, #32]
 8008fde:	1c59      	adds	r1, r3, #1
 8008fe0:	687a      	ldr	r2, [r7, #4]
 8008fe2:	6211      	str	r1, [r2, #32]
 8008fe4:	781a      	ldrb	r2, [r3, #0]
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008ff0:	b29b      	uxth	r3, r3
 8008ff2:	3b01      	subs	r3, #1
 8008ff4:	b29b      	uxth	r3, r3
 8008ff6:	687a      	ldr	r2, [r7, #4]
 8008ff8:	4619      	mov	r1, r3
 8008ffa:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d10f      	bne.n	8009020 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	68da      	ldr	r2, [r3, #12]
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800900e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	68da      	ldr	r2, [r3, #12]
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800901e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009020:	2300      	movs	r3, #0
 8009022:	e000      	b.n	8009026 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009024:	2302      	movs	r3, #2
  }
}
 8009026:	4618      	mov	r0, r3
 8009028:	3714      	adds	r7, #20
 800902a:	46bd      	mov	sp, r7
 800902c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009030:	4770      	bx	lr

08009032 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009032:	b580      	push	{r7, lr}
 8009034:	b082      	sub	sp, #8
 8009036:	af00      	add	r7, sp, #0
 8009038:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	68da      	ldr	r2, [r3, #12]
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009048:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	2220      	movs	r2, #32
 800904e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009052:	6878      	ldr	r0, [r7, #4]
 8009054:	f7ff fefc 	bl	8008e50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009058:	2300      	movs	r3, #0
}
 800905a:	4618      	mov	r0, r3
 800905c:	3708      	adds	r7, #8
 800905e:	46bd      	mov	sp, r7
 8009060:	bd80      	pop	{r7, pc}

08009062 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009062:	b580      	push	{r7, lr}
 8009064:	b08c      	sub	sp, #48	; 0x30
 8009066:	af00      	add	r7, sp, #0
 8009068:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009070:	b2db      	uxtb	r3, r3
 8009072:	2b22      	cmp	r3, #34	; 0x22
 8009074:	f040 80ab 	bne.w	80091ce <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	689b      	ldr	r3, [r3, #8]
 800907c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009080:	d117      	bne.n	80090b2 <UART_Receive_IT+0x50>
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	691b      	ldr	r3, [r3, #16]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d113      	bne.n	80090b2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800908a:	2300      	movs	r3, #0
 800908c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009092:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	685b      	ldr	r3, [r3, #4]
 800909a:	b29b      	uxth	r3, r3
 800909c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090a0:	b29a      	uxth	r2, r3
 80090a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090a4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090aa:	1c9a      	adds	r2, r3, #2
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	629a      	str	r2, [r3, #40]	; 0x28
 80090b0:	e026      	b.n	8009100 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090b6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80090b8:	2300      	movs	r3, #0
 80090ba:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	689b      	ldr	r3, [r3, #8]
 80090c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80090c4:	d007      	beq.n	80090d6 <UART_Receive_IT+0x74>
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	689b      	ldr	r3, [r3, #8]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d10a      	bne.n	80090e4 <UART_Receive_IT+0x82>
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	691b      	ldr	r3, [r3, #16]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d106      	bne.n	80090e4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	685b      	ldr	r3, [r3, #4]
 80090dc:	b2da      	uxtb	r2, r3
 80090de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090e0:	701a      	strb	r2, [r3, #0]
 80090e2:	e008      	b.n	80090f6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	685b      	ldr	r3, [r3, #4]
 80090ea:	b2db      	uxtb	r3, r3
 80090ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80090f0:	b2da      	uxtb	r2, r3
 80090f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090f4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090fa:	1c5a      	adds	r2, r3, #1
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009104:	b29b      	uxth	r3, r3
 8009106:	3b01      	subs	r3, #1
 8009108:	b29b      	uxth	r3, r3
 800910a:	687a      	ldr	r2, [r7, #4]
 800910c:	4619      	mov	r1, r3
 800910e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009110:	2b00      	cmp	r3, #0
 8009112:	d15a      	bne.n	80091ca <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	68da      	ldr	r2, [r3, #12]
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	f022 0220 	bic.w	r2, r2, #32
 8009122:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	68da      	ldr	r2, [r3, #12]
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009132:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	695a      	ldr	r2, [r3, #20]
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	f022 0201 	bic.w	r2, r2, #1
 8009142:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2220      	movs	r2, #32
 8009148:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009150:	2b01      	cmp	r3, #1
 8009152:	d135      	bne.n	80091c0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2200      	movs	r2, #0
 8009158:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	330c      	adds	r3, #12
 8009160:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009162:	697b      	ldr	r3, [r7, #20]
 8009164:	e853 3f00 	ldrex	r3, [r3]
 8009168:	613b      	str	r3, [r7, #16]
   return(result);
 800916a:	693b      	ldr	r3, [r7, #16]
 800916c:	f023 0310 	bic.w	r3, r3, #16
 8009170:	627b      	str	r3, [r7, #36]	; 0x24
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	330c      	adds	r3, #12
 8009178:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800917a:	623a      	str	r2, [r7, #32]
 800917c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800917e:	69f9      	ldr	r1, [r7, #28]
 8009180:	6a3a      	ldr	r2, [r7, #32]
 8009182:	e841 2300 	strex	r3, r2, [r1]
 8009186:	61bb      	str	r3, [r7, #24]
   return(result);
 8009188:	69bb      	ldr	r3, [r7, #24]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d1e5      	bne.n	800915a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	f003 0310 	and.w	r3, r3, #16
 8009198:	2b10      	cmp	r3, #16
 800919a:	d10a      	bne.n	80091b2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800919c:	2300      	movs	r3, #0
 800919e:	60fb      	str	r3, [r7, #12]
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	60fb      	str	r3, [r7, #12]
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	685b      	ldr	r3, [r3, #4]
 80091ae:	60fb      	str	r3, [r7, #12]
 80091b0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80091b6:	4619      	mov	r1, r3
 80091b8:	6878      	ldr	r0, [r7, #4]
 80091ba:	f7ff fe67 	bl	8008e8c <HAL_UARTEx_RxEventCallback>
 80091be:	e002      	b.n	80091c6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80091c0:	6878      	ldr	r0, [r7, #4]
 80091c2:	f7ff fe4f 	bl	8008e64 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80091c6:	2300      	movs	r3, #0
 80091c8:	e002      	b.n	80091d0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80091ca:	2300      	movs	r3, #0
 80091cc:	e000      	b.n	80091d0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80091ce:	2302      	movs	r3, #2
  }
}
 80091d0:	4618      	mov	r0, r3
 80091d2:	3730      	adds	r7, #48	; 0x30
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}

080091d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80091d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80091dc:	b0c0      	sub	sp, #256	; 0x100
 80091de:	af00      	add	r7, sp, #0
 80091e0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80091e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	691b      	ldr	r3, [r3, #16]
 80091ec:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80091f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091f4:	68d9      	ldr	r1, [r3, #12]
 80091f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091fa:	681a      	ldr	r2, [r3, #0]
 80091fc:	ea40 0301 	orr.w	r3, r0, r1
 8009200:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009202:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009206:	689a      	ldr	r2, [r3, #8]
 8009208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800920c:	691b      	ldr	r3, [r3, #16]
 800920e:	431a      	orrs	r2, r3
 8009210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009214:	695b      	ldr	r3, [r3, #20]
 8009216:	431a      	orrs	r2, r3
 8009218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800921c:	69db      	ldr	r3, [r3, #28]
 800921e:	4313      	orrs	r3, r2
 8009220:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	68db      	ldr	r3, [r3, #12]
 800922c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009230:	f021 010c 	bic.w	r1, r1, #12
 8009234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009238:	681a      	ldr	r2, [r3, #0]
 800923a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800923e:	430b      	orrs	r3, r1
 8009240:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009242:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	695b      	ldr	r3, [r3, #20]
 800924a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800924e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009252:	6999      	ldr	r1, [r3, #24]
 8009254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009258:	681a      	ldr	r2, [r3, #0]
 800925a:	ea40 0301 	orr.w	r3, r0, r1
 800925e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009264:	681a      	ldr	r2, [r3, #0]
 8009266:	4b8f      	ldr	r3, [pc, #572]	; (80094a4 <UART_SetConfig+0x2cc>)
 8009268:	429a      	cmp	r2, r3
 800926a:	d005      	beq.n	8009278 <UART_SetConfig+0xa0>
 800926c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009270:	681a      	ldr	r2, [r3, #0]
 8009272:	4b8d      	ldr	r3, [pc, #564]	; (80094a8 <UART_SetConfig+0x2d0>)
 8009274:	429a      	cmp	r2, r3
 8009276:	d104      	bne.n	8009282 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009278:	f7ff f968 	bl	800854c <HAL_RCC_GetPCLK2Freq>
 800927c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009280:	e003      	b.n	800928a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009282:	f7ff f94f 	bl	8008524 <HAL_RCC_GetPCLK1Freq>
 8009286:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800928a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800928e:	69db      	ldr	r3, [r3, #28]
 8009290:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009294:	f040 810c 	bne.w	80094b0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009298:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800929c:	2200      	movs	r2, #0
 800929e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80092a2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80092a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80092aa:	4622      	mov	r2, r4
 80092ac:	462b      	mov	r3, r5
 80092ae:	1891      	adds	r1, r2, r2
 80092b0:	65b9      	str	r1, [r7, #88]	; 0x58
 80092b2:	415b      	adcs	r3, r3
 80092b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80092b6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80092ba:	4621      	mov	r1, r4
 80092bc:	eb12 0801 	adds.w	r8, r2, r1
 80092c0:	4629      	mov	r1, r5
 80092c2:	eb43 0901 	adc.w	r9, r3, r1
 80092c6:	f04f 0200 	mov.w	r2, #0
 80092ca:	f04f 0300 	mov.w	r3, #0
 80092ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80092d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80092d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80092da:	4690      	mov	r8, r2
 80092dc:	4699      	mov	r9, r3
 80092de:	4623      	mov	r3, r4
 80092e0:	eb18 0303 	adds.w	r3, r8, r3
 80092e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80092e8:	462b      	mov	r3, r5
 80092ea:	eb49 0303 	adc.w	r3, r9, r3
 80092ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80092f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	2200      	movs	r2, #0
 80092fa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80092fe:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009302:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009306:	460b      	mov	r3, r1
 8009308:	18db      	adds	r3, r3, r3
 800930a:	653b      	str	r3, [r7, #80]	; 0x50
 800930c:	4613      	mov	r3, r2
 800930e:	eb42 0303 	adc.w	r3, r2, r3
 8009312:	657b      	str	r3, [r7, #84]	; 0x54
 8009314:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009318:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800931c:	f7f6 ff5c 	bl	80001d8 <__aeabi_uldivmod>
 8009320:	4602      	mov	r2, r0
 8009322:	460b      	mov	r3, r1
 8009324:	4b61      	ldr	r3, [pc, #388]	; (80094ac <UART_SetConfig+0x2d4>)
 8009326:	fba3 2302 	umull	r2, r3, r3, r2
 800932a:	095b      	lsrs	r3, r3, #5
 800932c:	011c      	lsls	r4, r3, #4
 800932e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009332:	2200      	movs	r2, #0
 8009334:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009338:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800933c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009340:	4642      	mov	r2, r8
 8009342:	464b      	mov	r3, r9
 8009344:	1891      	adds	r1, r2, r2
 8009346:	64b9      	str	r1, [r7, #72]	; 0x48
 8009348:	415b      	adcs	r3, r3
 800934a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800934c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009350:	4641      	mov	r1, r8
 8009352:	eb12 0a01 	adds.w	sl, r2, r1
 8009356:	4649      	mov	r1, r9
 8009358:	eb43 0b01 	adc.w	fp, r3, r1
 800935c:	f04f 0200 	mov.w	r2, #0
 8009360:	f04f 0300 	mov.w	r3, #0
 8009364:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009368:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800936c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009370:	4692      	mov	sl, r2
 8009372:	469b      	mov	fp, r3
 8009374:	4643      	mov	r3, r8
 8009376:	eb1a 0303 	adds.w	r3, sl, r3
 800937a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800937e:	464b      	mov	r3, r9
 8009380:	eb4b 0303 	adc.w	r3, fp, r3
 8009384:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009388:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800938c:	685b      	ldr	r3, [r3, #4]
 800938e:	2200      	movs	r2, #0
 8009390:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009394:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009398:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800939c:	460b      	mov	r3, r1
 800939e:	18db      	adds	r3, r3, r3
 80093a0:	643b      	str	r3, [r7, #64]	; 0x40
 80093a2:	4613      	mov	r3, r2
 80093a4:	eb42 0303 	adc.w	r3, r2, r3
 80093a8:	647b      	str	r3, [r7, #68]	; 0x44
 80093aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80093ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80093b2:	f7f6 ff11 	bl	80001d8 <__aeabi_uldivmod>
 80093b6:	4602      	mov	r2, r0
 80093b8:	460b      	mov	r3, r1
 80093ba:	4611      	mov	r1, r2
 80093bc:	4b3b      	ldr	r3, [pc, #236]	; (80094ac <UART_SetConfig+0x2d4>)
 80093be:	fba3 2301 	umull	r2, r3, r3, r1
 80093c2:	095b      	lsrs	r3, r3, #5
 80093c4:	2264      	movs	r2, #100	; 0x64
 80093c6:	fb02 f303 	mul.w	r3, r2, r3
 80093ca:	1acb      	subs	r3, r1, r3
 80093cc:	00db      	lsls	r3, r3, #3
 80093ce:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80093d2:	4b36      	ldr	r3, [pc, #216]	; (80094ac <UART_SetConfig+0x2d4>)
 80093d4:	fba3 2302 	umull	r2, r3, r3, r2
 80093d8:	095b      	lsrs	r3, r3, #5
 80093da:	005b      	lsls	r3, r3, #1
 80093dc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80093e0:	441c      	add	r4, r3
 80093e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80093e6:	2200      	movs	r2, #0
 80093e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80093ec:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80093f0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80093f4:	4642      	mov	r2, r8
 80093f6:	464b      	mov	r3, r9
 80093f8:	1891      	adds	r1, r2, r2
 80093fa:	63b9      	str	r1, [r7, #56]	; 0x38
 80093fc:	415b      	adcs	r3, r3
 80093fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009400:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009404:	4641      	mov	r1, r8
 8009406:	1851      	adds	r1, r2, r1
 8009408:	6339      	str	r1, [r7, #48]	; 0x30
 800940a:	4649      	mov	r1, r9
 800940c:	414b      	adcs	r3, r1
 800940e:	637b      	str	r3, [r7, #52]	; 0x34
 8009410:	f04f 0200 	mov.w	r2, #0
 8009414:	f04f 0300 	mov.w	r3, #0
 8009418:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800941c:	4659      	mov	r1, fp
 800941e:	00cb      	lsls	r3, r1, #3
 8009420:	4651      	mov	r1, sl
 8009422:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009426:	4651      	mov	r1, sl
 8009428:	00ca      	lsls	r2, r1, #3
 800942a:	4610      	mov	r0, r2
 800942c:	4619      	mov	r1, r3
 800942e:	4603      	mov	r3, r0
 8009430:	4642      	mov	r2, r8
 8009432:	189b      	adds	r3, r3, r2
 8009434:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009438:	464b      	mov	r3, r9
 800943a:	460a      	mov	r2, r1
 800943c:	eb42 0303 	adc.w	r3, r2, r3
 8009440:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009448:	685b      	ldr	r3, [r3, #4]
 800944a:	2200      	movs	r2, #0
 800944c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009450:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009454:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009458:	460b      	mov	r3, r1
 800945a:	18db      	adds	r3, r3, r3
 800945c:	62bb      	str	r3, [r7, #40]	; 0x28
 800945e:	4613      	mov	r3, r2
 8009460:	eb42 0303 	adc.w	r3, r2, r3
 8009464:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009466:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800946a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800946e:	f7f6 feb3 	bl	80001d8 <__aeabi_uldivmod>
 8009472:	4602      	mov	r2, r0
 8009474:	460b      	mov	r3, r1
 8009476:	4b0d      	ldr	r3, [pc, #52]	; (80094ac <UART_SetConfig+0x2d4>)
 8009478:	fba3 1302 	umull	r1, r3, r3, r2
 800947c:	095b      	lsrs	r3, r3, #5
 800947e:	2164      	movs	r1, #100	; 0x64
 8009480:	fb01 f303 	mul.w	r3, r1, r3
 8009484:	1ad3      	subs	r3, r2, r3
 8009486:	00db      	lsls	r3, r3, #3
 8009488:	3332      	adds	r3, #50	; 0x32
 800948a:	4a08      	ldr	r2, [pc, #32]	; (80094ac <UART_SetConfig+0x2d4>)
 800948c:	fba2 2303 	umull	r2, r3, r2, r3
 8009490:	095b      	lsrs	r3, r3, #5
 8009492:	f003 0207 	and.w	r2, r3, #7
 8009496:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	4422      	add	r2, r4
 800949e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80094a0:	e106      	b.n	80096b0 <UART_SetConfig+0x4d8>
 80094a2:	bf00      	nop
 80094a4:	40011000 	.word	0x40011000
 80094a8:	40011400 	.word	0x40011400
 80094ac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80094b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80094b4:	2200      	movs	r2, #0
 80094b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80094ba:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80094be:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80094c2:	4642      	mov	r2, r8
 80094c4:	464b      	mov	r3, r9
 80094c6:	1891      	adds	r1, r2, r2
 80094c8:	6239      	str	r1, [r7, #32]
 80094ca:	415b      	adcs	r3, r3
 80094cc:	627b      	str	r3, [r7, #36]	; 0x24
 80094ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80094d2:	4641      	mov	r1, r8
 80094d4:	1854      	adds	r4, r2, r1
 80094d6:	4649      	mov	r1, r9
 80094d8:	eb43 0501 	adc.w	r5, r3, r1
 80094dc:	f04f 0200 	mov.w	r2, #0
 80094e0:	f04f 0300 	mov.w	r3, #0
 80094e4:	00eb      	lsls	r3, r5, #3
 80094e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80094ea:	00e2      	lsls	r2, r4, #3
 80094ec:	4614      	mov	r4, r2
 80094ee:	461d      	mov	r5, r3
 80094f0:	4643      	mov	r3, r8
 80094f2:	18e3      	adds	r3, r4, r3
 80094f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80094f8:	464b      	mov	r3, r9
 80094fa:	eb45 0303 	adc.w	r3, r5, r3
 80094fe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	2200      	movs	r2, #0
 800950a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800950e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009512:	f04f 0200 	mov.w	r2, #0
 8009516:	f04f 0300 	mov.w	r3, #0
 800951a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800951e:	4629      	mov	r1, r5
 8009520:	008b      	lsls	r3, r1, #2
 8009522:	4621      	mov	r1, r4
 8009524:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009528:	4621      	mov	r1, r4
 800952a:	008a      	lsls	r2, r1, #2
 800952c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009530:	f7f6 fe52 	bl	80001d8 <__aeabi_uldivmod>
 8009534:	4602      	mov	r2, r0
 8009536:	460b      	mov	r3, r1
 8009538:	4b60      	ldr	r3, [pc, #384]	; (80096bc <UART_SetConfig+0x4e4>)
 800953a:	fba3 2302 	umull	r2, r3, r3, r2
 800953e:	095b      	lsrs	r3, r3, #5
 8009540:	011c      	lsls	r4, r3, #4
 8009542:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009546:	2200      	movs	r2, #0
 8009548:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800954c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009550:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009554:	4642      	mov	r2, r8
 8009556:	464b      	mov	r3, r9
 8009558:	1891      	adds	r1, r2, r2
 800955a:	61b9      	str	r1, [r7, #24]
 800955c:	415b      	adcs	r3, r3
 800955e:	61fb      	str	r3, [r7, #28]
 8009560:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009564:	4641      	mov	r1, r8
 8009566:	1851      	adds	r1, r2, r1
 8009568:	6139      	str	r1, [r7, #16]
 800956a:	4649      	mov	r1, r9
 800956c:	414b      	adcs	r3, r1
 800956e:	617b      	str	r3, [r7, #20]
 8009570:	f04f 0200 	mov.w	r2, #0
 8009574:	f04f 0300 	mov.w	r3, #0
 8009578:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800957c:	4659      	mov	r1, fp
 800957e:	00cb      	lsls	r3, r1, #3
 8009580:	4651      	mov	r1, sl
 8009582:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009586:	4651      	mov	r1, sl
 8009588:	00ca      	lsls	r2, r1, #3
 800958a:	4610      	mov	r0, r2
 800958c:	4619      	mov	r1, r3
 800958e:	4603      	mov	r3, r0
 8009590:	4642      	mov	r2, r8
 8009592:	189b      	adds	r3, r3, r2
 8009594:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009598:	464b      	mov	r3, r9
 800959a:	460a      	mov	r2, r1
 800959c:	eb42 0303 	adc.w	r3, r2, r3
 80095a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80095a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095a8:	685b      	ldr	r3, [r3, #4]
 80095aa:	2200      	movs	r2, #0
 80095ac:	67bb      	str	r3, [r7, #120]	; 0x78
 80095ae:	67fa      	str	r2, [r7, #124]	; 0x7c
 80095b0:	f04f 0200 	mov.w	r2, #0
 80095b4:	f04f 0300 	mov.w	r3, #0
 80095b8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80095bc:	4649      	mov	r1, r9
 80095be:	008b      	lsls	r3, r1, #2
 80095c0:	4641      	mov	r1, r8
 80095c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80095c6:	4641      	mov	r1, r8
 80095c8:	008a      	lsls	r2, r1, #2
 80095ca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80095ce:	f7f6 fe03 	bl	80001d8 <__aeabi_uldivmod>
 80095d2:	4602      	mov	r2, r0
 80095d4:	460b      	mov	r3, r1
 80095d6:	4611      	mov	r1, r2
 80095d8:	4b38      	ldr	r3, [pc, #224]	; (80096bc <UART_SetConfig+0x4e4>)
 80095da:	fba3 2301 	umull	r2, r3, r3, r1
 80095de:	095b      	lsrs	r3, r3, #5
 80095e0:	2264      	movs	r2, #100	; 0x64
 80095e2:	fb02 f303 	mul.w	r3, r2, r3
 80095e6:	1acb      	subs	r3, r1, r3
 80095e8:	011b      	lsls	r3, r3, #4
 80095ea:	3332      	adds	r3, #50	; 0x32
 80095ec:	4a33      	ldr	r2, [pc, #204]	; (80096bc <UART_SetConfig+0x4e4>)
 80095ee:	fba2 2303 	umull	r2, r3, r2, r3
 80095f2:	095b      	lsrs	r3, r3, #5
 80095f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80095f8:	441c      	add	r4, r3
 80095fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80095fe:	2200      	movs	r2, #0
 8009600:	673b      	str	r3, [r7, #112]	; 0x70
 8009602:	677a      	str	r2, [r7, #116]	; 0x74
 8009604:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009608:	4642      	mov	r2, r8
 800960a:	464b      	mov	r3, r9
 800960c:	1891      	adds	r1, r2, r2
 800960e:	60b9      	str	r1, [r7, #8]
 8009610:	415b      	adcs	r3, r3
 8009612:	60fb      	str	r3, [r7, #12]
 8009614:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009618:	4641      	mov	r1, r8
 800961a:	1851      	adds	r1, r2, r1
 800961c:	6039      	str	r1, [r7, #0]
 800961e:	4649      	mov	r1, r9
 8009620:	414b      	adcs	r3, r1
 8009622:	607b      	str	r3, [r7, #4]
 8009624:	f04f 0200 	mov.w	r2, #0
 8009628:	f04f 0300 	mov.w	r3, #0
 800962c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009630:	4659      	mov	r1, fp
 8009632:	00cb      	lsls	r3, r1, #3
 8009634:	4651      	mov	r1, sl
 8009636:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800963a:	4651      	mov	r1, sl
 800963c:	00ca      	lsls	r2, r1, #3
 800963e:	4610      	mov	r0, r2
 8009640:	4619      	mov	r1, r3
 8009642:	4603      	mov	r3, r0
 8009644:	4642      	mov	r2, r8
 8009646:	189b      	adds	r3, r3, r2
 8009648:	66bb      	str	r3, [r7, #104]	; 0x68
 800964a:	464b      	mov	r3, r9
 800964c:	460a      	mov	r2, r1
 800964e:	eb42 0303 	adc.w	r3, r2, r3
 8009652:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009658:	685b      	ldr	r3, [r3, #4]
 800965a:	2200      	movs	r2, #0
 800965c:	663b      	str	r3, [r7, #96]	; 0x60
 800965e:	667a      	str	r2, [r7, #100]	; 0x64
 8009660:	f04f 0200 	mov.w	r2, #0
 8009664:	f04f 0300 	mov.w	r3, #0
 8009668:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800966c:	4649      	mov	r1, r9
 800966e:	008b      	lsls	r3, r1, #2
 8009670:	4641      	mov	r1, r8
 8009672:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009676:	4641      	mov	r1, r8
 8009678:	008a      	lsls	r2, r1, #2
 800967a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800967e:	f7f6 fdab 	bl	80001d8 <__aeabi_uldivmod>
 8009682:	4602      	mov	r2, r0
 8009684:	460b      	mov	r3, r1
 8009686:	4b0d      	ldr	r3, [pc, #52]	; (80096bc <UART_SetConfig+0x4e4>)
 8009688:	fba3 1302 	umull	r1, r3, r3, r2
 800968c:	095b      	lsrs	r3, r3, #5
 800968e:	2164      	movs	r1, #100	; 0x64
 8009690:	fb01 f303 	mul.w	r3, r1, r3
 8009694:	1ad3      	subs	r3, r2, r3
 8009696:	011b      	lsls	r3, r3, #4
 8009698:	3332      	adds	r3, #50	; 0x32
 800969a:	4a08      	ldr	r2, [pc, #32]	; (80096bc <UART_SetConfig+0x4e4>)
 800969c:	fba2 2303 	umull	r2, r3, r2, r3
 80096a0:	095b      	lsrs	r3, r3, #5
 80096a2:	f003 020f 	and.w	r2, r3, #15
 80096a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	4422      	add	r2, r4
 80096ae:	609a      	str	r2, [r3, #8]
}
 80096b0:	bf00      	nop
 80096b2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80096b6:	46bd      	mov	sp, r7
 80096b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80096bc:	51eb851f 	.word	0x51eb851f

080096c0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80096c0:	b084      	sub	sp, #16
 80096c2:	b580      	push	{r7, lr}
 80096c4:	b084      	sub	sp, #16
 80096c6:	af00      	add	r7, sp, #0
 80096c8:	6078      	str	r0, [r7, #4]
 80096ca:	f107 001c 	add.w	r0, r7, #28
 80096ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80096d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096d4:	2b01      	cmp	r3, #1
 80096d6:	d122      	bne.n	800971e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096dc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	68db      	ldr	r3, [r3, #12]
 80096e8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80096ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80096f0:	687a      	ldr	r2, [r7, #4]
 80096f2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	68db      	ldr	r3, [r3, #12]
 80096f8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009700:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009702:	2b01      	cmp	r3, #1
 8009704:	d105      	bne.n	8009712 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	68db      	ldr	r3, [r3, #12]
 800970a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009712:	6878      	ldr	r0, [r7, #4]
 8009714:	f000 f9c0 	bl	8009a98 <USB_CoreReset>
 8009718:	4603      	mov	r3, r0
 800971a:	73fb      	strb	r3, [r7, #15]
 800971c:	e01a      	b.n	8009754 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	68db      	ldr	r3, [r3, #12]
 8009722:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800972a:	6878      	ldr	r0, [r7, #4]
 800972c:	f000 f9b4 	bl	8009a98 <USB_CoreReset>
 8009730:	4603      	mov	r3, r0
 8009732:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009734:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009736:	2b00      	cmp	r3, #0
 8009738:	d106      	bne.n	8009748 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800973e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	639a      	str	r2, [r3, #56]	; 0x38
 8009746:	e005      	b.n	8009754 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800974c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009756:	2b01      	cmp	r3, #1
 8009758:	d10b      	bne.n	8009772 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	689b      	ldr	r3, [r3, #8]
 800975e:	f043 0206 	orr.w	r2, r3, #6
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	689b      	ldr	r3, [r3, #8]
 800976a:	f043 0220 	orr.w	r2, r3, #32
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009772:	7bfb      	ldrb	r3, [r7, #15]
}
 8009774:	4618      	mov	r0, r3
 8009776:	3710      	adds	r7, #16
 8009778:	46bd      	mov	sp, r7
 800977a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800977e:	b004      	add	sp, #16
 8009780:	4770      	bx	lr

08009782 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009782:	b480      	push	{r7}
 8009784:	b083      	sub	sp, #12
 8009786:	af00      	add	r7, sp, #0
 8009788:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	689b      	ldr	r3, [r3, #8]
 800978e:	f043 0201 	orr.w	r2, r3, #1
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009796:	2300      	movs	r3, #0
}
 8009798:	4618      	mov	r0, r3
 800979a:	370c      	adds	r7, #12
 800979c:	46bd      	mov	sp, r7
 800979e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a2:	4770      	bx	lr

080097a4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80097a4:	b480      	push	{r7}
 80097a6:	b083      	sub	sp, #12
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	689b      	ldr	r3, [r3, #8]
 80097b0:	f023 0201 	bic.w	r2, r3, #1
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80097b8:	2300      	movs	r3, #0
}
 80097ba:	4618      	mov	r0, r3
 80097bc:	370c      	adds	r7, #12
 80097be:	46bd      	mov	sp, r7
 80097c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c4:	4770      	bx	lr

080097c6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80097c6:	b580      	push	{r7, lr}
 80097c8:	b084      	sub	sp, #16
 80097ca:	af00      	add	r7, sp, #0
 80097cc:	6078      	str	r0, [r7, #4]
 80097ce:	460b      	mov	r3, r1
 80097d0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80097d2:	2300      	movs	r3, #0
 80097d4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	68db      	ldr	r3, [r3, #12]
 80097da:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80097e2:	78fb      	ldrb	r3, [r7, #3]
 80097e4:	2b01      	cmp	r3, #1
 80097e6:	d115      	bne.n	8009814 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	68db      	ldr	r3, [r3, #12]
 80097ec:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80097f4:	2001      	movs	r0, #1
 80097f6:	f7f9 fa9f 	bl	8002d38 <HAL_Delay>
      ms++;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	3301      	adds	r3, #1
 80097fe:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f000 f93a 	bl	8009a7a <USB_GetMode>
 8009806:	4603      	mov	r3, r0
 8009808:	2b01      	cmp	r3, #1
 800980a:	d01e      	beq.n	800984a <USB_SetCurrentMode+0x84>
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	2b31      	cmp	r3, #49	; 0x31
 8009810:	d9f0      	bls.n	80097f4 <USB_SetCurrentMode+0x2e>
 8009812:	e01a      	b.n	800984a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009814:	78fb      	ldrb	r3, [r7, #3]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d115      	bne.n	8009846 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	68db      	ldr	r3, [r3, #12]
 800981e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009826:	2001      	movs	r0, #1
 8009828:	f7f9 fa86 	bl	8002d38 <HAL_Delay>
      ms++;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	3301      	adds	r3, #1
 8009830:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f000 f921 	bl	8009a7a <USB_GetMode>
 8009838:	4603      	mov	r3, r0
 800983a:	2b00      	cmp	r3, #0
 800983c:	d005      	beq.n	800984a <USB_SetCurrentMode+0x84>
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	2b31      	cmp	r3, #49	; 0x31
 8009842:	d9f0      	bls.n	8009826 <USB_SetCurrentMode+0x60>
 8009844:	e001      	b.n	800984a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009846:	2301      	movs	r3, #1
 8009848:	e005      	b.n	8009856 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	2b32      	cmp	r3, #50	; 0x32
 800984e:	d101      	bne.n	8009854 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009850:	2301      	movs	r3, #1
 8009852:	e000      	b.n	8009856 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009854:	2300      	movs	r3, #0
}
 8009856:	4618      	mov	r0, r3
 8009858:	3710      	adds	r7, #16
 800985a:	46bd      	mov	sp, r7
 800985c:	bd80      	pop	{r7, pc}
	...

08009860 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009860:	b480      	push	{r7}
 8009862:	b085      	sub	sp, #20
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
 8009868:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800986a:	2300      	movs	r3, #0
 800986c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	3301      	adds	r3, #1
 8009872:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	4a13      	ldr	r2, [pc, #76]	; (80098c4 <USB_FlushTxFifo+0x64>)
 8009878:	4293      	cmp	r3, r2
 800987a:	d901      	bls.n	8009880 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800987c:	2303      	movs	r3, #3
 800987e:	e01b      	b.n	80098b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	691b      	ldr	r3, [r3, #16]
 8009884:	2b00      	cmp	r3, #0
 8009886:	daf2      	bge.n	800986e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009888:	2300      	movs	r3, #0
 800988a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800988c:	683b      	ldr	r3, [r7, #0]
 800988e:	019b      	lsls	r3, r3, #6
 8009890:	f043 0220 	orr.w	r2, r3, #32
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	3301      	adds	r3, #1
 800989c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	4a08      	ldr	r2, [pc, #32]	; (80098c4 <USB_FlushTxFifo+0x64>)
 80098a2:	4293      	cmp	r3, r2
 80098a4:	d901      	bls.n	80098aa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80098a6:	2303      	movs	r3, #3
 80098a8:	e006      	b.n	80098b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	691b      	ldr	r3, [r3, #16]
 80098ae:	f003 0320 	and.w	r3, r3, #32
 80098b2:	2b20      	cmp	r3, #32
 80098b4:	d0f0      	beq.n	8009898 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80098b6:	2300      	movs	r3, #0
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	3714      	adds	r7, #20
 80098bc:	46bd      	mov	sp, r7
 80098be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c2:	4770      	bx	lr
 80098c4:	00030d40 	.word	0x00030d40

080098c8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80098c8:	b480      	push	{r7}
 80098ca:	b085      	sub	sp, #20
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80098d0:	2300      	movs	r3, #0
 80098d2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	3301      	adds	r3, #1
 80098d8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	4a11      	ldr	r2, [pc, #68]	; (8009924 <USB_FlushRxFifo+0x5c>)
 80098de:	4293      	cmp	r3, r2
 80098e0:	d901      	bls.n	80098e6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80098e2:	2303      	movs	r3, #3
 80098e4:	e018      	b.n	8009918 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	691b      	ldr	r3, [r3, #16]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	daf2      	bge.n	80098d4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80098ee:	2300      	movs	r3, #0
 80098f0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2210      	movs	r2, #16
 80098f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	3301      	adds	r3, #1
 80098fc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	4a08      	ldr	r2, [pc, #32]	; (8009924 <USB_FlushRxFifo+0x5c>)
 8009902:	4293      	cmp	r3, r2
 8009904:	d901      	bls.n	800990a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009906:	2303      	movs	r3, #3
 8009908:	e006      	b.n	8009918 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	691b      	ldr	r3, [r3, #16]
 800990e:	f003 0310 	and.w	r3, r3, #16
 8009912:	2b10      	cmp	r3, #16
 8009914:	d0f0      	beq.n	80098f8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009916:	2300      	movs	r3, #0
}
 8009918:	4618      	mov	r0, r3
 800991a:	3714      	adds	r7, #20
 800991c:	46bd      	mov	sp, r7
 800991e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009922:	4770      	bx	lr
 8009924:	00030d40 	.word	0x00030d40

08009928 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009928:	b480      	push	{r7}
 800992a:	b089      	sub	sp, #36	; 0x24
 800992c:	af00      	add	r7, sp, #0
 800992e:	60f8      	str	r0, [r7, #12]
 8009930:	60b9      	str	r1, [r7, #8]
 8009932:	4611      	mov	r1, r2
 8009934:	461a      	mov	r2, r3
 8009936:	460b      	mov	r3, r1
 8009938:	71fb      	strb	r3, [r7, #7]
 800993a:	4613      	mov	r3, r2
 800993c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009946:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800994a:	2b00      	cmp	r3, #0
 800994c:	d123      	bne.n	8009996 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800994e:	88bb      	ldrh	r3, [r7, #4]
 8009950:	3303      	adds	r3, #3
 8009952:	089b      	lsrs	r3, r3, #2
 8009954:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009956:	2300      	movs	r3, #0
 8009958:	61bb      	str	r3, [r7, #24]
 800995a:	e018      	b.n	800998e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800995c:	79fb      	ldrb	r3, [r7, #7]
 800995e:	031a      	lsls	r2, r3, #12
 8009960:	697b      	ldr	r3, [r7, #20]
 8009962:	4413      	add	r3, r2
 8009964:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009968:	461a      	mov	r2, r3
 800996a:	69fb      	ldr	r3, [r7, #28]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009970:	69fb      	ldr	r3, [r7, #28]
 8009972:	3301      	adds	r3, #1
 8009974:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009976:	69fb      	ldr	r3, [r7, #28]
 8009978:	3301      	adds	r3, #1
 800997a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800997c:	69fb      	ldr	r3, [r7, #28]
 800997e:	3301      	adds	r3, #1
 8009980:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009982:	69fb      	ldr	r3, [r7, #28]
 8009984:	3301      	adds	r3, #1
 8009986:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009988:	69bb      	ldr	r3, [r7, #24]
 800998a:	3301      	adds	r3, #1
 800998c:	61bb      	str	r3, [r7, #24]
 800998e:	69ba      	ldr	r2, [r7, #24]
 8009990:	693b      	ldr	r3, [r7, #16]
 8009992:	429a      	cmp	r2, r3
 8009994:	d3e2      	bcc.n	800995c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009996:	2300      	movs	r3, #0
}
 8009998:	4618      	mov	r0, r3
 800999a:	3724      	adds	r7, #36	; 0x24
 800999c:	46bd      	mov	sp, r7
 800999e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a2:	4770      	bx	lr

080099a4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80099a4:	b480      	push	{r7}
 80099a6:	b08b      	sub	sp, #44	; 0x2c
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	60f8      	str	r0, [r7, #12]
 80099ac:	60b9      	str	r1, [r7, #8]
 80099ae:	4613      	mov	r3, r2
 80099b0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80099b6:	68bb      	ldr	r3, [r7, #8]
 80099b8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80099ba:	88fb      	ldrh	r3, [r7, #6]
 80099bc:	089b      	lsrs	r3, r3, #2
 80099be:	b29b      	uxth	r3, r3
 80099c0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80099c2:	88fb      	ldrh	r3, [r7, #6]
 80099c4:	f003 0303 	and.w	r3, r3, #3
 80099c8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80099ca:	2300      	movs	r3, #0
 80099cc:	623b      	str	r3, [r7, #32]
 80099ce:	e014      	b.n	80099fa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80099d0:	69bb      	ldr	r3, [r7, #24]
 80099d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80099d6:	681a      	ldr	r2, [r3, #0]
 80099d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099da:	601a      	str	r2, [r3, #0]
    pDest++;
 80099dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099de:	3301      	adds	r3, #1
 80099e0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80099e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099e4:	3301      	adds	r3, #1
 80099e6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80099e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ea:	3301      	adds	r3, #1
 80099ec:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80099ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099f0:	3301      	adds	r3, #1
 80099f2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80099f4:	6a3b      	ldr	r3, [r7, #32]
 80099f6:	3301      	adds	r3, #1
 80099f8:	623b      	str	r3, [r7, #32]
 80099fa:	6a3a      	ldr	r2, [r7, #32]
 80099fc:	697b      	ldr	r3, [r7, #20]
 80099fe:	429a      	cmp	r2, r3
 8009a00:	d3e6      	bcc.n	80099d0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009a02:	8bfb      	ldrh	r3, [r7, #30]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d01e      	beq.n	8009a46 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009a08:	2300      	movs	r3, #0
 8009a0a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009a0c:	69bb      	ldr	r3, [r7, #24]
 8009a0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a12:	461a      	mov	r2, r3
 8009a14:	f107 0310 	add.w	r3, r7, #16
 8009a18:	6812      	ldr	r2, [r2, #0]
 8009a1a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009a1c:	693a      	ldr	r2, [r7, #16]
 8009a1e:	6a3b      	ldr	r3, [r7, #32]
 8009a20:	b2db      	uxtb	r3, r3
 8009a22:	00db      	lsls	r3, r3, #3
 8009a24:	fa22 f303 	lsr.w	r3, r2, r3
 8009a28:	b2da      	uxtb	r2, r3
 8009a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a2c:	701a      	strb	r2, [r3, #0]
      i++;
 8009a2e:	6a3b      	ldr	r3, [r7, #32]
 8009a30:	3301      	adds	r3, #1
 8009a32:	623b      	str	r3, [r7, #32]
      pDest++;
 8009a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a36:	3301      	adds	r3, #1
 8009a38:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8009a3a:	8bfb      	ldrh	r3, [r7, #30]
 8009a3c:	3b01      	subs	r3, #1
 8009a3e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009a40:	8bfb      	ldrh	r3, [r7, #30]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d1ea      	bne.n	8009a1c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009a48:	4618      	mov	r0, r3
 8009a4a:	372c      	adds	r7, #44	; 0x2c
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a52:	4770      	bx	lr

08009a54 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009a54:	b480      	push	{r7}
 8009a56:	b085      	sub	sp, #20
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	695b      	ldr	r3, [r3, #20]
 8009a60:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	699b      	ldr	r3, [r3, #24]
 8009a66:	68fa      	ldr	r2, [r7, #12]
 8009a68:	4013      	ands	r3, r2
 8009a6a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
}
 8009a6e:	4618      	mov	r0, r3
 8009a70:	3714      	adds	r7, #20
 8009a72:	46bd      	mov	sp, r7
 8009a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a78:	4770      	bx	lr

08009a7a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009a7a:	b480      	push	{r7}
 8009a7c:	b083      	sub	sp, #12
 8009a7e:	af00      	add	r7, sp, #0
 8009a80:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	695b      	ldr	r3, [r3, #20]
 8009a86:	f003 0301 	and.w	r3, r3, #1
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	370c      	adds	r7, #12
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a94:	4770      	bx	lr
	...

08009a98 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009a98:	b480      	push	{r7}
 8009a9a:	b085      	sub	sp, #20
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	3301      	adds	r3, #1
 8009aa8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	4a13      	ldr	r2, [pc, #76]	; (8009afc <USB_CoreReset+0x64>)
 8009aae:	4293      	cmp	r3, r2
 8009ab0:	d901      	bls.n	8009ab6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009ab2:	2303      	movs	r3, #3
 8009ab4:	e01b      	b.n	8009aee <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	691b      	ldr	r3, [r3, #16]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	daf2      	bge.n	8009aa4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009abe:	2300      	movs	r3, #0
 8009ac0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	691b      	ldr	r3, [r3, #16]
 8009ac6:	f043 0201 	orr.w	r2, r3, #1
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	3301      	adds	r3, #1
 8009ad2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	4a09      	ldr	r2, [pc, #36]	; (8009afc <USB_CoreReset+0x64>)
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d901      	bls.n	8009ae0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009adc:	2303      	movs	r3, #3
 8009ade:	e006      	b.n	8009aee <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	691b      	ldr	r3, [r3, #16]
 8009ae4:	f003 0301 	and.w	r3, r3, #1
 8009ae8:	2b01      	cmp	r3, #1
 8009aea:	d0f0      	beq.n	8009ace <USB_CoreReset+0x36>

  return HAL_OK;
 8009aec:	2300      	movs	r3, #0
}
 8009aee:	4618      	mov	r0, r3
 8009af0:	3714      	adds	r7, #20
 8009af2:	46bd      	mov	sp, r7
 8009af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af8:	4770      	bx	lr
 8009afa:	bf00      	nop
 8009afc:	00030d40 	.word	0x00030d40

08009b00 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009b00:	b084      	sub	sp, #16
 8009b02:	b580      	push	{r7, lr}
 8009b04:	b086      	sub	sp, #24
 8009b06:	af00      	add	r7, sp, #0
 8009b08:	6078      	str	r0, [r7, #4]
 8009b0a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009b0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009b12:	2300      	movs	r3, #0
 8009b14:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009b20:	461a      	mov	r2, r3
 8009b22:	2300      	movs	r3, #0
 8009b24:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b2a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b36:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b42:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d018      	beq.n	8009b88 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8009b56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b58:	2b01      	cmp	r3, #1
 8009b5a:	d10a      	bne.n	8009b72 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	68fa      	ldr	r2, [r7, #12]
 8009b66:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009b6a:	f043 0304 	orr.w	r3, r3, #4
 8009b6e:	6013      	str	r3, [r2, #0]
 8009b70:	e014      	b.n	8009b9c <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	68fa      	ldr	r2, [r7, #12]
 8009b7c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009b80:	f023 0304 	bic.w	r3, r3, #4
 8009b84:	6013      	str	r3, [r2, #0]
 8009b86:	e009      	b.n	8009b9c <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	68fa      	ldr	r2, [r7, #12]
 8009b92:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009b96:	f023 0304 	bic.w	r3, r3, #4
 8009b9a:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009b9c:	2110      	movs	r1, #16
 8009b9e:	6878      	ldr	r0, [r7, #4]
 8009ba0:	f7ff fe5e 	bl	8009860 <USB_FlushTxFifo>
 8009ba4:	4603      	mov	r3, r0
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d001      	beq.n	8009bae <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 8009baa:	2301      	movs	r3, #1
 8009bac:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009bae:	6878      	ldr	r0, [r7, #4]
 8009bb0:	f7ff fe8a 	bl	80098c8 <USB_FlushRxFifo>
 8009bb4:	4603      	mov	r3, r0
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d001      	beq.n	8009bbe <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 8009bba:	2301      	movs	r3, #1
 8009bbc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	613b      	str	r3, [r7, #16]
 8009bc2:	e015      	b.n	8009bf0 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8009bc4:	693b      	ldr	r3, [r7, #16]
 8009bc6:	015a      	lsls	r2, r3, #5
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	4413      	add	r3, r2
 8009bcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009bd0:	461a      	mov	r2, r3
 8009bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8009bd6:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8009bd8:	693b      	ldr	r3, [r7, #16]
 8009bda:	015a      	lsls	r2, r3, #5
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	4413      	add	r3, r2
 8009be0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009be4:	461a      	mov	r2, r3
 8009be6:	2300      	movs	r3, #0
 8009be8:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8009bea:	693b      	ldr	r3, [r7, #16]
 8009bec:	3301      	adds	r3, #1
 8009bee:	613b      	str	r3, [r7, #16]
 8009bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bf2:	693a      	ldr	r2, [r7, #16]
 8009bf4:	429a      	cmp	r2, r3
 8009bf6:	d3e5      	bcc.n	8009bc4 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	f04f 32ff 	mov.w	r2, #4294967295
 8009c04:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d00b      	beq.n	8009c2a <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009c18:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	4a13      	ldr	r2, [pc, #76]	; (8009c6c <USB_HostInit+0x16c>)
 8009c1e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	4a13      	ldr	r2, [pc, #76]	; (8009c70 <USB_HostInit+0x170>)
 8009c24:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8009c28:	e009      	b.n	8009c3e <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2280      	movs	r2, #128	; 0x80
 8009c2e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	4a10      	ldr	r2, [pc, #64]	; (8009c74 <USB_HostInit+0x174>)
 8009c34:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	4a0f      	ldr	r2, [pc, #60]	; (8009c78 <USB_HostInit+0x178>)
 8009c3a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d105      	bne.n	8009c50 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	699b      	ldr	r3, [r3, #24]
 8009c48:	f043 0210 	orr.w	r2, r3, #16
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	699a      	ldr	r2, [r3, #24]
 8009c54:	4b09      	ldr	r3, [pc, #36]	; (8009c7c <USB_HostInit+0x17c>)
 8009c56:	4313      	orrs	r3, r2
 8009c58:	687a      	ldr	r2, [r7, #4]
 8009c5a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8009c5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c5e:	4618      	mov	r0, r3
 8009c60:	3718      	adds	r7, #24
 8009c62:	46bd      	mov	sp, r7
 8009c64:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009c68:	b004      	add	sp, #16
 8009c6a:	4770      	bx	lr
 8009c6c:	01000200 	.word	0x01000200
 8009c70:	00e00300 	.word	0x00e00300
 8009c74:	00600080 	.word	0x00600080
 8009c78:	004000e0 	.word	0x004000e0
 8009c7c:	a3200008 	.word	0xa3200008

08009c80 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8009c80:	b480      	push	{r7}
 8009c82:	b085      	sub	sp, #20
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
 8009c88:	460b      	mov	r3, r1
 8009c8a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	68fa      	ldr	r2, [r7, #12]
 8009c9a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009c9e:	f023 0303 	bic.w	r3, r3, #3
 8009ca2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009caa:	681a      	ldr	r2, [r3, #0]
 8009cac:	78fb      	ldrb	r3, [r7, #3]
 8009cae:	f003 0303 	and.w	r3, r3, #3
 8009cb2:	68f9      	ldr	r1, [r7, #12]
 8009cb4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009cb8:	4313      	orrs	r3, r2
 8009cba:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8009cbc:	78fb      	ldrb	r3, [r7, #3]
 8009cbe:	2b01      	cmp	r3, #1
 8009cc0:	d107      	bne.n	8009cd2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009cc8:	461a      	mov	r2, r3
 8009cca:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8009cce:	6053      	str	r3, [r2, #4]
 8009cd0:	e009      	b.n	8009ce6 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8009cd2:	78fb      	ldrb	r3, [r7, #3]
 8009cd4:	2b02      	cmp	r3, #2
 8009cd6:	d106      	bne.n	8009ce6 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009cde:	461a      	mov	r2, r3
 8009ce0:	f241 7370 	movw	r3, #6000	; 0x1770
 8009ce4:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8009ce6:	2300      	movs	r3, #0
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	3714      	adds	r7, #20
 8009cec:	46bd      	mov	sp, r7
 8009cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf2:	4770      	bx	lr

08009cf4 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b084      	sub	sp, #16
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8009d00:	2300      	movs	r3, #0
 8009d02:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009d0e:	68bb      	ldr	r3, [r7, #8]
 8009d10:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8009d14:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8009d16:	68bb      	ldr	r3, [r7, #8]
 8009d18:	68fa      	ldr	r2, [r7, #12]
 8009d1a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009d1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d22:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8009d24:	2064      	movs	r0, #100	; 0x64
 8009d26:	f7f9 f807 	bl	8002d38 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8009d2a:	68bb      	ldr	r3, [r7, #8]
 8009d2c:	68fa      	ldr	r2, [r7, #12]
 8009d2e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009d32:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009d36:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8009d38:	200a      	movs	r0, #10
 8009d3a:	f7f8 fffd 	bl	8002d38 <HAL_Delay>

  return HAL_OK;
 8009d3e:	2300      	movs	r3, #0
}
 8009d40:	4618      	mov	r0, r3
 8009d42:	3710      	adds	r7, #16
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bd80      	pop	{r7, pc}

08009d48 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b085      	sub	sp, #20
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
 8009d50:	460b      	mov	r3, r1
 8009d52:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009d58:	2300      	movs	r3, #0
 8009d5a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009d66:	68bb      	ldr	r3, [r7, #8]
 8009d68:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8009d6c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8009d6e:	68bb      	ldr	r3, [r7, #8]
 8009d70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d109      	bne.n	8009d8c <USB_DriveVbus+0x44>
 8009d78:	78fb      	ldrb	r3, [r7, #3]
 8009d7a:	2b01      	cmp	r3, #1
 8009d7c:	d106      	bne.n	8009d8c <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8009d7e:	68bb      	ldr	r3, [r7, #8]
 8009d80:	68fa      	ldr	r2, [r7, #12]
 8009d82:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009d86:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009d8a:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009d92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009d96:	d109      	bne.n	8009dac <USB_DriveVbus+0x64>
 8009d98:	78fb      	ldrb	r3, [r7, #3]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d106      	bne.n	8009dac <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8009d9e:	68bb      	ldr	r3, [r7, #8]
 8009da0:	68fa      	ldr	r2, [r7, #12]
 8009da2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009da6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009daa:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8009dac:	2300      	movs	r3, #0
}
 8009dae:	4618      	mov	r0, r3
 8009db0:	3714      	adds	r7, #20
 8009db2:	46bd      	mov	sp, r7
 8009db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db8:	4770      	bx	lr

08009dba <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8009dba:	b480      	push	{r7}
 8009dbc:	b085      	sub	sp, #20
 8009dbe:	af00      	add	r7, sp, #0
 8009dc0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8009dd4:	68bb      	ldr	r3, [r7, #8]
 8009dd6:	0c5b      	lsrs	r3, r3, #17
 8009dd8:	f003 0303 	and.w	r3, r3, #3
}
 8009ddc:	4618      	mov	r0, r3
 8009dde:	3714      	adds	r7, #20
 8009de0:	46bd      	mov	sp, r7
 8009de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de6:	4770      	bx	lr

08009de8 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8009de8:	b480      	push	{r7}
 8009dea:	b085      	sub	sp, #20
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009dfa:	689b      	ldr	r3, [r3, #8]
 8009dfc:	b29b      	uxth	r3, r3
}
 8009dfe:	4618      	mov	r0, r3
 8009e00:	3714      	adds	r7, #20
 8009e02:	46bd      	mov	sp, r7
 8009e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e08:	4770      	bx	lr
	...

08009e0c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b088      	sub	sp, #32
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
 8009e14:	4608      	mov	r0, r1
 8009e16:	4611      	mov	r1, r2
 8009e18:	461a      	mov	r2, r3
 8009e1a:	4603      	mov	r3, r0
 8009e1c:	70fb      	strb	r3, [r7, #3]
 8009e1e:	460b      	mov	r3, r1
 8009e20:	70bb      	strb	r3, [r7, #2]
 8009e22:	4613      	mov	r3, r2
 8009e24:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8009e26:	2300      	movs	r3, #0
 8009e28:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8009e2e:	78fb      	ldrb	r3, [r7, #3]
 8009e30:	015a      	lsls	r2, r3, #5
 8009e32:	693b      	ldr	r3, [r7, #16]
 8009e34:	4413      	add	r3, r2
 8009e36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e3a:	461a      	mov	r2, r3
 8009e3c:	f04f 33ff 	mov.w	r3, #4294967295
 8009e40:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8009e42:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009e46:	2b03      	cmp	r3, #3
 8009e48:	d87e      	bhi.n	8009f48 <USB_HC_Init+0x13c>
 8009e4a:	a201      	add	r2, pc, #4	; (adr r2, 8009e50 <USB_HC_Init+0x44>)
 8009e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e50:	08009e61 	.word	0x08009e61
 8009e54:	08009f0b 	.word	0x08009f0b
 8009e58:	08009e61 	.word	0x08009e61
 8009e5c:	08009ecd 	.word	0x08009ecd
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009e60:	78fb      	ldrb	r3, [r7, #3]
 8009e62:	015a      	lsls	r2, r3, #5
 8009e64:	693b      	ldr	r3, [r7, #16]
 8009e66:	4413      	add	r3, r2
 8009e68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e6c:	461a      	mov	r2, r3
 8009e6e:	f240 439d 	movw	r3, #1181	; 0x49d
 8009e72:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8009e74:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	da10      	bge.n	8009e9e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009e7c:	78fb      	ldrb	r3, [r7, #3]
 8009e7e:	015a      	lsls	r2, r3, #5
 8009e80:	693b      	ldr	r3, [r7, #16]
 8009e82:	4413      	add	r3, r2
 8009e84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e88:	68db      	ldr	r3, [r3, #12]
 8009e8a:	78fa      	ldrb	r2, [r7, #3]
 8009e8c:	0151      	lsls	r1, r2, #5
 8009e8e:	693a      	ldr	r2, [r7, #16]
 8009e90:	440a      	add	r2, r1
 8009e92:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009e96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e9a:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8009e9c:	e057      	b.n	8009f4e <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d051      	beq.n	8009f4e <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8009eaa:	78fb      	ldrb	r3, [r7, #3]
 8009eac:	015a      	lsls	r2, r3, #5
 8009eae:	693b      	ldr	r3, [r7, #16]
 8009eb0:	4413      	add	r3, r2
 8009eb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009eb6:	68db      	ldr	r3, [r3, #12]
 8009eb8:	78fa      	ldrb	r2, [r7, #3]
 8009eba:	0151      	lsls	r1, r2, #5
 8009ebc:	693a      	ldr	r2, [r7, #16]
 8009ebe:	440a      	add	r2, r1
 8009ec0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009ec4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8009ec8:	60d3      	str	r3, [r2, #12]
      break;
 8009eca:	e040      	b.n	8009f4e <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009ecc:	78fb      	ldrb	r3, [r7, #3]
 8009ece:	015a      	lsls	r2, r3, #5
 8009ed0:	693b      	ldr	r3, [r7, #16]
 8009ed2:	4413      	add	r3, r2
 8009ed4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009ed8:	461a      	mov	r2, r3
 8009eda:	f240 639d 	movw	r3, #1693	; 0x69d
 8009ede:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009ee0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	da34      	bge.n	8009f52 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009ee8:	78fb      	ldrb	r3, [r7, #3]
 8009eea:	015a      	lsls	r2, r3, #5
 8009eec:	693b      	ldr	r3, [r7, #16]
 8009eee:	4413      	add	r3, r2
 8009ef0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009ef4:	68db      	ldr	r3, [r3, #12]
 8009ef6:	78fa      	ldrb	r2, [r7, #3]
 8009ef8:	0151      	lsls	r1, r2, #5
 8009efa:	693a      	ldr	r2, [r7, #16]
 8009efc:	440a      	add	r2, r1
 8009efe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009f02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009f06:	60d3      	str	r3, [r2, #12]
      }

      break;
 8009f08:	e023      	b.n	8009f52 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009f0a:	78fb      	ldrb	r3, [r7, #3]
 8009f0c:	015a      	lsls	r2, r3, #5
 8009f0e:	693b      	ldr	r3, [r7, #16]
 8009f10:	4413      	add	r3, r2
 8009f12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009f16:	461a      	mov	r2, r3
 8009f18:	f240 2325 	movw	r3, #549	; 0x225
 8009f1c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009f1e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	da17      	bge.n	8009f56 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8009f26:	78fb      	ldrb	r3, [r7, #3]
 8009f28:	015a      	lsls	r2, r3, #5
 8009f2a:	693b      	ldr	r3, [r7, #16]
 8009f2c:	4413      	add	r3, r2
 8009f2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009f32:	68db      	ldr	r3, [r3, #12]
 8009f34:	78fa      	ldrb	r2, [r7, #3]
 8009f36:	0151      	lsls	r1, r2, #5
 8009f38:	693a      	ldr	r2, [r7, #16]
 8009f3a:	440a      	add	r2, r1
 8009f3c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009f40:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8009f44:	60d3      	str	r3, [r2, #12]
      }
      break;
 8009f46:	e006      	b.n	8009f56 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8009f48:	2301      	movs	r3, #1
 8009f4a:	77fb      	strb	r3, [r7, #31]
      break;
 8009f4c:	e004      	b.n	8009f58 <USB_HC_Init+0x14c>
      break;
 8009f4e:	bf00      	nop
 8009f50:	e002      	b.n	8009f58 <USB_HC_Init+0x14c>
      break;
 8009f52:	bf00      	nop
 8009f54:	e000      	b.n	8009f58 <USB_HC_Init+0x14c>
      break;
 8009f56:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8009f58:	78fb      	ldrb	r3, [r7, #3]
 8009f5a:	015a      	lsls	r2, r3, #5
 8009f5c:	693b      	ldr	r3, [r7, #16]
 8009f5e:	4413      	add	r3, r2
 8009f60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009f64:	68db      	ldr	r3, [r3, #12]
 8009f66:	78fa      	ldrb	r2, [r7, #3]
 8009f68:	0151      	lsls	r1, r2, #5
 8009f6a:	693a      	ldr	r2, [r7, #16]
 8009f6c:	440a      	add	r2, r1
 8009f6e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009f72:	f043 0302 	orr.w	r3, r3, #2
 8009f76:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8009f78:	693b      	ldr	r3, [r7, #16]
 8009f7a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009f7e:	699a      	ldr	r2, [r3, #24]
 8009f80:	78fb      	ldrb	r3, [r7, #3]
 8009f82:	f003 030f 	and.w	r3, r3, #15
 8009f86:	2101      	movs	r1, #1
 8009f88:	fa01 f303 	lsl.w	r3, r1, r3
 8009f8c:	6939      	ldr	r1, [r7, #16]
 8009f8e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009f92:	4313      	orrs	r3, r2
 8009f94:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	699b      	ldr	r3, [r3, #24]
 8009f9a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8009fa2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	da03      	bge.n	8009fb2 <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8009faa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009fae:	61bb      	str	r3, [r7, #24]
 8009fb0:	e001      	b.n	8009fb6 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8009fb6:	6878      	ldr	r0, [r7, #4]
 8009fb8:	f7ff feff 	bl	8009dba <USB_GetHostSpeed>
 8009fbc:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8009fbe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009fc2:	2b02      	cmp	r3, #2
 8009fc4:	d106      	bne.n	8009fd4 <USB_HC_Init+0x1c8>
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	2b02      	cmp	r3, #2
 8009fca:	d003      	beq.n	8009fd4 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8009fcc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009fd0:	617b      	str	r3, [r7, #20]
 8009fd2:	e001      	b.n	8009fd8 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009fd8:	787b      	ldrb	r3, [r7, #1]
 8009fda:	059b      	lsls	r3, r3, #22
 8009fdc:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009fe0:	78bb      	ldrb	r3, [r7, #2]
 8009fe2:	02db      	lsls	r3, r3, #11
 8009fe4:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009fe8:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009fea:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009fee:	049b      	lsls	r3, r3, #18
 8009ff0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009ff4:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8009ff6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8009ff8:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009ffc:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8009ffe:	69bb      	ldr	r3, [r7, #24]
 800a000:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a002:	78fb      	ldrb	r3, [r7, #3]
 800a004:	0159      	lsls	r1, r3, #5
 800a006:	693b      	ldr	r3, [r7, #16]
 800a008:	440b      	add	r3, r1
 800a00a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a00e:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a010:	697b      	ldr	r3, [r7, #20]
 800a012:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a014:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800a016:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a01a:	2b03      	cmp	r3, #3
 800a01c:	d003      	beq.n	800a026 <USB_HC_Init+0x21a>
 800a01e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a022:	2b01      	cmp	r3, #1
 800a024:	d10f      	bne.n	800a046 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800a026:	78fb      	ldrb	r3, [r7, #3]
 800a028:	015a      	lsls	r2, r3, #5
 800a02a:	693b      	ldr	r3, [r7, #16]
 800a02c:	4413      	add	r3, r2
 800a02e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	78fa      	ldrb	r2, [r7, #3]
 800a036:	0151      	lsls	r1, r2, #5
 800a038:	693a      	ldr	r2, [r7, #16]
 800a03a:	440a      	add	r2, r1
 800a03c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a040:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a044:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800a046:	7ffb      	ldrb	r3, [r7, #31]
}
 800a048:	4618      	mov	r0, r3
 800a04a:	3720      	adds	r7, #32
 800a04c:	46bd      	mov	sp, r7
 800a04e:	bd80      	pop	{r7, pc}

0800a050 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b08c      	sub	sp, #48	; 0x30
 800a054:	af02      	add	r7, sp, #8
 800a056:	60f8      	str	r0, [r7, #12]
 800a058:	60b9      	str	r1, [r7, #8]
 800a05a:	4613      	mov	r3, r2
 800a05c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800a062:	68bb      	ldr	r3, [r7, #8]
 800a064:	785b      	ldrb	r3, [r3, #1]
 800a066:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800a068:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a06c:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a072:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a076:	2b00      	cmp	r3, #0
 800a078:	d02d      	beq.n	800a0d6 <USB_HC_StartXfer+0x86>
 800a07a:	68bb      	ldr	r3, [r7, #8]
 800a07c:	791b      	ldrb	r3, [r3, #4]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d129      	bne.n	800a0d6 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800a082:	79fb      	ldrb	r3, [r7, #7]
 800a084:	2b01      	cmp	r3, #1
 800a086:	d117      	bne.n	800a0b8 <USB_HC_StartXfer+0x68>
 800a088:	68bb      	ldr	r3, [r7, #8]
 800a08a:	79db      	ldrb	r3, [r3, #7]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d003      	beq.n	800a098 <USB_HC_StartXfer+0x48>
 800a090:	68bb      	ldr	r3, [r7, #8]
 800a092:	79db      	ldrb	r3, [r3, #7]
 800a094:	2b02      	cmp	r3, #2
 800a096:	d10f      	bne.n	800a0b8 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800a098:	69fb      	ldr	r3, [r7, #28]
 800a09a:	015a      	lsls	r2, r3, #5
 800a09c:	6a3b      	ldr	r3, [r7, #32]
 800a09e:	4413      	add	r3, r2
 800a0a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a0a4:	68db      	ldr	r3, [r3, #12]
 800a0a6:	69fa      	ldr	r2, [r7, #28]
 800a0a8:	0151      	lsls	r1, r2, #5
 800a0aa:	6a3a      	ldr	r2, [r7, #32]
 800a0ac:	440a      	add	r2, r1
 800a0ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a0b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0b6:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800a0b8:	79fb      	ldrb	r3, [r7, #7]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d10b      	bne.n	800a0d6 <USB_HC_StartXfer+0x86>
 800a0be:	68bb      	ldr	r3, [r7, #8]
 800a0c0:	795b      	ldrb	r3, [r3, #5]
 800a0c2:	2b01      	cmp	r3, #1
 800a0c4:	d107      	bne.n	800a0d6 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	785b      	ldrb	r3, [r3, #1]
 800a0ca:	4619      	mov	r1, r3
 800a0cc:	68f8      	ldr	r0, [r7, #12]
 800a0ce:	f000 fa0f 	bl	800a4f0 <USB_DoPing>
      return HAL_OK;
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	e0f8      	b.n	800a2c8 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800a0d6:	68bb      	ldr	r3, [r7, #8]
 800a0d8:	695b      	ldr	r3, [r3, #20]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d018      	beq.n	800a110 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800a0de:	68bb      	ldr	r3, [r7, #8]
 800a0e0:	695b      	ldr	r3, [r3, #20]
 800a0e2:	68ba      	ldr	r2, [r7, #8]
 800a0e4:	8912      	ldrh	r2, [r2, #8]
 800a0e6:	4413      	add	r3, r2
 800a0e8:	3b01      	subs	r3, #1
 800a0ea:	68ba      	ldr	r2, [r7, #8]
 800a0ec:	8912      	ldrh	r2, [r2, #8]
 800a0ee:	fbb3 f3f2 	udiv	r3, r3, r2
 800a0f2:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800a0f4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a0f6:	8b7b      	ldrh	r3, [r7, #26]
 800a0f8:	429a      	cmp	r2, r3
 800a0fa:	d90b      	bls.n	800a114 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800a0fc:	8b7b      	ldrh	r3, [r7, #26]
 800a0fe:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a100:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a102:	68ba      	ldr	r2, [r7, #8]
 800a104:	8912      	ldrh	r2, [r2, #8]
 800a106:	fb03 f202 	mul.w	r2, r3, r2
 800a10a:	68bb      	ldr	r3, [r7, #8]
 800a10c:	611a      	str	r2, [r3, #16]
 800a10e:	e001      	b.n	800a114 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800a110:	2301      	movs	r3, #1
 800a112:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800a114:	68bb      	ldr	r3, [r7, #8]
 800a116:	78db      	ldrb	r3, [r3, #3]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d007      	beq.n	800a12c <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a11c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a11e:	68ba      	ldr	r2, [r7, #8]
 800a120:	8912      	ldrh	r2, [r2, #8]
 800a122:	fb03 f202 	mul.w	r2, r3, r2
 800a126:	68bb      	ldr	r3, [r7, #8]
 800a128:	611a      	str	r2, [r3, #16]
 800a12a:	e003      	b.n	800a134 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800a12c:	68bb      	ldr	r3, [r7, #8]
 800a12e:	695a      	ldr	r2, [r3, #20]
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a134:	68bb      	ldr	r3, [r7, #8]
 800a136:	691b      	ldr	r3, [r3, #16]
 800a138:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a13c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a13e:	04d9      	lsls	r1, r3, #19
 800a140:	4b63      	ldr	r3, [pc, #396]	; (800a2d0 <USB_HC_StartXfer+0x280>)
 800a142:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a144:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a146:	68bb      	ldr	r3, [r7, #8]
 800a148:	7a9b      	ldrb	r3, [r3, #10]
 800a14a:	075b      	lsls	r3, r3, #29
 800a14c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a150:	69f9      	ldr	r1, [r7, #28]
 800a152:	0148      	lsls	r0, r1, #5
 800a154:	6a39      	ldr	r1, [r7, #32]
 800a156:	4401      	add	r1, r0
 800a158:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a15c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a15e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800a160:	79fb      	ldrb	r3, [r7, #7]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d009      	beq.n	800a17a <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800a166:	68bb      	ldr	r3, [r7, #8]
 800a168:	68d9      	ldr	r1, [r3, #12]
 800a16a:	69fb      	ldr	r3, [r7, #28]
 800a16c:	015a      	lsls	r2, r3, #5
 800a16e:	6a3b      	ldr	r3, [r7, #32]
 800a170:	4413      	add	r3, r2
 800a172:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a176:	460a      	mov	r2, r1
 800a178:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800a17a:	6a3b      	ldr	r3, [r7, #32]
 800a17c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a180:	689b      	ldr	r3, [r3, #8]
 800a182:	f003 0301 	and.w	r3, r3, #1
 800a186:	2b00      	cmp	r3, #0
 800a188:	bf0c      	ite	eq
 800a18a:	2301      	moveq	r3, #1
 800a18c:	2300      	movne	r3, #0
 800a18e:	b2db      	uxtb	r3, r3
 800a190:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800a192:	69fb      	ldr	r3, [r7, #28]
 800a194:	015a      	lsls	r2, r3, #5
 800a196:	6a3b      	ldr	r3, [r7, #32]
 800a198:	4413      	add	r3, r2
 800a19a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	69fa      	ldr	r2, [r7, #28]
 800a1a2:	0151      	lsls	r1, r2, #5
 800a1a4:	6a3a      	ldr	r2, [r7, #32]
 800a1a6:	440a      	add	r2, r1
 800a1a8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a1ac:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a1b0:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800a1b2:	69fb      	ldr	r3, [r7, #28]
 800a1b4:	015a      	lsls	r2, r3, #5
 800a1b6:	6a3b      	ldr	r3, [r7, #32]
 800a1b8:	4413      	add	r3, r2
 800a1ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a1be:	681a      	ldr	r2, [r3, #0]
 800a1c0:	7e7b      	ldrb	r3, [r7, #25]
 800a1c2:	075b      	lsls	r3, r3, #29
 800a1c4:	69f9      	ldr	r1, [r7, #28]
 800a1c6:	0148      	lsls	r0, r1, #5
 800a1c8:	6a39      	ldr	r1, [r7, #32]
 800a1ca:	4401      	add	r1, r0
 800a1cc:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800a1d0:	4313      	orrs	r3, r2
 800a1d2:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a1d4:	69fb      	ldr	r3, [r7, #28]
 800a1d6:	015a      	lsls	r2, r3, #5
 800a1d8:	6a3b      	ldr	r3, [r7, #32]
 800a1da:	4413      	add	r3, r2
 800a1dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a1e4:	693b      	ldr	r3, [r7, #16]
 800a1e6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a1ea:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	78db      	ldrb	r3, [r3, #3]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d004      	beq.n	800a1fe <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800a1f4:	693b      	ldr	r3, [r7, #16]
 800a1f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a1fa:	613b      	str	r3, [r7, #16]
 800a1fc:	e003      	b.n	800a206 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800a1fe:	693b      	ldr	r3, [r7, #16]
 800a200:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a204:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a206:	693b      	ldr	r3, [r7, #16]
 800a208:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a20c:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a20e:	69fb      	ldr	r3, [r7, #28]
 800a210:	015a      	lsls	r2, r3, #5
 800a212:	6a3b      	ldr	r3, [r7, #32]
 800a214:	4413      	add	r3, r2
 800a216:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a21a:	461a      	mov	r2, r3
 800a21c:	693b      	ldr	r3, [r7, #16]
 800a21e:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800a220:	79fb      	ldrb	r3, [r7, #7]
 800a222:	2b00      	cmp	r3, #0
 800a224:	d001      	beq.n	800a22a <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800a226:	2300      	movs	r3, #0
 800a228:	e04e      	b.n	800a2c8 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	78db      	ldrb	r3, [r3, #3]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d149      	bne.n	800a2c6 <USB_HC_StartXfer+0x276>
 800a232:	68bb      	ldr	r3, [r7, #8]
 800a234:	695b      	ldr	r3, [r3, #20]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d045      	beq.n	800a2c6 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	79db      	ldrb	r3, [r3, #7]
 800a23e:	2b03      	cmp	r3, #3
 800a240:	d830      	bhi.n	800a2a4 <USB_HC_StartXfer+0x254>
 800a242:	a201      	add	r2, pc, #4	; (adr r2, 800a248 <USB_HC_StartXfer+0x1f8>)
 800a244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a248:	0800a259 	.word	0x0800a259
 800a24c:	0800a27d 	.word	0x0800a27d
 800a250:	0800a259 	.word	0x0800a259
 800a254:	0800a27d 	.word	0x0800a27d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a258:	68bb      	ldr	r3, [r7, #8]
 800a25a:	695b      	ldr	r3, [r3, #20]
 800a25c:	3303      	adds	r3, #3
 800a25e:	089b      	lsrs	r3, r3, #2
 800a260:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800a262:	8afa      	ldrh	r2, [r7, #22]
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a268:	b29b      	uxth	r3, r3
 800a26a:	429a      	cmp	r2, r3
 800a26c:	d91c      	bls.n	800a2a8 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	699b      	ldr	r3, [r3, #24]
 800a272:	f043 0220 	orr.w	r2, r3, #32
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	619a      	str	r2, [r3, #24]
        }
        break;
 800a27a:	e015      	b.n	800a2a8 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a27c:	68bb      	ldr	r3, [r7, #8]
 800a27e:	695b      	ldr	r3, [r3, #20]
 800a280:	3303      	adds	r3, #3
 800a282:	089b      	lsrs	r3, r3, #2
 800a284:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800a286:	8afa      	ldrh	r2, [r7, #22]
 800a288:	6a3b      	ldr	r3, [r7, #32]
 800a28a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a28e:	691b      	ldr	r3, [r3, #16]
 800a290:	b29b      	uxth	r3, r3
 800a292:	429a      	cmp	r2, r3
 800a294:	d90a      	bls.n	800a2ac <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	699b      	ldr	r3, [r3, #24]
 800a29a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	619a      	str	r2, [r3, #24]
        }
        break;
 800a2a2:	e003      	b.n	800a2ac <USB_HC_StartXfer+0x25c>

      default:
        break;
 800a2a4:	bf00      	nop
 800a2a6:	e002      	b.n	800a2ae <USB_HC_StartXfer+0x25e>
        break;
 800a2a8:	bf00      	nop
 800a2aa:	e000      	b.n	800a2ae <USB_HC_StartXfer+0x25e>
        break;
 800a2ac:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800a2ae:	68bb      	ldr	r3, [r7, #8]
 800a2b0:	68d9      	ldr	r1, [r3, #12]
 800a2b2:	68bb      	ldr	r3, [r7, #8]
 800a2b4:	785a      	ldrb	r2, [r3, #1]
 800a2b6:	68bb      	ldr	r3, [r7, #8]
 800a2b8:	695b      	ldr	r3, [r3, #20]
 800a2ba:	b29b      	uxth	r3, r3
 800a2bc:	2000      	movs	r0, #0
 800a2be:	9000      	str	r0, [sp, #0]
 800a2c0:	68f8      	ldr	r0, [r7, #12]
 800a2c2:	f7ff fb31 	bl	8009928 <USB_WritePacket>
  }

  return HAL_OK;
 800a2c6:	2300      	movs	r3, #0
}
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	3728      	adds	r7, #40	; 0x28
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	bd80      	pop	{r7, pc}
 800a2d0:	1ff80000 	.word	0x1ff80000

0800a2d4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a2d4:	b480      	push	{r7}
 800a2d6:	b085      	sub	sp, #20
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a2e6:	695b      	ldr	r3, [r3, #20]
 800a2e8:	b29b      	uxth	r3, r3
}
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	3714      	adds	r7, #20
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f4:	4770      	bx	lr

0800a2f6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a2f6:	b480      	push	{r7}
 800a2f8:	b089      	sub	sp, #36	; 0x24
 800a2fa:	af00      	add	r7, sp, #0
 800a2fc:	6078      	str	r0, [r7, #4]
 800a2fe:	460b      	mov	r3, r1
 800a300:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800a306:	78fb      	ldrb	r3, [r7, #3]
 800a308:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800a30a:	2300      	movs	r3, #0
 800a30c:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a30e:	69bb      	ldr	r3, [r7, #24]
 800a310:	015a      	lsls	r2, r3, #5
 800a312:	69fb      	ldr	r3, [r7, #28]
 800a314:	4413      	add	r3, r2
 800a316:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	0c9b      	lsrs	r3, r3, #18
 800a31e:	f003 0303 	and.w	r3, r3, #3
 800a322:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800a324:	69bb      	ldr	r3, [r7, #24]
 800a326:	015a      	lsls	r2, r3, #5
 800a328:	69fb      	ldr	r3, [r7, #28]
 800a32a:	4413      	add	r3, r2
 800a32c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	0fdb      	lsrs	r3, r3, #31
 800a334:	f003 0301 	and.w	r3, r3, #1
 800a338:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	689b      	ldr	r3, [r3, #8]
 800a33e:	f003 0320 	and.w	r3, r3, #32
 800a342:	2b20      	cmp	r3, #32
 800a344:	d104      	bne.n	800a350 <USB_HC_Halt+0x5a>
 800a346:	693b      	ldr	r3, [r7, #16]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d101      	bne.n	800a350 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800a34c:	2300      	movs	r3, #0
 800a34e:	e0c8      	b.n	800a4e2 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800a350:	697b      	ldr	r3, [r7, #20]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d002      	beq.n	800a35c <USB_HC_Halt+0x66>
 800a356:	697b      	ldr	r3, [r7, #20]
 800a358:	2b02      	cmp	r3, #2
 800a35a:	d163      	bne.n	800a424 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a35c:	69bb      	ldr	r3, [r7, #24]
 800a35e:	015a      	lsls	r2, r3, #5
 800a360:	69fb      	ldr	r3, [r7, #28]
 800a362:	4413      	add	r3, r2
 800a364:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	69ba      	ldr	r2, [r7, #24]
 800a36c:	0151      	lsls	r1, r2, #5
 800a36e:	69fa      	ldr	r2, [r7, #28]
 800a370:	440a      	add	r2, r1
 800a372:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a376:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a37a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	689b      	ldr	r3, [r3, #8]
 800a380:	f003 0320 	and.w	r3, r3, #32
 800a384:	2b00      	cmp	r3, #0
 800a386:	f040 80ab 	bne.w	800a4e0 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a38e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a392:	2b00      	cmp	r3, #0
 800a394:	d133      	bne.n	800a3fe <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a396:	69bb      	ldr	r3, [r7, #24]
 800a398:	015a      	lsls	r2, r3, #5
 800a39a:	69fb      	ldr	r3, [r7, #28]
 800a39c:	4413      	add	r3, r2
 800a39e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	69ba      	ldr	r2, [r7, #24]
 800a3a6:	0151      	lsls	r1, r2, #5
 800a3a8:	69fa      	ldr	r2, [r7, #28]
 800a3aa:	440a      	add	r2, r1
 800a3ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a3b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a3b4:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a3b6:	69bb      	ldr	r3, [r7, #24]
 800a3b8:	015a      	lsls	r2, r3, #5
 800a3ba:	69fb      	ldr	r3, [r7, #28]
 800a3bc:	4413      	add	r3, r2
 800a3be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	69ba      	ldr	r2, [r7, #24]
 800a3c6:	0151      	lsls	r1, r2, #5
 800a3c8:	69fa      	ldr	r2, [r7, #28]
 800a3ca:	440a      	add	r2, r1
 800a3cc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a3d0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a3d4:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	3301      	adds	r3, #1
 800a3da:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a3e2:	d81d      	bhi.n	800a420 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a3e4:	69bb      	ldr	r3, [r7, #24]
 800a3e6:	015a      	lsls	r2, r3, #5
 800a3e8:	69fb      	ldr	r3, [r7, #28]
 800a3ea:	4413      	add	r3, r2
 800a3ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a3f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a3fa:	d0ec      	beq.n	800a3d6 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a3fc:	e070      	b.n	800a4e0 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a3fe:	69bb      	ldr	r3, [r7, #24]
 800a400:	015a      	lsls	r2, r3, #5
 800a402:	69fb      	ldr	r3, [r7, #28]
 800a404:	4413      	add	r3, r2
 800a406:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	69ba      	ldr	r2, [r7, #24]
 800a40e:	0151      	lsls	r1, r2, #5
 800a410:	69fa      	ldr	r2, [r7, #28]
 800a412:	440a      	add	r2, r1
 800a414:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a418:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a41c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a41e:	e05f      	b.n	800a4e0 <USB_HC_Halt+0x1ea>
            break;
 800a420:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a422:	e05d      	b.n	800a4e0 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a424:	69bb      	ldr	r3, [r7, #24]
 800a426:	015a      	lsls	r2, r3, #5
 800a428:	69fb      	ldr	r3, [r7, #28]
 800a42a:	4413      	add	r3, r2
 800a42c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	69ba      	ldr	r2, [r7, #24]
 800a434:	0151      	lsls	r1, r2, #5
 800a436:	69fa      	ldr	r2, [r7, #28]
 800a438:	440a      	add	r2, r1
 800a43a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a43e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a442:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800a444:	69fb      	ldr	r3, [r7, #28]
 800a446:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a44a:	691b      	ldr	r3, [r3, #16]
 800a44c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a450:	2b00      	cmp	r3, #0
 800a452:	d133      	bne.n	800a4bc <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a454:	69bb      	ldr	r3, [r7, #24]
 800a456:	015a      	lsls	r2, r3, #5
 800a458:	69fb      	ldr	r3, [r7, #28]
 800a45a:	4413      	add	r3, r2
 800a45c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	69ba      	ldr	r2, [r7, #24]
 800a464:	0151      	lsls	r1, r2, #5
 800a466:	69fa      	ldr	r2, [r7, #28]
 800a468:	440a      	add	r2, r1
 800a46a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a46e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a472:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a474:	69bb      	ldr	r3, [r7, #24]
 800a476:	015a      	lsls	r2, r3, #5
 800a478:	69fb      	ldr	r3, [r7, #28]
 800a47a:	4413      	add	r3, r2
 800a47c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	69ba      	ldr	r2, [r7, #24]
 800a484:	0151      	lsls	r1, r2, #5
 800a486:	69fa      	ldr	r2, [r7, #28]
 800a488:	440a      	add	r2, r1
 800a48a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a48e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a492:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	3301      	adds	r3, #1
 800a498:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a4a0:	d81d      	bhi.n	800a4de <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a4a2:	69bb      	ldr	r3, [r7, #24]
 800a4a4:	015a      	lsls	r2, r3, #5
 800a4a6:	69fb      	ldr	r3, [r7, #28]
 800a4a8:	4413      	add	r3, r2
 800a4aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a4b4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a4b8:	d0ec      	beq.n	800a494 <USB_HC_Halt+0x19e>
 800a4ba:	e011      	b.n	800a4e0 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a4bc:	69bb      	ldr	r3, [r7, #24]
 800a4be:	015a      	lsls	r2, r3, #5
 800a4c0:	69fb      	ldr	r3, [r7, #28]
 800a4c2:	4413      	add	r3, r2
 800a4c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	69ba      	ldr	r2, [r7, #24]
 800a4cc:	0151      	lsls	r1, r2, #5
 800a4ce:	69fa      	ldr	r2, [r7, #28]
 800a4d0:	440a      	add	r2, r1
 800a4d2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a4d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a4da:	6013      	str	r3, [r2, #0]
 800a4dc:	e000      	b.n	800a4e0 <USB_HC_Halt+0x1ea>
          break;
 800a4de:	bf00      	nop
    }
  }

  return HAL_OK;
 800a4e0:	2300      	movs	r3, #0
}
 800a4e2:	4618      	mov	r0, r3
 800a4e4:	3724      	adds	r7, #36	; 0x24
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ec:	4770      	bx	lr
	...

0800a4f0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800a4f0:	b480      	push	{r7}
 800a4f2:	b087      	sub	sp, #28
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	6078      	str	r0, [r7, #4]
 800a4f8:	460b      	mov	r3, r1
 800a4fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800a500:	78fb      	ldrb	r3, [r7, #3]
 800a502:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800a504:	2301      	movs	r3, #1
 800a506:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	04da      	lsls	r2, r3, #19
 800a50c:	4b15      	ldr	r3, [pc, #84]	; (800a564 <USB_DoPing+0x74>)
 800a50e:	4013      	ands	r3, r2
 800a510:	693a      	ldr	r2, [r7, #16]
 800a512:	0151      	lsls	r1, r2, #5
 800a514:	697a      	ldr	r2, [r7, #20]
 800a516:	440a      	add	r2, r1
 800a518:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a51c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a520:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800a522:	693b      	ldr	r3, [r7, #16]
 800a524:	015a      	lsls	r2, r3, #5
 800a526:	697b      	ldr	r3, [r7, #20]
 800a528:	4413      	add	r3, r2
 800a52a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a532:	68bb      	ldr	r3, [r7, #8]
 800a534:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a538:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a53a:	68bb      	ldr	r3, [r7, #8]
 800a53c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a540:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800a542:	693b      	ldr	r3, [r7, #16]
 800a544:	015a      	lsls	r2, r3, #5
 800a546:	697b      	ldr	r3, [r7, #20]
 800a548:	4413      	add	r3, r2
 800a54a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a54e:	461a      	mov	r2, r3
 800a550:	68bb      	ldr	r3, [r7, #8]
 800a552:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800a554:	2300      	movs	r3, #0
}
 800a556:	4618      	mov	r0, r3
 800a558:	371c      	adds	r7, #28
 800a55a:	46bd      	mov	sp, r7
 800a55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a560:	4770      	bx	lr
 800a562:	bf00      	nop
 800a564:	1ff80000 	.word	0x1ff80000

0800a568 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b088      	sub	sp, #32
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800a570:	2300      	movs	r3, #0
 800a572:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800a578:	2300      	movs	r3, #0
 800a57a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800a57c:	6878      	ldr	r0, [r7, #4]
 800a57e:	f7ff f911 	bl	80097a4 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a582:	2110      	movs	r1, #16
 800a584:	6878      	ldr	r0, [r7, #4]
 800a586:	f7ff f96b 	bl	8009860 <USB_FlushTxFifo>
 800a58a:	4603      	mov	r3, r0
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d001      	beq.n	800a594 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800a590:	2301      	movs	r3, #1
 800a592:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a594:	6878      	ldr	r0, [r7, #4]
 800a596:	f7ff f997 	bl	80098c8 <USB_FlushRxFifo>
 800a59a:	4603      	mov	r3, r0
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d001      	beq.n	800a5a4 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	61bb      	str	r3, [r7, #24]
 800a5a8:	e01f      	b.n	800a5ea <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800a5aa:	69bb      	ldr	r3, [r7, #24]
 800a5ac:	015a      	lsls	r2, r3, #5
 800a5ae:	697b      	ldr	r3, [r7, #20]
 800a5b0:	4413      	add	r3, r2
 800a5b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800a5ba:	693b      	ldr	r3, [r7, #16]
 800a5bc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a5c0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800a5c2:	693b      	ldr	r3, [r7, #16]
 800a5c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a5c8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a5ca:	693b      	ldr	r3, [r7, #16]
 800a5cc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a5d0:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800a5d2:	69bb      	ldr	r3, [r7, #24]
 800a5d4:	015a      	lsls	r2, r3, #5
 800a5d6:	697b      	ldr	r3, [r7, #20]
 800a5d8:	4413      	add	r3, r2
 800a5da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5de:	461a      	mov	r2, r3
 800a5e0:	693b      	ldr	r3, [r7, #16]
 800a5e2:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800a5e4:	69bb      	ldr	r3, [r7, #24]
 800a5e6:	3301      	adds	r3, #1
 800a5e8:	61bb      	str	r3, [r7, #24]
 800a5ea:	69bb      	ldr	r3, [r7, #24]
 800a5ec:	2b0f      	cmp	r3, #15
 800a5ee:	d9dc      	bls.n	800a5aa <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	61bb      	str	r3, [r7, #24]
 800a5f4:	e034      	b.n	800a660 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800a5f6:	69bb      	ldr	r3, [r7, #24]
 800a5f8:	015a      	lsls	r2, r3, #5
 800a5fa:	697b      	ldr	r3, [r7, #20]
 800a5fc:	4413      	add	r3, r2
 800a5fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800a606:	693b      	ldr	r3, [r7, #16]
 800a608:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a60c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800a60e:	693b      	ldr	r3, [r7, #16]
 800a610:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a614:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a616:	693b      	ldr	r3, [r7, #16]
 800a618:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a61c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800a61e:	69bb      	ldr	r3, [r7, #24]
 800a620:	015a      	lsls	r2, r3, #5
 800a622:	697b      	ldr	r3, [r7, #20]
 800a624:	4413      	add	r3, r2
 800a626:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a62a:	461a      	mov	r2, r3
 800a62c:	693b      	ldr	r3, [r7, #16]
 800a62e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	3301      	adds	r3, #1
 800a634:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a63c:	d80c      	bhi.n	800a658 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a63e:	69bb      	ldr	r3, [r7, #24]
 800a640:	015a      	lsls	r2, r3, #5
 800a642:	697b      	ldr	r3, [r7, #20]
 800a644:	4413      	add	r3, r2
 800a646:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a650:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a654:	d0ec      	beq.n	800a630 <USB_StopHost+0xc8>
 800a656:	e000      	b.n	800a65a <USB_StopHost+0xf2>
        break;
 800a658:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800a65a:	69bb      	ldr	r3, [r7, #24]
 800a65c:	3301      	adds	r3, #1
 800a65e:	61bb      	str	r3, [r7, #24]
 800a660:	69bb      	ldr	r3, [r7, #24]
 800a662:	2b0f      	cmp	r3, #15
 800a664:	d9c7      	bls.n	800a5f6 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800a666:	697b      	ldr	r3, [r7, #20]
 800a668:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a66c:	461a      	mov	r2, r3
 800a66e:	f04f 33ff 	mov.w	r3, #4294967295
 800a672:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	f04f 32ff 	mov.w	r2, #4294967295
 800a67a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	f7ff f880 	bl	8009782 <USB_EnableGlobalInt>

  return ret;
 800a682:	7ffb      	ldrb	r3, [r7, #31]
}
 800a684:	4618      	mov	r0, r3
 800a686:	3720      	adds	r7, #32
 800a688:	46bd      	mov	sp, r7
 800a68a:	bd80      	pop	{r7, pc}

0800a68c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a68c:	b580      	push	{r7, lr}
 800a68e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 800a690:	4904      	ldr	r1, [pc, #16]	; (800a6a4 <MX_FATFS_Init+0x18>)
 800a692:	4805      	ldr	r0, [pc, #20]	; (800a6a8 <MX_FATFS_Init+0x1c>)
 800a694:	f006 fb36 	bl	8010d04 <FATFS_LinkDriver>
 800a698:	4603      	mov	r3, r0
 800a69a:	461a      	mov	r2, r3
 800a69c:	4b03      	ldr	r3, [pc, #12]	; (800a6ac <MX_FATFS_Init+0x20>)
 800a69e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a6a0:	bf00      	nop
 800a6a2:	bd80      	pop	{r7, pc}
 800a6a4:	20001e80 	.word	0x20001e80
 800a6a8:	08012ed0 	.word	0x08012ed0
 800a6ac:	20001e7c 	.word	0x20001e7c

0800a6b0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a6b0:	b480      	push	{r7}
 800a6b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a6b4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6be:	4770      	bx	lr

0800a6c0 <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 800a6c0:	b480      	push	{r7}
 800a6c2:	b083      	sub	sp, #12
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	4603      	mov	r3, r0
 800a6c8:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 800a6ca:	2300      	movs	r3, #0
}
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	370c      	adds	r7, #12
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d6:	4770      	bx	lr

0800a6d8 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 800a6d8:	b580      	push	{r7, lr}
 800a6da:	b084      	sub	sp, #16
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	4603      	mov	r3, r0
 800a6e0:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 800a6e2:	2301      	movs	r3, #1
 800a6e4:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 800a6e6:	79fb      	ldrb	r3, [r7, #7]
 800a6e8:	4619      	mov	r1, r3
 800a6ea:	4808      	ldr	r0, [pc, #32]	; (800a70c <USBH_status+0x34>)
 800a6ec:	f000 fe32 	bl	800b354 <USBH_MSC_UnitIsReady>
 800a6f0:	4603      	mov	r3, r0
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d002      	beq.n	800a6fc <USBH_status+0x24>
  {
    res = RES_OK;
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	73fb      	strb	r3, [r7, #15]
 800a6fa:	e001      	b.n	800a700 <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800a700:	7bfb      	ldrb	r3, [r7, #15]
}
 800a702:	4618      	mov	r0, r3
 800a704:	3710      	adds	r7, #16
 800a706:	46bd      	mov	sp, r7
 800a708:	bd80      	pop	{r7, pc}
 800a70a:	bf00      	nop
 800a70c:	200022ec 	.word	0x200022ec

0800a710 <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b094      	sub	sp, #80	; 0x50
 800a714:	af02      	add	r7, sp, #8
 800a716:	60b9      	str	r1, [r7, #8]
 800a718:	607a      	str	r2, [r7, #4]
 800a71a:	603b      	str	r3, [r7, #0]
 800a71c:	4603      	mov	r3, r0
 800a71e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a720:	2301      	movs	r3, #1
 800a722:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 800a726:	7bf9      	ldrb	r1, [r7, #15]
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	9300      	str	r3, [sp, #0]
 800a72c:	68bb      	ldr	r3, [r7, #8]
 800a72e:	687a      	ldr	r2, [r7, #4]
 800a730:	4813      	ldr	r0, [pc, #76]	; (800a780 <USBH_read+0x70>)
 800a732:	f000 fe59 	bl	800b3e8 <USBH_MSC_Read>
 800a736:	4603      	mov	r3, r0
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d103      	bne.n	800a744 <USBH_read+0x34>
  {
    res = RES_OK;
 800a73c:	2300      	movs	r3, #0
 800a73e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800a742:	e017      	b.n	800a774 <USBH_read+0x64>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800a744:	f107 0210 	add.w	r2, r7, #16
 800a748:	7bfb      	ldrb	r3, [r7, #15]
 800a74a:	4619      	mov	r1, r3
 800a74c:	480c      	ldr	r0, [pc, #48]	; (800a780 <USBH_read+0x70>)
 800a74e:	f000 fe27 	bl	800b3a0 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800a752:	7f7b      	ldrb	r3, [r7, #29]
 800a754:	2b3a      	cmp	r3, #58	; 0x3a
 800a756:	d005      	beq.n	800a764 <USBH_read+0x54>
 800a758:	2b3a      	cmp	r3, #58	; 0x3a
 800a75a:	dc07      	bgt.n	800a76c <USBH_read+0x5c>
 800a75c:	2b04      	cmp	r3, #4
 800a75e:	d001      	beq.n	800a764 <USBH_read+0x54>
 800a760:	2b28      	cmp	r3, #40	; 0x28
 800a762:	d103      	bne.n	800a76c <USBH_read+0x5c>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
      res = RES_NOTRDY;
 800a764:	2303      	movs	r3, #3
 800a766:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800a76a:	e003      	b.n	800a774 <USBH_read+0x64>

    default:
      res = RES_ERROR;
 800a76c:	2301      	movs	r3, #1
 800a76e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800a772:	bf00      	nop
    }
  }

  return res;
 800a774:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800a778:	4618      	mov	r0, r3
 800a77a:	3748      	adds	r7, #72	; 0x48
 800a77c:	46bd      	mov	sp, r7
 800a77e:	bd80      	pop	{r7, pc}
 800a780:	200022ec 	.word	0x200022ec

0800a784 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b094      	sub	sp, #80	; 0x50
 800a788:	af02      	add	r7, sp, #8
 800a78a:	60b9      	str	r1, [r7, #8]
 800a78c:	607a      	str	r2, [r7, #4]
 800a78e:	603b      	str	r3, [r7, #0]
 800a790:	4603      	mov	r3, r0
 800a792:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a794:	2301      	movs	r3, #1
 800a796:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 800a79a:	7bf9      	ldrb	r1, [r7, #15]
 800a79c:	683b      	ldr	r3, [r7, #0]
 800a79e:	9300      	str	r3, [sp, #0]
 800a7a0:	68bb      	ldr	r3, [r7, #8]
 800a7a2:	687a      	ldr	r2, [r7, #4]
 800a7a4:	4817      	ldr	r0, [pc, #92]	; (800a804 <USBH_write+0x80>)
 800a7a6:	f000 fe88 	bl	800b4ba <USBH_MSC_Write>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d103      	bne.n	800a7b8 <USBH_write+0x34>
  {
    res = RES_OK;
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800a7b6:	e01f      	b.n	800a7f8 <USBH_write+0x74>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800a7b8:	f107 0210 	add.w	r2, r7, #16
 800a7bc:	7bfb      	ldrb	r3, [r7, #15]
 800a7be:	4619      	mov	r1, r3
 800a7c0:	4810      	ldr	r0, [pc, #64]	; (800a804 <USBH_write+0x80>)
 800a7c2:	f000 fded 	bl	800b3a0 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800a7c6:	7f7b      	ldrb	r3, [r7, #29]
 800a7c8:	2b3a      	cmp	r3, #58	; 0x3a
 800a7ca:	d00d      	beq.n	800a7e8 <USBH_write+0x64>
 800a7cc:	2b3a      	cmp	r3, #58	; 0x3a
 800a7ce:	dc0f      	bgt.n	800a7f0 <USBH_write+0x6c>
 800a7d0:	2b28      	cmp	r3, #40	; 0x28
 800a7d2:	d009      	beq.n	800a7e8 <USBH_write+0x64>
 800a7d4:	2b28      	cmp	r3, #40	; 0x28
 800a7d6:	dc0b      	bgt.n	800a7f0 <USBH_write+0x6c>
 800a7d8:	2b04      	cmp	r3, #4
 800a7da:	d005      	beq.n	800a7e8 <USBH_write+0x64>
 800a7dc:	2b27      	cmp	r3, #39	; 0x27
 800a7de:	d107      	bne.n	800a7f0 <USBH_write+0x6c>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 800a7e0:	2302      	movs	r3, #2
 800a7e2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800a7e6:	e007      	b.n	800a7f8 <USBH_write+0x74>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
      res = RES_NOTRDY;
 800a7e8:	2303      	movs	r3, #3
 800a7ea:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800a7ee:	e003      	b.n	800a7f8 <USBH_write+0x74>

    default:
      res = RES_ERROR;
 800a7f0:	2301      	movs	r3, #1
 800a7f2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800a7f6:	bf00      	nop
    }
  }

  return res;
 800a7f8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	3748      	adds	r7, #72	; 0x48
 800a800:	46bd      	mov	sp, r7
 800a802:	bd80      	pop	{r7, pc}
 800a804:	200022ec 	.word	0x200022ec

0800a808 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800a808:	b580      	push	{r7, lr}
 800a80a:	b090      	sub	sp, #64	; 0x40
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	4603      	mov	r3, r0
 800a810:	603a      	str	r2, [r7, #0]
 800a812:	71fb      	strb	r3, [r7, #7]
 800a814:	460b      	mov	r3, r1
 800a816:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800a818:	2301      	movs	r3, #1
 800a81a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 800a81e:	79bb      	ldrb	r3, [r7, #6]
 800a820:	2b03      	cmp	r3, #3
 800a822:	d852      	bhi.n	800a8ca <USBH_ioctl+0xc2>
 800a824:	a201      	add	r2, pc, #4	; (adr r2, 800a82c <USBH_ioctl+0x24>)
 800a826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a82a:	bf00      	nop
 800a82c:	0800a83d 	.word	0x0800a83d
 800a830:	0800a845 	.word	0x0800a845
 800a834:	0800a86f 	.word	0x0800a86f
 800a838:	0800a89b 	.word	0x0800a89b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 800a83c:	2300      	movs	r3, #0
 800a83e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800a842:	e045      	b.n	800a8d0 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800a844:	f107 0208 	add.w	r2, r7, #8
 800a848:	79fb      	ldrb	r3, [r7, #7]
 800a84a:	4619      	mov	r1, r3
 800a84c:	4823      	ldr	r0, [pc, #140]	; (800a8dc <USBH_ioctl+0xd4>)
 800a84e:	f000 fda7 	bl	800b3a0 <USBH_MSC_GetLUNInfo>
 800a852:	4603      	mov	r3, r0
 800a854:	2b00      	cmp	r3, #0
 800a856:	d106      	bne.n	800a866 <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 800a858:	68fa      	ldr	r2, [r7, #12]
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800a85e:	2300      	movs	r3, #0
 800a860:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800a864:	e034      	b.n	800a8d0 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800a866:	2301      	movs	r3, #1
 800a868:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800a86c:	e030      	b.n	800a8d0 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800a86e:	f107 0208 	add.w	r2, r7, #8
 800a872:	79fb      	ldrb	r3, [r7, #7]
 800a874:	4619      	mov	r1, r3
 800a876:	4819      	ldr	r0, [pc, #100]	; (800a8dc <USBH_ioctl+0xd4>)
 800a878:	f000 fd92 	bl	800b3a0 <USBH_MSC_GetLUNInfo>
 800a87c:	4603      	mov	r3, r0
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d107      	bne.n	800a892 <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 800a882:	8a3b      	ldrh	r3, [r7, #16]
 800a884:	461a      	mov	r2, r3
 800a886:	683b      	ldr	r3, [r7, #0]
 800a888:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800a88a:	2300      	movs	r3, #0
 800a88c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800a890:	e01e      	b.n	800a8d0 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800a892:	2301      	movs	r3, #1
 800a894:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800a898:	e01a      	b.n	800a8d0 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800a89a:	f107 0208 	add.w	r2, r7, #8
 800a89e:	79fb      	ldrb	r3, [r7, #7]
 800a8a0:	4619      	mov	r1, r3
 800a8a2:	480e      	ldr	r0, [pc, #56]	; (800a8dc <USBH_ioctl+0xd4>)
 800a8a4:	f000 fd7c 	bl	800b3a0 <USBH_MSC_GetLUNInfo>
 800a8a8:	4603      	mov	r3, r0
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d109      	bne.n	800a8c2 <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 800a8ae:	8a3b      	ldrh	r3, [r7, #16]
 800a8b0:	0a5b      	lsrs	r3, r3, #9
 800a8b2:	b29b      	uxth	r3, r3
 800a8b4:	461a      	mov	r2, r3
 800a8b6:	683b      	ldr	r3, [r7, #0]
 800a8b8:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800a8c0:	e006      	b.n	800a8d0 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800a8c2:	2301      	movs	r3, #1
 800a8c4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800a8c8:	e002      	b.n	800a8d0 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 800a8ca:	2304      	movs	r3, #4
 800a8cc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 800a8d0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	3740      	adds	r7, #64	; 0x40
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	bd80      	pop	{r7, pc}
 800a8dc:	200022ec 	.word	0x200022ec

0800a8e0 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800a8e0:	b590      	push	{r4, r7, lr}
 800a8e2:	b089      	sub	sp, #36	; 0x24
 800a8e4:	af04      	add	r7, sp, #16
 800a8e6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a8ee:	7919      	ldrb	r1, [r3, #4]
 800a8f0:	2350      	movs	r3, #80	; 0x50
 800a8f2:	2206      	movs	r2, #6
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f001 fc6b 	bl	800c1d0 <USBH_FindInterface>
 800a8fa:	4603      	mov	r3, r0
 800a8fc:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 800a8fe:	7bfb      	ldrb	r3, [r7, #15]
 800a900:	2bff      	cmp	r3, #255	; 0xff
 800a902:	d002      	beq.n	800a90a <USBH_MSC_InterfaceInit+0x2a>
 800a904:	7bfb      	ldrb	r3, [r7, #15]
 800a906:	2b01      	cmp	r3, #1
 800a908:	d901      	bls.n	800a90e <USBH_MSC_InterfaceInit+0x2e>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800a90a:	2302      	movs	r3, #2
 800a90c:	e106      	b.n	800ab1c <USBH_MSC_InterfaceInit+0x23c>
  }

  status = USBH_SelectInterface(phost, interface);
 800a90e:	7bfb      	ldrb	r3, [r7, #15]
 800a910:	4619      	mov	r1, r3
 800a912:	6878      	ldr	r0, [r7, #4]
 800a914:	f001 fc40 	bl	800c198 <USBH_SelectInterface>
 800a918:	4603      	mov	r3, r0
 800a91a:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800a91c:	7bbb      	ldrb	r3, [r7, #14]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d001      	beq.n	800a926 <USBH_MSC_InterfaceInit+0x46>
  {
    return USBH_FAIL;
 800a922:	2302      	movs	r3, #2
 800a924:	e0fa      	b.n	800ab1c <USBH_MSC_InterfaceInit+0x23c>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800a92c:	f44f 7080 	mov.w	r0, #256	; 0x100
 800a930:	f006 fdf6 	bl	8011520 <malloc>
 800a934:	4603      	mov	r3, r0
 800a936:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a93e:	69db      	ldr	r3, [r3, #28]
 800a940:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 800a942:	68bb      	ldr	r3, [r7, #8]
 800a944:	2b00      	cmp	r3, #0
 800a946:	d101      	bne.n	800a94c <USBH_MSC_InterfaceInit+0x6c>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
    return USBH_FAIL;
 800a948:	2302      	movs	r3, #2
 800a94a:	e0e7      	b.n	800ab1c <USBH_MSC_InterfaceInit+0x23c>
  }

  /* Initialize msc handler */
  (void)USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 800a94c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a950:	2100      	movs	r1, #0
 800a952:	68b8      	ldr	r0, [r7, #8]
 800a954:	f006 fea0 	bl	8011698 <memset>

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800a958:	7bfb      	ldrb	r3, [r7, #15]
 800a95a:	687a      	ldr	r2, [r7, #4]
 800a95c:	211a      	movs	r1, #26
 800a95e:	fb01 f303 	mul.w	r3, r1, r3
 800a962:	4413      	add	r3, r2
 800a964:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800a968:	781b      	ldrb	r3, [r3, #0]
 800a96a:	b25b      	sxtb	r3, r3
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	da16      	bge.n	800a99e <USBH_MSC_InterfaceInit+0xbe>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800a970:	7bfb      	ldrb	r3, [r7, #15]
 800a972:	687a      	ldr	r2, [r7, #4]
 800a974:	211a      	movs	r1, #26
 800a976:	fb01 f303 	mul.w	r3, r1, r3
 800a97a:	4413      	add	r3, r2
 800a97c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800a980:	781a      	ldrb	r2, [r3, #0]
 800a982:	68bb      	ldr	r3, [r7, #8]
 800a984:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a986:	7bfb      	ldrb	r3, [r7, #15]
 800a988:	687a      	ldr	r2, [r7, #4]
 800a98a:	211a      	movs	r1, #26
 800a98c:	fb01 f303 	mul.w	r3, r1, r3
 800a990:	4413      	add	r3, r2
 800a992:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800a996:	881a      	ldrh	r2, [r3, #0]
 800a998:	68bb      	ldr	r3, [r7, #8]
 800a99a:	815a      	strh	r2, [r3, #10]
 800a99c:	e015      	b.n	800a9ca <USBH_MSC_InterfaceInit+0xea>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800a99e:	7bfb      	ldrb	r3, [r7, #15]
 800a9a0:	687a      	ldr	r2, [r7, #4]
 800a9a2:	211a      	movs	r1, #26
 800a9a4:	fb01 f303 	mul.w	r3, r1, r3
 800a9a8:	4413      	add	r3, r2
 800a9aa:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800a9ae:	781a      	ldrb	r2, [r3, #0]
 800a9b0:	68bb      	ldr	r3, [r7, #8]
 800a9b2:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a9b4:	7bfb      	ldrb	r3, [r7, #15]
 800a9b6:	687a      	ldr	r2, [r7, #4]
 800a9b8:	211a      	movs	r1, #26
 800a9ba:	fb01 f303 	mul.w	r3, r1, r3
 800a9be:	4413      	add	r3, r2
 800a9c0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800a9c4:	881a      	ldrh	r2, [r3, #0]
 800a9c6:	68bb      	ldr	r3, [r7, #8]
 800a9c8:	811a      	strh	r2, [r3, #8]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800a9ca:	7bfb      	ldrb	r3, [r7, #15]
 800a9cc:	687a      	ldr	r2, [r7, #4]
 800a9ce:	211a      	movs	r1, #26
 800a9d0:	fb01 f303 	mul.w	r3, r1, r3
 800a9d4:	4413      	add	r3, r2
 800a9d6:	f203 3356 	addw	r3, r3, #854	; 0x356
 800a9da:	781b      	ldrb	r3, [r3, #0]
 800a9dc:	b25b      	sxtb	r3, r3
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	da16      	bge.n	800aa10 <USBH_MSC_InterfaceInit+0x130>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800a9e2:	7bfb      	ldrb	r3, [r7, #15]
 800a9e4:	687a      	ldr	r2, [r7, #4]
 800a9e6:	211a      	movs	r1, #26
 800a9e8:	fb01 f303 	mul.w	r3, r1, r3
 800a9ec:	4413      	add	r3, r2
 800a9ee:	f203 3356 	addw	r3, r3, #854	; 0x356
 800a9f2:	781a      	ldrb	r2, [r3, #0]
 800a9f4:	68bb      	ldr	r3, [r7, #8]
 800a9f6:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a9f8:	7bfb      	ldrb	r3, [r7, #15]
 800a9fa:	687a      	ldr	r2, [r7, #4]
 800a9fc:	211a      	movs	r1, #26
 800a9fe:	fb01 f303 	mul.w	r3, r1, r3
 800aa02:	4413      	add	r3, r2
 800aa04:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800aa08:	881a      	ldrh	r2, [r3, #0]
 800aa0a:	68bb      	ldr	r3, [r7, #8]
 800aa0c:	815a      	strh	r2, [r3, #10]
 800aa0e:	e015      	b.n	800aa3c <USBH_MSC_InterfaceInit+0x15c>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800aa10:	7bfb      	ldrb	r3, [r7, #15]
 800aa12:	687a      	ldr	r2, [r7, #4]
 800aa14:	211a      	movs	r1, #26
 800aa16:	fb01 f303 	mul.w	r3, r1, r3
 800aa1a:	4413      	add	r3, r2
 800aa1c:	f203 3356 	addw	r3, r3, #854	; 0x356
 800aa20:	781a      	ldrb	r2, [r3, #0]
 800aa22:	68bb      	ldr	r3, [r7, #8]
 800aa24:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800aa26:	7bfb      	ldrb	r3, [r7, #15]
 800aa28:	687a      	ldr	r2, [r7, #4]
 800aa2a:	211a      	movs	r1, #26
 800aa2c:	fb01 f303 	mul.w	r3, r1, r3
 800aa30:	4413      	add	r3, r2
 800aa32:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800aa36:	881a      	ldrh	r2, [r3, #0]
 800aa38:	68bb      	ldr	r3, [r7, #8]
 800aa3a:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 800aa3c:	68bb      	ldr	r3, [r7, #8]
 800aa3e:	2200      	movs	r2, #0
 800aa40:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 800aa42:	68bb      	ldr	r3, [r7, #8]
 800aa44:	2200      	movs	r2, #0
 800aa46:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 800aa4e:	68bb      	ldr	r3, [r7, #8]
 800aa50:	799b      	ldrb	r3, [r3, #6]
 800aa52:	4619      	mov	r1, r3
 800aa54:	6878      	ldr	r0, [r7, #4]
 800aa56:	f002 fed8 	bl	800d80a <USBH_AllocPipe>
 800aa5a:	4603      	mov	r3, r0
 800aa5c:	461a      	mov	r2, r3
 800aa5e:	68bb      	ldr	r3, [r7, #8]
 800aa60:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 800aa62:	68bb      	ldr	r3, [r7, #8]
 800aa64:	79db      	ldrb	r3, [r3, #7]
 800aa66:	4619      	mov	r1, r3
 800aa68:	6878      	ldr	r0, [r7, #4]
 800aa6a:	f002 fece 	bl	800d80a <USBH_AllocPipe>
 800aa6e:	4603      	mov	r3, r0
 800aa70:	461a      	mov	r2, r3
 800aa72:	68bb      	ldr	r3, [r7, #8]
 800aa74:	711a      	strb	r2, [r3, #4]

  (void)USBH_MSC_BOT_Init(phost);
 800aa76:	6878      	ldr	r0, [r7, #4]
 800aa78:	f000 fdc4 	bl	800b604 <USBH_MSC_BOT_Init>

  /* Open the new channels */
  if ((MSC_Handle->OutEp != 0U) && (MSC_Handle->OutEpSize != 0U))
 800aa7c:	68bb      	ldr	r3, [r7, #8]
 800aa7e:	799b      	ldrb	r3, [r3, #6]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d01e      	beq.n	800aac2 <USBH_MSC_InterfaceInit+0x1e2>
 800aa84:	68bb      	ldr	r3, [r7, #8]
 800aa86:	891b      	ldrh	r3, [r3, #8]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d01a      	beq.n	800aac2 <USBH_MSC_InterfaceInit+0x1e2>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	7959      	ldrb	r1, [r3, #5]
 800aa90:	68bb      	ldr	r3, [r7, #8]
 800aa92:	7998      	ldrb	r0, [r3, #6]
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800aaa0:	68ba      	ldr	r2, [r7, #8]
 800aaa2:	8912      	ldrh	r2, [r2, #8]
 800aaa4:	9202      	str	r2, [sp, #8]
 800aaa6:	2202      	movs	r2, #2
 800aaa8:	9201      	str	r2, [sp, #4]
 800aaaa:	9300      	str	r3, [sp, #0]
 800aaac:	4623      	mov	r3, r4
 800aaae:	4602      	mov	r2, r0
 800aab0:	6878      	ldr	r0, [r7, #4]
 800aab2:	f002 fe7b 	bl	800d7ac <USBH_OpenPipe>
 800aab6:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 800aab8:	68bb      	ldr	r3, [r7, #8]
 800aaba:	79db      	ldrb	r3, [r3, #7]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d02c      	beq.n	800ab1a <USBH_MSC_InterfaceInit+0x23a>
 800aac0:	e001      	b.n	800aac6 <USBH_MSC_InterfaceInit+0x1e6>
    return USBH_NOT_SUPPORTED;
 800aac2:	2303      	movs	r3, #3
 800aac4:	e02a      	b.n	800ab1c <USBH_MSC_InterfaceInit+0x23c>
  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 800aac6:	68bb      	ldr	r3, [r7, #8]
 800aac8:	895b      	ldrh	r3, [r3, #10]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d025      	beq.n	800ab1a <USBH_MSC_InterfaceInit+0x23a>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 800aace:	68bb      	ldr	r3, [r7, #8]
 800aad0:	7919      	ldrb	r1, [r3, #4]
 800aad2:	68bb      	ldr	r3, [r7, #8]
 800aad4:	79d8      	ldrb	r0, [r3, #7]
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800aae2:	68ba      	ldr	r2, [r7, #8]
 800aae4:	8952      	ldrh	r2, [r2, #10]
 800aae6:	9202      	str	r2, [sp, #8]
 800aae8:	2202      	movs	r2, #2
 800aaea:	9201      	str	r2, [sp, #4]
 800aaec:	9300      	str	r3, [sp, #0]
 800aaee:	4623      	mov	r3, r4
 800aaf0:	4602      	mov	r2, r0
 800aaf2:	6878      	ldr	r0, [r7, #4]
 800aaf4:	f002 fe5a 	bl	800d7ac <USBH_OpenPipe>
 800aaf8:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800aafa:	68bb      	ldr	r3, [r7, #8]
 800aafc:	791b      	ldrb	r3, [r3, #4]
 800aafe:	2200      	movs	r2, #0
 800ab00:	4619      	mov	r1, r3
 800ab02:	6878      	ldr	r0, [r7, #4]
 800ab04:	f006 fc58 	bl	80113b8 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 800ab08:	68bb      	ldr	r3, [r7, #8]
 800ab0a:	795b      	ldrb	r3, [r3, #5]
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	4619      	mov	r1, r3
 800ab10:	6878      	ldr	r0, [r7, #4]
 800ab12:	f006 fc51 	bl	80113b8 <USBH_LL_SetToggle>

  return USBH_OK;
 800ab16:	2300      	movs	r3, #0
 800ab18:	e000      	b.n	800ab1c <USBH_MSC_InterfaceInit+0x23c>
    return USBH_NOT_SUPPORTED;
 800ab1a:	2303      	movs	r3, #3
}
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	3714      	adds	r7, #20
 800ab20:	46bd      	mov	sp, r7
 800ab22:	bd90      	pop	{r4, r7, pc}

0800ab24 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800ab24:	b580      	push	{r7, lr}
 800ab26:	b084      	sub	sp, #16
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ab32:	69db      	ldr	r3, [r3, #28]
 800ab34:	60fb      	str	r3, [r7, #12]

  if ((MSC_Handle->OutPipe) != 0U)
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	795b      	ldrb	r3, [r3, #5]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d00e      	beq.n	800ab5c <USBH_MSC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	795b      	ldrb	r3, [r3, #5]
 800ab42:	4619      	mov	r1, r3
 800ab44:	6878      	ldr	r0, [r7, #4]
 800ab46:	f002 fe50 	bl	800d7ea <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->OutPipe);
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	795b      	ldrb	r3, [r3, #5]
 800ab4e:	4619      	mov	r1, r3
 800ab50:	6878      	ldr	r0, [r7, #4]
 800ab52:	f002 fe7b 	bl	800d84c <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	2200      	movs	r2, #0
 800ab5a:	715a      	strb	r2, [r3, #5]
  }

  if ((MSC_Handle->InPipe != 0U))
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	791b      	ldrb	r3, [r3, #4]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d00e      	beq.n	800ab82 <USBH_MSC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->InPipe);
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	791b      	ldrb	r3, [r3, #4]
 800ab68:	4619      	mov	r1, r3
 800ab6a:	6878      	ldr	r0, [r7, #4]
 800ab6c:	f002 fe3d 	bl	800d7ea <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->InPipe);
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	791b      	ldrb	r3, [r3, #4]
 800ab74:	4619      	mov	r1, r3
 800ab76:	6878      	ldr	r0, [r7, #4]
 800ab78:	f002 fe68 	bl	800d84c <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	2200      	movs	r2, #0
 800ab80:	711a      	strb	r2, [r3, #4]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ab88:	69db      	ldr	r3, [r3, #28]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d00b      	beq.n	800aba6 <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ab94:	69db      	ldr	r3, [r3, #28]
 800ab96:	4618      	mov	r0, r3
 800ab98:	f006 fcca 	bl	8011530 <free>
    phost->pActiveClass->pData = 0U;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800aba2:	2200      	movs	r2, #0
 800aba4:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800aba6:	2300      	movs	r3, #0
}
 800aba8:	4618      	mov	r0, r3
 800abaa:	3710      	adds	r7, #16
 800abac:	46bd      	mov	sp, r7
 800abae:	bd80      	pop	{r7, pc}

0800abb0 <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b084      	sub	sp, #16
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800abbe:	69db      	ldr	r3, [r3, #28]
 800abc0:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 800abc2:	2301      	movs	r3, #1
 800abc4:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 800abc6:	68bb      	ldr	r3, [r7, #8]
 800abc8:	7b9b      	ldrb	r3, [r3, #14]
 800abca:	2b03      	cmp	r3, #3
 800abcc:	d041      	beq.n	800ac52 <USBH_MSC_ClassRequest+0xa2>
 800abce:	2b03      	cmp	r3, #3
 800abd0:	dc4b      	bgt.n	800ac6a <USBH_MSC_ClassRequest+0xba>
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d001      	beq.n	800abda <USBH_MSC_ClassRequest+0x2a>
 800abd6:	2b02      	cmp	r3, #2
 800abd8:	d147      	bne.n	800ac6a <USBH_MSC_ClassRequest+0xba>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:
      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 800abda:	68bb      	ldr	r3, [r7, #8]
 800abdc:	4619      	mov	r1, r3
 800abde:	6878      	ldr	r0, [r7, #4]
 800abe0:	f000 fcf1 	bl	800b5c6 <USBH_MSC_BOT_REQ_GetMaxLUN>
 800abe4:	4603      	mov	r3, r0
 800abe6:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considered as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 800abe8:	7bfb      	ldrb	r3, [r7, #15]
 800abea:	2b03      	cmp	r3, #3
 800abec:	d104      	bne.n	800abf8 <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 800abee:	68bb      	ldr	r3, [r7, #8]
 800abf0:	2200      	movs	r2, #0
 800abf2:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 800abf4:	2300      	movs	r3, #0
 800abf6:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 800abf8:	7bfb      	ldrb	r3, [r7, #15]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d137      	bne.n	800ac6e <USBH_MSC_ClassRequest+0xbe>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 800abfe:	68bb      	ldr	r3, [r7, #8]
 800ac00:	781b      	ldrb	r3, [r3, #0]
 800ac02:	2b02      	cmp	r3, #2
 800ac04:	d804      	bhi.n	800ac10 <USBH_MSC_ClassRequest+0x60>
 800ac06:	68bb      	ldr	r3, [r7, #8]
 800ac08:	781b      	ldrb	r3, [r3, #0]
 800ac0a:	3301      	adds	r3, #1
 800ac0c:	b2da      	uxtb	r2, r3
 800ac0e:	e000      	b.n	800ac12 <USBH_MSC_ClassRequest+0x62>
 800ac10:	2202      	movs	r2, #2
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);

        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800ac16:	2300      	movs	r3, #0
 800ac18:	73bb      	strb	r3, [r7, #14]
 800ac1a:	e014      	b.n	800ac46 <USBH_MSC_ClassRequest+0x96>
        {
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 800ac1c:	7bbb      	ldrb	r3, [r7, #14]
 800ac1e:	68ba      	ldr	r2, [r7, #8]
 800ac20:	2134      	movs	r1, #52	; 0x34
 800ac22:	fb01 f303 	mul.w	r3, r1, r3
 800ac26:	4413      	add	r3, r2
 800ac28:	3392      	adds	r3, #146	; 0x92
 800ac2a:	2202      	movs	r2, #2
 800ac2c:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 800ac2e:	7bbb      	ldrb	r3, [r7, #14]
 800ac30:	68ba      	ldr	r2, [r7, #8]
 800ac32:	2134      	movs	r1, #52	; 0x34
 800ac34:	fb01 f303 	mul.w	r3, r1, r3
 800ac38:	4413      	add	r3, r2
 800ac3a:	33c1      	adds	r3, #193	; 0xc1
 800ac3c:	2200      	movs	r2, #0
 800ac3e:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800ac40:	7bbb      	ldrb	r3, [r7, #14]
 800ac42:	3301      	adds	r3, #1
 800ac44:	73bb      	strb	r3, [r7, #14]
 800ac46:	68bb      	ldr	r3, [r7, #8]
 800ac48:	781b      	ldrb	r3, [r3, #0]
 800ac4a:	7bba      	ldrb	r2, [r7, #14]
 800ac4c:	429a      	cmp	r2, r3
 800ac4e:	d3e5      	bcc.n	800ac1c <USBH_MSC_ClassRequest+0x6c>
        }
      }
      break;
 800ac50:	e00d      	b.n	800ac6e <USBH_MSC_ClassRequest+0xbe>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 800ac52:	2100      	movs	r1, #0
 800ac54:	6878      	ldr	r0, [r7, #4]
 800ac56:	f002 f888 	bl	800cd6a <USBH_ClrFeature>
 800ac5a:	4603      	mov	r3, r0
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d108      	bne.n	800ac72 <USBH_MSC_ClassRequest+0xc2>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 800ac60:	68bb      	ldr	r3, [r7, #8]
 800ac62:	7bda      	ldrb	r2, [r3, #15]
 800ac64:	68bb      	ldr	r3, [r7, #8]
 800ac66:	739a      	strb	r2, [r3, #14]
      }
      break;
 800ac68:	e003      	b.n	800ac72 <USBH_MSC_ClassRequest+0xc2>

    default:
      break;
 800ac6a:	bf00      	nop
 800ac6c:	e002      	b.n	800ac74 <USBH_MSC_ClassRequest+0xc4>
      break;
 800ac6e:	bf00      	nop
 800ac70:	e000      	b.n	800ac74 <USBH_MSC_ClassRequest+0xc4>
      break;
 800ac72:	bf00      	nop
  }

  return status;
 800ac74:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac76:	4618      	mov	r0, r3
 800ac78:	3710      	adds	r7, #16
 800ac7a:	46bd      	mov	sp, r7
 800ac7c:	bd80      	pop	{r7, pc}
	...

0800ac80 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b086      	sub	sp, #24
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ac8e:	69db      	ldr	r3, [r3, #28]
 800ac90:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 800ac92:	2301      	movs	r3, #1
 800ac94:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 800ac96:	2301      	movs	r3, #1
 800ac98:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 800ac9a:	2301      	movs	r3, #1
 800ac9c:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 800ac9e:	693b      	ldr	r3, [r7, #16]
 800aca0:	7b1b      	ldrb	r3, [r3, #12]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d003      	beq.n	800acae <USBH_MSC_Process+0x2e>
 800aca6:	2b01      	cmp	r3, #1
 800aca8:	f000 8271 	beq.w	800b18e <USBH_MSC_Process+0x50e>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 800acac:	e272      	b.n	800b194 <USBH_MSC_Process+0x514>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 800acae:	693b      	ldr	r3, [r7, #16]
 800acb0:	f8b3 20f8 	ldrh.w	r2, [r3, #248]	; 0xf8
 800acb4:	693b      	ldr	r3, [r7, #16]
 800acb6:	781b      	ldrb	r3, [r3, #0]
 800acb8:	b29b      	uxth	r3, r3
 800acba:	429a      	cmp	r2, r3
 800acbc:	f080 824f 	bcs.w	800b15e <USBH_MSC_Process+0x4de>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800acc0:	693b      	ldr	r3, [r7, #16]
 800acc2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800acc6:	4619      	mov	r1, r3
 800acc8:	693a      	ldr	r2, [r7, #16]
 800acca:	2334      	movs	r3, #52	; 0x34
 800accc:	fb01 f303 	mul.w	r3, r1, r3
 800acd0:	4413      	add	r3, r2
 800acd2:	3391      	adds	r3, #145	; 0x91
 800acd4:	2201      	movs	r2, #1
 800acd6:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 800acd8:	693b      	ldr	r3, [r7, #16]
 800acda:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800acde:	4619      	mov	r1, r3
 800ace0:	693a      	ldr	r2, [r7, #16]
 800ace2:	2334      	movs	r3, #52	; 0x34
 800ace4:	fb01 f303 	mul.w	r3, r1, r3
 800ace8:	4413      	add	r3, r2
 800acea:	3390      	adds	r3, #144	; 0x90
 800acec:	781b      	ldrb	r3, [r3, #0]
 800acee:	2b08      	cmp	r3, #8
 800acf0:	f200 8243 	bhi.w	800b17a <USBH_MSC_Process+0x4fa>
 800acf4:	a201      	add	r2, pc, #4	; (adr r2, 800acfc <USBH_MSC_Process+0x7c>)
 800acf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acfa:	bf00      	nop
 800acfc:	0800ad21 	.word	0x0800ad21
 800ad00:	0800b17b 	.word	0x0800b17b
 800ad04:	0800ade9 	.word	0x0800ade9
 800ad08:	0800af6d 	.word	0x0800af6d
 800ad0c:	0800ad47 	.word	0x0800ad47
 800ad10:	0800b039 	.word	0x0800b039
 800ad14:	0800b17b 	.word	0x0800b17b
 800ad18:	0800b17b 	.word	0x0800b17b
 800ad1c:	0800b14d 	.word	0x0800b14d
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 800ad20:	693b      	ldr	r3, [r7, #16]
 800ad22:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ad26:	4619      	mov	r1, r3
 800ad28:	693a      	ldr	r2, [r7, #16]
 800ad2a:	2334      	movs	r3, #52	; 0x34
 800ad2c:	fb01 f303 	mul.w	r3, r1, r3
 800ad30:	4413      	add	r3, r2
 800ad32:	3390      	adds	r3, #144	; 0x90
 800ad34:	2204      	movs	r2, #4
 800ad36:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800ad3e:	693b      	ldr	r3, [r7, #16]
 800ad40:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 800ad44:	e222      	b.n	800b18c <USBH_MSC_Process+0x50c>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 800ad46:	693b      	ldr	r3, [r7, #16]
 800ad48:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ad4c:	b2d9      	uxtb	r1, r3
 800ad4e:	693b      	ldr	r3, [r7, #16]
 800ad50:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ad54:	461a      	mov	r2, r3
 800ad56:	2334      	movs	r3, #52	; 0x34
 800ad58:	fb02 f303 	mul.w	r3, r2, r3
 800ad5c:	3398      	adds	r3, #152	; 0x98
 800ad5e:	693a      	ldr	r2, [r7, #16]
 800ad60:	4413      	add	r3, r2
 800ad62:	3307      	adds	r3, #7
 800ad64:	461a      	mov	r2, r3
 800ad66:	6878      	ldr	r0, [r7, #4]
 800ad68:	f000 ff6a 	bl	800bc40 <USBH_MSC_SCSI_Inquiry>
 800ad6c:	4603      	mov	r3, r0
 800ad6e:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800ad70:	7bfb      	ldrb	r3, [r7, #15]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d10b      	bne.n	800ad8e <USBH_MSC_Process+0x10e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800ad76:	693b      	ldr	r3, [r7, #16]
 800ad78:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ad7c:	4619      	mov	r1, r3
 800ad7e:	693a      	ldr	r2, [r7, #16]
 800ad80:	2334      	movs	r3, #52	; 0x34
 800ad82:	fb01 f303 	mul.w	r3, r1, r3
 800ad86:	4413      	add	r3, r2
 800ad88:	3390      	adds	r3, #144	; 0x90
 800ad8a:	2202      	movs	r2, #2
 800ad8c:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 800ad8e:	7bfb      	ldrb	r3, [r7, #15]
 800ad90:	2b02      	cmp	r3, #2
 800ad92:	d10c      	bne.n	800adae <USBH_MSC_Process+0x12e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800ad94:	693b      	ldr	r3, [r7, #16]
 800ad96:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ad9a:	4619      	mov	r1, r3
 800ad9c:	693a      	ldr	r2, [r7, #16]
 800ad9e:	2334      	movs	r3, #52	; 0x34
 800ada0:	fb01 f303 	mul.w	r3, r1, r3
 800ada4:	4413      	add	r3, r2
 800ada6:	3390      	adds	r3, #144	; 0x90
 800ada8:	2205      	movs	r2, #5
 800adaa:	701a      	strb	r2, [r3, #0]
            break;
 800adac:	e1e7      	b.n	800b17e <USBH_MSC_Process+0x4fe>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800adae:	7bfb      	ldrb	r3, [r7, #15]
 800adb0:	2b04      	cmp	r3, #4
 800adb2:	f040 81e4 	bne.w	800b17e <USBH_MSC_Process+0x4fe>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800adb6:	693b      	ldr	r3, [r7, #16]
 800adb8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800adbc:	4619      	mov	r1, r3
 800adbe:	693a      	ldr	r2, [r7, #16]
 800adc0:	2334      	movs	r3, #52	; 0x34
 800adc2:	fb01 f303 	mul.w	r3, r1, r3
 800adc6:	4413      	add	r3, r2
 800adc8:	3390      	adds	r3, #144	; 0x90
 800adca:	2201      	movs	r2, #1
 800adcc:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800adce:	693b      	ldr	r3, [r7, #16]
 800add0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800add4:	4619      	mov	r1, r3
 800add6:	693a      	ldr	r2, [r7, #16]
 800add8:	2334      	movs	r3, #52	; 0x34
 800adda:	fb01 f303 	mul.w	r3, r1, r3
 800adde:	4413      	add	r3, r2
 800ade0:	3391      	adds	r3, #145	; 0x91
 800ade2:	2202      	movs	r2, #2
 800ade4:	701a      	strb	r2, [r3, #0]
            break;
 800ade6:	e1ca      	b.n	800b17e <USBH_MSC_Process+0x4fe>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 800ade8:	693b      	ldr	r3, [r7, #16]
 800adea:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800adee:	b2db      	uxtb	r3, r3
 800adf0:	4619      	mov	r1, r3
 800adf2:	6878      	ldr	r0, [r7, #4]
 800adf4:	f000 fe66 	bl	800bac4 <USBH_MSC_SCSI_TestUnitReady>
 800adf8:	4603      	mov	r3, r0
 800adfa:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 800adfc:	7bbb      	ldrb	r3, [r7, #14]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d149      	bne.n	800ae96 <USBH_MSC_Process+0x216>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 800ae02:	693b      	ldr	r3, [r7, #16]
 800ae04:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ae08:	4619      	mov	r1, r3
 800ae0a:	693a      	ldr	r2, [r7, #16]
 800ae0c:	2334      	movs	r3, #52	; 0x34
 800ae0e:	fb01 f303 	mul.w	r3, r1, r3
 800ae12:	4413      	add	r3, r2
 800ae14:	3392      	adds	r3, #146	; 0x92
 800ae16:	781b      	ldrb	r3, [r3, #0]
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d00c      	beq.n	800ae36 <USBH_MSC_Process+0x1b6>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800ae1c:	693b      	ldr	r3, [r7, #16]
 800ae1e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ae22:	4619      	mov	r1, r3
 800ae24:	693a      	ldr	r2, [r7, #16]
 800ae26:	2334      	movs	r3, #52	; 0x34
 800ae28:	fb01 f303 	mul.w	r3, r1, r3
 800ae2c:	4413      	add	r3, r2
 800ae2e:	33c1      	adds	r3, #193	; 0xc1
 800ae30:	2201      	movs	r2, #1
 800ae32:	701a      	strb	r2, [r3, #0]
 800ae34:	e00b      	b.n	800ae4e <USBH_MSC_Process+0x1ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800ae36:	693b      	ldr	r3, [r7, #16]
 800ae38:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ae3c:	4619      	mov	r1, r3
 800ae3e:	693a      	ldr	r2, [r7, #16]
 800ae40:	2334      	movs	r3, #52	; 0x34
 800ae42:	fb01 f303 	mul.w	r3, r1, r3
 800ae46:	4413      	add	r3, r2
 800ae48:	33c1      	adds	r3, #193	; 0xc1
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 800ae4e:	693b      	ldr	r3, [r7, #16]
 800ae50:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ae54:	4619      	mov	r1, r3
 800ae56:	693a      	ldr	r2, [r7, #16]
 800ae58:	2334      	movs	r3, #52	; 0x34
 800ae5a:	fb01 f303 	mul.w	r3, r1, r3
 800ae5e:	4413      	add	r3, r2
 800ae60:	3390      	adds	r3, #144	; 0x90
 800ae62:	2203      	movs	r2, #3
 800ae64:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800ae66:	693b      	ldr	r3, [r7, #16]
 800ae68:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ae6c:	4619      	mov	r1, r3
 800ae6e:	693a      	ldr	r2, [r7, #16]
 800ae70:	2334      	movs	r3, #52	; 0x34
 800ae72:	fb01 f303 	mul.w	r3, r1, r3
 800ae76:	4413      	add	r3, r2
 800ae78:	3391      	adds	r3, #145	; 0x91
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 800ae7e:	693b      	ldr	r3, [r7, #16]
 800ae80:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ae84:	4619      	mov	r1, r3
 800ae86:	693a      	ldr	r2, [r7, #16]
 800ae88:	2334      	movs	r3, #52	; 0x34
 800ae8a:	fb01 f303 	mul.w	r3, r1, r3
 800ae8e:	4413      	add	r3, r2
 800ae90:	3392      	adds	r3, #146	; 0x92
 800ae92:	2200      	movs	r2, #0
 800ae94:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 800ae96:	7bbb      	ldrb	r3, [r7, #14]
 800ae98:	2b02      	cmp	r3, #2
 800ae9a:	d14a      	bne.n	800af32 <USBH_MSC_Process+0x2b2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 800ae9c:	693b      	ldr	r3, [r7, #16]
 800ae9e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800aea2:	4619      	mov	r1, r3
 800aea4:	693a      	ldr	r2, [r7, #16]
 800aea6:	2334      	movs	r3, #52	; 0x34
 800aea8:	fb01 f303 	mul.w	r3, r1, r3
 800aeac:	4413      	add	r3, r2
 800aeae:	3392      	adds	r3, #146	; 0x92
 800aeb0:	781b      	ldrb	r3, [r3, #0]
 800aeb2:	2b02      	cmp	r3, #2
 800aeb4:	d00c      	beq.n	800aed0 <USBH_MSC_Process+0x250>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800aeb6:	693b      	ldr	r3, [r7, #16]
 800aeb8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800aebc:	4619      	mov	r1, r3
 800aebe:	693a      	ldr	r2, [r7, #16]
 800aec0:	2334      	movs	r3, #52	; 0x34
 800aec2:	fb01 f303 	mul.w	r3, r1, r3
 800aec6:	4413      	add	r3, r2
 800aec8:	33c1      	adds	r3, #193	; 0xc1
 800aeca:	2201      	movs	r2, #1
 800aecc:	701a      	strb	r2, [r3, #0]
 800aece:	e00b      	b.n	800aee8 <USBH_MSC_Process+0x268>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800aed0:	693b      	ldr	r3, [r7, #16]
 800aed2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800aed6:	4619      	mov	r1, r3
 800aed8:	693a      	ldr	r2, [r7, #16]
 800aeda:	2334      	movs	r3, #52	; 0x34
 800aedc:	fb01 f303 	mul.w	r3, r1, r3
 800aee0:	4413      	add	r3, r2
 800aee2:	33c1      	adds	r3, #193	; 0xc1
 800aee4:	2200      	movs	r2, #0
 800aee6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800aee8:	693b      	ldr	r3, [r7, #16]
 800aeea:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800aeee:	4619      	mov	r1, r3
 800aef0:	693a      	ldr	r2, [r7, #16]
 800aef2:	2334      	movs	r3, #52	; 0x34
 800aef4:	fb01 f303 	mul.w	r3, r1, r3
 800aef8:	4413      	add	r3, r2
 800aefa:	3390      	adds	r3, #144	; 0x90
 800aefc:	2205      	movs	r2, #5
 800aefe:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800af00:	693b      	ldr	r3, [r7, #16]
 800af02:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800af06:	4619      	mov	r1, r3
 800af08:	693a      	ldr	r2, [r7, #16]
 800af0a:	2334      	movs	r3, #52	; 0x34
 800af0c:	fb01 f303 	mul.w	r3, r1, r3
 800af10:	4413      	add	r3, r2
 800af12:	3391      	adds	r3, #145	; 0x91
 800af14:	2201      	movs	r2, #1
 800af16:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 800af18:	693b      	ldr	r3, [r7, #16]
 800af1a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800af1e:	4619      	mov	r1, r3
 800af20:	693a      	ldr	r2, [r7, #16]
 800af22:	2334      	movs	r3, #52	; 0x34
 800af24:	fb01 f303 	mul.w	r3, r1, r3
 800af28:	4413      	add	r3, r2
 800af2a:	3392      	adds	r3, #146	; 0x92
 800af2c:	2202      	movs	r2, #2
 800af2e:	701a      	strb	r2, [r3, #0]
            break;
 800af30:	e127      	b.n	800b182 <USBH_MSC_Process+0x502>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 800af32:	7bbb      	ldrb	r3, [r7, #14]
 800af34:	2b04      	cmp	r3, #4
 800af36:	f040 8124 	bne.w	800b182 <USBH_MSC_Process+0x502>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800af3a:	693b      	ldr	r3, [r7, #16]
 800af3c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800af40:	4619      	mov	r1, r3
 800af42:	693a      	ldr	r2, [r7, #16]
 800af44:	2334      	movs	r3, #52	; 0x34
 800af46:	fb01 f303 	mul.w	r3, r1, r3
 800af4a:	4413      	add	r3, r2
 800af4c:	3390      	adds	r3, #144	; 0x90
 800af4e:	2201      	movs	r2, #1
 800af50:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800af52:	693b      	ldr	r3, [r7, #16]
 800af54:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800af58:	4619      	mov	r1, r3
 800af5a:	693a      	ldr	r2, [r7, #16]
 800af5c:	2334      	movs	r3, #52	; 0x34
 800af5e:	fb01 f303 	mul.w	r3, r1, r3
 800af62:	4413      	add	r3, r2
 800af64:	3391      	adds	r3, #145	; 0x91
 800af66:	2202      	movs	r2, #2
 800af68:	701a      	strb	r2, [r3, #0]
            break;
 800af6a:	e10a      	b.n	800b182 <USBH_MSC_Process+0x502>
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 800af6c:	693b      	ldr	r3, [r7, #16]
 800af6e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800af72:	b2d9      	uxtb	r1, r3
 800af74:	693b      	ldr	r3, [r7, #16]
 800af76:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800af7a:	461a      	mov	r2, r3
 800af7c:	2334      	movs	r3, #52	; 0x34
 800af7e:	fb02 f303 	mul.w	r3, r2, r3
 800af82:	3390      	adds	r3, #144	; 0x90
 800af84:	693a      	ldr	r2, [r7, #16]
 800af86:	4413      	add	r3, r2
 800af88:	3304      	adds	r3, #4
 800af8a:	461a      	mov	r2, r3
 800af8c:	6878      	ldr	r0, [r7, #4]
 800af8e:	f000 fddc 	bl	800bb4a <USBH_MSC_SCSI_ReadCapacity>
 800af92:	4603      	mov	r3, r0
 800af94:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800af96:	7bfb      	ldrb	r3, [r7, #15]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d120      	bne.n	800afde <USBH_MSC_Process+0x35e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800af9c:	693b      	ldr	r3, [r7, #16]
 800af9e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800afa2:	4619      	mov	r1, r3
 800afa4:	693a      	ldr	r2, [r7, #16]
 800afa6:	2334      	movs	r3, #52	; 0x34
 800afa8:	fb01 f303 	mul.w	r3, r1, r3
 800afac:	4413      	add	r3, r2
 800afae:	3390      	adds	r3, #144	; 0x90
 800afb0:	2201      	movs	r2, #1
 800afb2:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800afb4:	693b      	ldr	r3, [r7, #16]
 800afb6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800afba:	4619      	mov	r1, r3
 800afbc:	693a      	ldr	r2, [r7, #16]
 800afbe:	2334      	movs	r3, #52	; 0x34
 800afc0:	fb01 f303 	mul.w	r3, r1, r3
 800afc4:	4413      	add	r3, r2
 800afc6:	3391      	adds	r3, #145	; 0x91
 800afc8:	2200      	movs	r2, #0
 800afca:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800afcc:	693b      	ldr	r3, [r7, #16]
 800afce:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800afd2:	3301      	adds	r3, #1
 800afd4:	b29a      	uxth	r2, r3
 800afd6:	693b      	ldr	r3, [r7, #16]
 800afd8:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800afdc:	e0d3      	b.n	800b186 <USBH_MSC_Process+0x506>
            else if (scsi_status == USBH_FAIL)
 800afde:	7bfb      	ldrb	r3, [r7, #15]
 800afe0:	2b02      	cmp	r3, #2
 800afe2:	d10c      	bne.n	800affe <USBH_MSC_Process+0x37e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800afe4:	693b      	ldr	r3, [r7, #16]
 800afe6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800afea:	4619      	mov	r1, r3
 800afec:	693a      	ldr	r2, [r7, #16]
 800afee:	2334      	movs	r3, #52	; 0x34
 800aff0:	fb01 f303 	mul.w	r3, r1, r3
 800aff4:	4413      	add	r3, r2
 800aff6:	3390      	adds	r3, #144	; 0x90
 800aff8:	2205      	movs	r2, #5
 800affa:	701a      	strb	r2, [r3, #0]
            break;
 800affc:	e0c3      	b.n	800b186 <USBH_MSC_Process+0x506>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800affe:	7bfb      	ldrb	r3, [r7, #15]
 800b000:	2b04      	cmp	r3, #4
 800b002:	f040 80c0 	bne.w	800b186 <USBH_MSC_Process+0x506>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b006:	693b      	ldr	r3, [r7, #16]
 800b008:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b00c:	4619      	mov	r1, r3
 800b00e:	693a      	ldr	r2, [r7, #16]
 800b010:	2334      	movs	r3, #52	; 0x34
 800b012:	fb01 f303 	mul.w	r3, r1, r3
 800b016:	4413      	add	r3, r2
 800b018:	3390      	adds	r3, #144	; 0x90
 800b01a:	2201      	movs	r2, #1
 800b01c:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800b01e:	693b      	ldr	r3, [r7, #16]
 800b020:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b024:	4619      	mov	r1, r3
 800b026:	693a      	ldr	r2, [r7, #16]
 800b028:	2334      	movs	r3, #52	; 0x34
 800b02a:	fb01 f303 	mul.w	r3, r1, r3
 800b02e:	4413      	add	r3, r2
 800b030:	3391      	adds	r3, #145	; 0x91
 800b032:	2202      	movs	r2, #2
 800b034:	701a      	strb	r2, [r3, #0]
            break;
 800b036:	e0a6      	b.n	800b186 <USBH_MSC_Process+0x506>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 800b038:	693b      	ldr	r3, [r7, #16]
 800b03a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b03e:	b2d9      	uxtb	r1, r3
 800b040:	693b      	ldr	r3, [r7, #16]
 800b042:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b046:	461a      	mov	r2, r3
 800b048:	2334      	movs	r3, #52	; 0x34
 800b04a:	fb02 f303 	mul.w	r3, r2, r3
 800b04e:	3398      	adds	r3, #152	; 0x98
 800b050:	693a      	ldr	r2, [r7, #16]
 800b052:	4413      	add	r3, r2
 800b054:	3304      	adds	r3, #4
 800b056:	461a      	mov	r2, r3
 800b058:	6878      	ldr	r0, [r7, #4]
 800b05a:	f000 fe96 	bl	800bd8a <USBH_MSC_SCSI_RequestSense>
 800b05e:	4603      	mov	r3, r0
 800b060:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800b062:	7bfb      	ldrb	r3, [r7, #15]
 800b064:	2b00      	cmp	r3, #0
 800b066:	d145      	bne.n	800b0f4 <USBH_MSC_Process+0x474>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800b068:	693b      	ldr	r3, [r7, #16]
 800b06a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b06e:	4619      	mov	r1, r3
 800b070:	693a      	ldr	r2, [r7, #16]
 800b072:	2334      	movs	r3, #52	; 0x34
 800b074:	fb01 f303 	mul.w	r3, r1, r3
 800b078:	4413      	add	r3, r2
 800b07a:	339c      	adds	r3, #156	; 0x9c
 800b07c:	781b      	ldrb	r3, [r3, #0]
 800b07e:	2b06      	cmp	r3, #6
 800b080:	d00c      	beq.n	800b09c <USBH_MSC_Process+0x41c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 800b082:	693b      	ldr	r3, [r7, #16]
 800b084:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b088:	4619      	mov	r1, r3
 800b08a:	693a      	ldr	r2, [r7, #16]
 800b08c:	2334      	movs	r3, #52	; 0x34
 800b08e:	fb01 f303 	mul.w	r3, r1, r3
 800b092:	4413      	add	r3, r2
 800b094:	339c      	adds	r3, #156	; 0x9c
 800b096:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800b098:	2b02      	cmp	r3, #2
 800b09a:	d117      	bne.n	800b0cc <USBH_MSC_Process+0x44c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800b0a2:	693b      	ldr	r3, [r7, #16]
 800b0a4:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800b0a8:	1ad3      	subs	r3, r2, r3
 800b0aa:	f242 720f 	movw	r2, #9999	; 0x270f
 800b0ae:	4293      	cmp	r3, r2
 800b0b0:	d80c      	bhi.n	800b0cc <USBH_MSC_Process+0x44c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800b0b2:	693b      	ldr	r3, [r7, #16]
 800b0b4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b0b8:	4619      	mov	r1, r3
 800b0ba:	693a      	ldr	r2, [r7, #16]
 800b0bc:	2334      	movs	r3, #52	; 0x34
 800b0be:	fb01 f303 	mul.w	r3, r1, r3
 800b0c2:	4413      	add	r3, r2
 800b0c4:	3390      	adds	r3, #144	; 0x90
 800b0c6:	2202      	movs	r2, #2
 800b0c8:	701a      	strb	r2, [r3, #0]
                  break;
 800b0ca:	e05f      	b.n	800b18c <USBH_MSC_Process+0x50c>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b0cc:	693b      	ldr	r3, [r7, #16]
 800b0ce:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b0d2:	4619      	mov	r1, r3
 800b0d4:	693a      	ldr	r2, [r7, #16]
 800b0d6:	2334      	movs	r3, #52	; 0x34
 800b0d8:	fb01 f303 	mul.w	r3, r1, r3
 800b0dc:	4413      	add	r3, r2
 800b0de:	3390      	adds	r3, #144	; 0x90
 800b0e0:	2201      	movs	r2, #1
 800b0e2:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800b0e4:	693b      	ldr	r3, [r7, #16]
 800b0e6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b0ea:	3301      	adds	r3, #1
 800b0ec:	b29a      	uxth	r2, r3
 800b0ee:	693b      	ldr	r3, [r7, #16]
 800b0f0:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 800b0f4:	7bfb      	ldrb	r3, [r7, #15]
 800b0f6:	2b02      	cmp	r3, #2
 800b0f8:	d10c      	bne.n	800b114 <USBH_MSC_Process+0x494>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800b0fa:	693b      	ldr	r3, [r7, #16]
 800b0fc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b100:	4619      	mov	r1, r3
 800b102:	693a      	ldr	r2, [r7, #16]
 800b104:	2334      	movs	r3, #52	; 0x34
 800b106:	fb01 f303 	mul.w	r3, r1, r3
 800b10a:	4413      	add	r3, r2
 800b10c:	3390      	adds	r3, #144	; 0x90
 800b10e:	2208      	movs	r2, #8
 800b110:	701a      	strb	r2, [r3, #0]
            break;
 800b112:	e03a      	b.n	800b18a <USBH_MSC_Process+0x50a>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b114:	7bfb      	ldrb	r3, [r7, #15]
 800b116:	2b04      	cmp	r3, #4
 800b118:	d137      	bne.n	800b18a <USBH_MSC_Process+0x50a>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b11a:	693b      	ldr	r3, [r7, #16]
 800b11c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b120:	4619      	mov	r1, r3
 800b122:	693a      	ldr	r2, [r7, #16]
 800b124:	2334      	movs	r3, #52	; 0x34
 800b126:	fb01 f303 	mul.w	r3, r1, r3
 800b12a:	4413      	add	r3, r2
 800b12c:	3390      	adds	r3, #144	; 0x90
 800b12e:	2201      	movs	r2, #1
 800b130:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800b132:	693b      	ldr	r3, [r7, #16]
 800b134:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b138:	4619      	mov	r1, r3
 800b13a:	693a      	ldr	r2, [r7, #16]
 800b13c:	2334      	movs	r3, #52	; 0x34
 800b13e:	fb01 f303 	mul.w	r3, r1, r3
 800b142:	4413      	add	r3, r2
 800b144:	3391      	adds	r3, #145	; 0x91
 800b146:	2202      	movs	r2, #2
 800b148:	701a      	strb	r2, [r3, #0]
            break;
 800b14a:	e01e      	b.n	800b18a <USBH_MSC_Process+0x50a>
            MSC_Handle->current_lun++;
 800b14c:	693b      	ldr	r3, [r7, #16]
 800b14e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b152:	3301      	adds	r3, #1
 800b154:	b29a      	uxth	r2, r3
 800b156:	693b      	ldr	r3, [r7, #16]
 800b158:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800b15c:	e016      	b.n	800b18c <USBH_MSC_Process+0x50c>
        MSC_Handle->current_lun = 0U;
 800b15e:	693b      	ldr	r3, [r7, #16]
 800b160:	2200      	movs	r2, #0
 800b162:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 800b166:	693b      	ldr	r3, [r7, #16]
 800b168:	2201      	movs	r2, #1
 800b16a:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b172:	2102      	movs	r1, #2
 800b174:	6878      	ldr	r0, [r7, #4]
 800b176:	4798      	blx	r3
      break;
 800b178:	e00c      	b.n	800b194 <USBH_MSC_Process+0x514>
            break;
 800b17a:	bf00      	nop
 800b17c:	e00a      	b.n	800b194 <USBH_MSC_Process+0x514>
            break;
 800b17e:	bf00      	nop
 800b180:	e008      	b.n	800b194 <USBH_MSC_Process+0x514>
            break;
 800b182:	bf00      	nop
 800b184:	e006      	b.n	800b194 <USBH_MSC_Process+0x514>
            break;
 800b186:	bf00      	nop
 800b188:	e004      	b.n	800b194 <USBH_MSC_Process+0x514>
            break;
 800b18a:	bf00      	nop
      break;
 800b18c:	e002      	b.n	800b194 <USBH_MSC_Process+0x514>
      error = USBH_OK;
 800b18e:	2300      	movs	r3, #0
 800b190:	75fb      	strb	r3, [r7, #23]
      break;
 800b192:	bf00      	nop
  }
  return error;
 800b194:	7dfb      	ldrb	r3, [r7, #23]
}
 800b196:	4618      	mov	r0, r3
 800b198:	3718      	adds	r7, #24
 800b19a:	46bd      	mov	sp, r7
 800b19c:	bd80      	pop	{r7, pc}
 800b19e:	bf00      	nop

0800b1a0 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800b1a0:	b480      	push	{r7}
 800b1a2:	b083      	sub	sp, #12
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800b1a8:	2300      	movs	r3, #0
}
 800b1aa:	4618      	mov	r0, r3
 800b1ac:	370c      	adds	r7, #12
 800b1ae:	46bd      	mov	sp, r7
 800b1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b4:	4770      	bx	lr

0800b1b6 <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800b1b6:	b580      	push	{r7, lr}
 800b1b8:	b088      	sub	sp, #32
 800b1ba:	af02      	add	r7, sp, #8
 800b1bc:	6078      	str	r0, [r7, #4]
 800b1be:	460b      	mov	r3, r1
 800b1c0:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b1c8:	69db      	ldr	r3, [r3, #28]
 800b1ca:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800b1cc:	2301      	movs	r3, #1
 800b1ce:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800b1d0:	2301      	movs	r3, #1
 800b1d2:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 800b1d4:	78fb      	ldrb	r3, [r7, #3]
 800b1d6:	693a      	ldr	r2, [r7, #16]
 800b1d8:	2134      	movs	r1, #52	; 0x34
 800b1da:	fb01 f303 	mul.w	r3, r1, r3
 800b1de:	4413      	add	r3, r2
 800b1e0:	3390      	adds	r3, #144	; 0x90
 800b1e2:	781b      	ldrb	r3, [r3, #0]
 800b1e4:	2b07      	cmp	r3, #7
 800b1e6:	d03c      	beq.n	800b262 <USBH_MSC_RdWrProcess+0xac>
 800b1e8:	2b07      	cmp	r3, #7
 800b1ea:	f300 80a7 	bgt.w	800b33c <USBH_MSC_RdWrProcess+0x186>
 800b1ee:	2b05      	cmp	r3, #5
 800b1f0:	d06c      	beq.n	800b2cc <USBH_MSC_RdWrProcess+0x116>
 800b1f2:	2b06      	cmp	r3, #6
 800b1f4:	f040 80a2 	bne.w	800b33c <USBH_MSC_RdWrProcess+0x186>
  {

    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 800b1f8:	78f9      	ldrb	r1, [r7, #3]
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	9300      	str	r3, [sp, #0]
 800b1fe:	2300      	movs	r3, #0
 800b200:	2200      	movs	r2, #0
 800b202:	6878      	ldr	r0, [r7, #4]
 800b204:	f000 fea5 	bl	800bf52 <USBH_MSC_SCSI_Read>
 800b208:	4603      	mov	r3, r0
 800b20a:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800b20c:	7bfb      	ldrb	r3, [r7, #15]
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d10b      	bne.n	800b22a <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800b212:	78fb      	ldrb	r3, [r7, #3]
 800b214:	693a      	ldr	r2, [r7, #16]
 800b216:	2134      	movs	r1, #52	; 0x34
 800b218:	fb01 f303 	mul.w	r3, r1, r3
 800b21c:	4413      	add	r3, r2
 800b21e:	3390      	adds	r3, #144	; 0x90
 800b220:	2201      	movs	r2, #1
 800b222:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800b224:	2300      	movs	r3, #0
 800b226:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b228:	e08a      	b.n	800b340 <USBH_MSC_RdWrProcess+0x18a>
      else if (scsi_status == USBH_FAIL)
 800b22a:	7bfb      	ldrb	r3, [r7, #15]
 800b22c:	2b02      	cmp	r3, #2
 800b22e:	d109      	bne.n	800b244 <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800b230:	78fb      	ldrb	r3, [r7, #3]
 800b232:	693a      	ldr	r2, [r7, #16]
 800b234:	2134      	movs	r1, #52	; 0x34
 800b236:	fb01 f303 	mul.w	r3, r1, r3
 800b23a:	4413      	add	r3, r2
 800b23c:	3390      	adds	r3, #144	; 0x90
 800b23e:	2205      	movs	r2, #5
 800b240:	701a      	strb	r2, [r3, #0]
      break;
 800b242:	e07d      	b.n	800b340 <USBH_MSC_RdWrProcess+0x18a>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b244:	7bfb      	ldrb	r3, [r7, #15]
 800b246:	2b04      	cmp	r3, #4
 800b248:	d17a      	bne.n	800b340 <USBH_MSC_RdWrProcess+0x18a>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800b24a:	78fb      	ldrb	r3, [r7, #3]
 800b24c:	693a      	ldr	r2, [r7, #16]
 800b24e:	2134      	movs	r1, #52	; 0x34
 800b250:	fb01 f303 	mul.w	r3, r1, r3
 800b254:	4413      	add	r3, r2
 800b256:	3390      	adds	r3, #144	; 0x90
 800b258:	2208      	movs	r2, #8
 800b25a:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800b25c:	2302      	movs	r3, #2
 800b25e:	75fb      	strb	r3, [r7, #23]
      break;
 800b260:	e06e      	b.n	800b340 <USBH_MSC_RdWrProcess+0x18a>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 800b262:	78f9      	ldrb	r1, [r7, #3]
 800b264:	2300      	movs	r3, #0
 800b266:	9300      	str	r3, [sp, #0]
 800b268:	2300      	movs	r3, #0
 800b26a:	2200      	movs	r2, #0
 800b26c:	6878      	ldr	r0, [r7, #4]
 800b26e:	f000 fe05 	bl	800be7c <USBH_MSC_SCSI_Write>
 800b272:	4603      	mov	r3, r0
 800b274:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800b276:	7bfb      	ldrb	r3, [r7, #15]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d10b      	bne.n	800b294 <USBH_MSC_RdWrProcess+0xde>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800b27c:	78fb      	ldrb	r3, [r7, #3]
 800b27e:	693a      	ldr	r2, [r7, #16]
 800b280:	2134      	movs	r1, #52	; 0x34
 800b282:	fb01 f303 	mul.w	r3, r1, r3
 800b286:	4413      	add	r3, r2
 800b288:	3390      	adds	r3, #144	; 0x90
 800b28a:	2201      	movs	r2, #1
 800b28c:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800b28e:	2300      	movs	r3, #0
 800b290:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b292:	e057      	b.n	800b344 <USBH_MSC_RdWrProcess+0x18e>
      else if (scsi_status == USBH_FAIL)
 800b294:	7bfb      	ldrb	r3, [r7, #15]
 800b296:	2b02      	cmp	r3, #2
 800b298:	d109      	bne.n	800b2ae <USBH_MSC_RdWrProcess+0xf8>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800b29a:	78fb      	ldrb	r3, [r7, #3]
 800b29c:	693a      	ldr	r2, [r7, #16]
 800b29e:	2134      	movs	r1, #52	; 0x34
 800b2a0:	fb01 f303 	mul.w	r3, r1, r3
 800b2a4:	4413      	add	r3, r2
 800b2a6:	3390      	adds	r3, #144	; 0x90
 800b2a8:	2205      	movs	r2, #5
 800b2aa:	701a      	strb	r2, [r3, #0]
      break;
 800b2ac:	e04a      	b.n	800b344 <USBH_MSC_RdWrProcess+0x18e>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b2ae:	7bfb      	ldrb	r3, [r7, #15]
 800b2b0:	2b04      	cmp	r3, #4
 800b2b2:	d147      	bne.n	800b344 <USBH_MSC_RdWrProcess+0x18e>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800b2b4:	78fb      	ldrb	r3, [r7, #3]
 800b2b6:	693a      	ldr	r2, [r7, #16]
 800b2b8:	2134      	movs	r1, #52	; 0x34
 800b2ba:	fb01 f303 	mul.w	r3, r1, r3
 800b2be:	4413      	add	r3, r2
 800b2c0:	3390      	adds	r3, #144	; 0x90
 800b2c2:	2208      	movs	r2, #8
 800b2c4:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800b2c6:	2302      	movs	r3, #2
 800b2c8:	75fb      	strb	r3, [r7, #23]
      break;
 800b2ca:	e03b      	b.n	800b344 <USBH_MSC_RdWrProcess+0x18e>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 800b2cc:	78fb      	ldrb	r3, [r7, #3]
 800b2ce:	2234      	movs	r2, #52	; 0x34
 800b2d0:	fb02 f303 	mul.w	r3, r2, r3
 800b2d4:	3398      	adds	r3, #152	; 0x98
 800b2d6:	693a      	ldr	r2, [r7, #16]
 800b2d8:	4413      	add	r3, r2
 800b2da:	1d1a      	adds	r2, r3, #4
 800b2dc:	78fb      	ldrb	r3, [r7, #3]
 800b2de:	4619      	mov	r1, r3
 800b2e0:	6878      	ldr	r0, [r7, #4]
 800b2e2:	f000 fd52 	bl	800bd8a <USBH_MSC_SCSI_RequestSense>
 800b2e6:	4603      	mov	r3, r0
 800b2e8:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800b2ea:	7bfb      	ldrb	r3, [r7, #15]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d113      	bne.n	800b318 <USBH_MSC_RdWrProcess+0x162>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800b2f0:	78fb      	ldrb	r3, [r7, #3]
 800b2f2:	693a      	ldr	r2, [r7, #16]
 800b2f4:	2134      	movs	r1, #52	; 0x34
 800b2f6:	fb01 f303 	mul.w	r3, r1, r3
 800b2fa:	4413      	add	r3, r2
 800b2fc:	3390      	adds	r3, #144	; 0x90
 800b2fe:	2201      	movs	r2, #1
 800b300:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 800b302:	78fb      	ldrb	r3, [r7, #3]
 800b304:	693a      	ldr	r2, [r7, #16]
 800b306:	2134      	movs	r1, #52	; 0x34
 800b308:	fb01 f303 	mul.w	r3, r1, r3
 800b30c:	4413      	add	r3, r2
 800b30e:	3391      	adds	r3, #145	; 0x91
 800b310:	2202      	movs	r2, #2
 800b312:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 800b314:	2302      	movs	r3, #2
 800b316:	75fb      	strb	r3, [r7, #23]
      }
      if (scsi_status == USBH_FAIL)
 800b318:	7bfb      	ldrb	r3, [r7, #15]
 800b31a:	2b02      	cmp	r3, #2
 800b31c:	d014      	beq.n	800b348 <USBH_MSC_RdWrProcess+0x192>
      {
        USBH_UsrLog("MSC Device NOT ready");
      }
      else
      {
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b31e:	7bfb      	ldrb	r3, [r7, #15]
 800b320:	2b04      	cmp	r3, #4
 800b322:	d111      	bne.n	800b348 <USBH_MSC_RdWrProcess+0x192>
        {
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800b324:	78fb      	ldrb	r3, [r7, #3]
 800b326:	693a      	ldr	r2, [r7, #16]
 800b328:	2134      	movs	r1, #52	; 0x34
 800b32a:	fb01 f303 	mul.w	r3, r1, r3
 800b32e:	4413      	add	r3, r2
 800b330:	3390      	adds	r3, #144	; 0x90
 800b332:	2208      	movs	r2, #8
 800b334:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800b336:	2302      	movs	r3, #2
 800b338:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b33a:	e005      	b.n	800b348 <USBH_MSC_RdWrProcess+0x192>

    default:
      break;
 800b33c:	bf00      	nop
 800b33e:	e004      	b.n	800b34a <USBH_MSC_RdWrProcess+0x194>
      break;
 800b340:	bf00      	nop
 800b342:	e002      	b.n	800b34a <USBH_MSC_RdWrProcess+0x194>
      break;
 800b344:	bf00      	nop
 800b346:	e000      	b.n	800b34a <USBH_MSC_RdWrProcess+0x194>
      break;
 800b348:	bf00      	nop

  }
  return error;
 800b34a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b34c:	4618      	mov	r0, r3
 800b34e:	3718      	adds	r7, #24
 800b350:	46bd      	mov	sp, r7
 800b352:	bd80      	pop	{r7, pc}

0800b354 <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800b354:	b480      	push	{r7}
 800b356:	b085      	sub	sp, #20
 800b358:	af00      	add	r7, sp, #0
 800b35a:	6078      	str	r0, [r7, #4]
 800b35c:	460b      	mov	r3, r1
 800b35e:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b366:	69db      	ldr	r3, [r3, #28]
 800b368:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	781b      	ldrb	r3, [r3, #0]
 800b36e:	b2db      	uxtb	r3, r3
 800b370:	2b0b      	cmp	r3, #11
 800b372:	d10c      	bne.n	800b38e <USBH_MSC_UnitIsReady+0x3a>
 800b374:	78fb      	ldrb	r3, [r7, #3]
 800b376:	68ba      	ldr	r2, [r7, #8]
 800b378:	2134      	movs	r1, #52	; 0x34
 800b37a:	fb01 f303 	mul.w	r3, r1, r3
 800b37e:	4413      	add	r3, r2
 800b380:	3391      	adds	r3, #145	; 0x91
 800b382:	781b      	ldrb	r3, [r3, #0]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d102      	bne.n	800b38e <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 800b388:	2301      	movs	r3, #1
 800b38a:	73fb      	strb	r3, [r7, #15]
 800b38c:	e001      	b.n	800b392 <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 800b38e:	2300      	movs	r3, #0
 800b390:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800b392:	7bfb      	ldrb	r3, [r7, #15]
}
 800b394:	4618      	mov	r0, r3
 800b396:	3714      	adds	r7, #20
 800b398:	46bd      	mov	sp, r7
 800b39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39e:	4770      	bx	lr

0800b3a0 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b086      	sub	sp, #24
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	60f8      	str	r0, [r7, #12]
 800b3a8:	460b      	mov	r3, r1
 800b3aa:	607a      	str	r2, [r7, #4]
 800b3ac:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b3b4:	69db      	ldr	r3, [r3, #28]
 800b3b6:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	781b      	ldrb	r3, [r3, #0]
 800b3bc:	b2db      	uxtb	r3, r3
 800b3be:	2b0b      	cmp	r3, #11
 800b3c0:	d10d      	bne.n	800b3de <USBH_MSC_GetLUNInfo+0x3e>
  {
    (void)USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 800b3c2:	7afb      	ldrb	r3, [r7, #11]
 800b3c4:	2234      	movs	r2, #52	; 0x34
 800b3c6:	fb02 f303 	mul.w	r3, r2, r3
 800b3ca:	3390      	adds	r3, #144	; 0x90
 800b3cc:	697a      	ldr	r2, [r7, #20]
 800b3ce:	4413      	add	r3, r2
 800b3d0:	2234      	movs	r2, #52	; 0x34
 800b3d2:	4619      	mov	r1, r3
 800b3d4:	6878      	ldr	r0, [r7, #4]
 800b3d6:	f006 f9cd 	bl	8011774 <memcpy>
    return USBH_OK;
 800b3da:	2300      	movs	r3, #0
 800b3dc:	e000      	b.n	800b3e0 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 800b3de:	2302      	movs	r3, #2
  }
}
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	3718      	adds	r7, #24
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	bd80      	pop	{r7, pc}

0800b3e8 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 800b3e8:	b580      	push	{r7, lr}
 800b3ea:	b088      	sub	sp, #32
 800b3ec:	af02      	add	r7, sp, #8
 800b3ee:	60f8      	str	r0, [r7, #12]
 800b3f0:	607a      	str	r2, [r7, #4]
 800b3f2:	603b      	str	r3, [r7, #0]
 800b3f4:	460b      	mov	r3, r1
 800b3f6:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b3fe:	69db      	ldr	r3, [r3, #28]
 800b400:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b408:	b2db      	uxtb	r3, r3
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d00e      	beq.n	800b42c <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	781b      	ldrb	r3, [r3, #0]
 800b412:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800b414:	2b0b      	cmp	r3, #11
 800b416:	d109      	bne.n	800b42c <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800b418:	7afb      	ldrb	r3, [r7, #11]
 800b41a:	697a      	ldr	r2, [r7, #20]
 800b41c:	2134      	movs	r1, #52	; 0x34
 800b41e:	fb01 f303 	mul.w	r3, r1, r3
 800b422:	4413      	add	r3, r2
 800b424:	3390      	adds	r3, #144	; 0x90
 800b426:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800b428:	2b01      	cmp	r3, #1
 800b42a:	d001      	beq.n	800b430 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 800b42c:	2302      	movs	r3, #2
 800b42e:	e040      	b.n	800b4b2 <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 800b430:	697b      	ldr	r3, [r7, #20]
 800b432:	2206      	movs	r2, #6
 800b434:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 800b436:	7afb      	ldrb	r3, [r7, #11]
 800b438:	697a      	ldr	r2, [r7, #20]
 800b43a:	2134      	movs	r1, #52	; 0x34
 800b43c:	fb01 f303 	mul.w	r3, r1, r3
 800b440:	4413      	add	r3, r2
 800b442:	3390      	adds	r3, #144	; 0x90
 800b444:	2206      	movs	r2, #6
 800b446:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800b448:	7afb      	ldrb	r3, [r7, #11]
 800b44a:	b29a      	uxth	r2, r3
 800b44c:	697b      	ldr	r3, [r7, #20]
 800b44e:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  (void)USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 800b452:	7af9      	ldrb	r1, [r7, #11]
 800b454:	6a3b      	ldr	r3, [r7, #32]
 800b456:	9300      	str	r3, [sp, #0]
 800b458:	683b      	ldr	r3, [r7, #0]
 800b45a:	687a      	ldr	r2, [r7, #4]
 800b45c:	68f8      	ldr	r0, [r7, #12]
 800b45e:	f000 fd78 	bl	800bf52 <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b468:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800b46a:	e016      	b.n	800b49a <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800b472:	693b      	ldr	r3, [r7, #16]
 800b474:	1ad2      	subs	r2, r2, r3
 800b476:	6a3b      	ldr	r3, [r7, #32]
 800b478:	f242 7110 	movw	r1, #10000	; 0x2710
 800b47c:	fb01 f303 	mul.w	r3, r1, r3
 800b480:	429a      	cmp	r2, r3
 800b482:	d805      	bhi.n	800b490 <USBH_MSC_Read+0xa8>
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b48a:	b2db      	uxtb	r3, r3
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d104      	bne.n	800b49a <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800b490:	697b      	ldr	r3, [r7, #20]
 800b492:	2201      	movs	r2, #1
 800b494:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800b496:	2302      	movs	r3, #2
 800b498:	e00b      	b.n	800b4b2 <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800b49a:	7afb      	ldrb	r3, [r7, #11]
 800b49c:	4619      	mov	r1, r3
 800b49e:	68f8      	ldr	r0, [r7, #12]
 800b4a0:	f7ff fe89 	bl	800b1b6 <USBH_MSC_RdWrProcess>
 800b4a4:	4603      	mov	r3, r0
 800b4a6:	2b01      	cmp	r3, #1
 800b4a8:	d0e0      	beq.n	800b46c <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800b4aa:	697b      	ldr	r3, [r7, #20]
 800b4ac:	2201      	movs	r2, #1
 800b4ae:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 800b4b0:	2300      	movs	r3, #0
}
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	3718      	adds	r7, #24
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	bd80      	pop	{r7, pc}

0800b4ba <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 800b4ba:	b580      	push	{r7, lr}
 800b4bc:	b088      	sub	sp, #32
 800b4be:	af02      	add	r7, sp, #8
 800b4c0:	60f8      	str	r0, [r7, #12]
 800b4c2:	607a      	str	r2, [r7, #4]
 800b4c4:	603b      	str	r3, [r7, #0]
 800b4c6:	460b      	mov	r3, r1
 800b4c8:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b4d0:	69db      	ldr	r3, [r3, #28]
 800b4d2:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b4da:	b2db      	uxtb	r3, r3
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d00e      	beq.n	800b4fe <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	781b      	ldrb	r3, [r3, #0]
 800b4e4:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800b4e6:	2b0b      	cmp	r3, #11
 800b4e8:	d109      	bne.n	800b4fe <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800b4ea:	7afb      	ldrb	r3, [r7, #11]
 800b4ec:	697a      	ldr	r2, [r7, #20]
 800b4ee:	2134      	movs	r1, #52	; 0x34
 800b4f0:	fb01 f303 	mul.w	r3, r1, r3
 800b4f4:	4413      	add	r3, r2
 800b4f6:	3390      	adds	r3, #144	; 0x90
 800b4f8:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800b4fa:	2b01      	cmp	r3, #1
 800b4fc:	d001      	beq.n	800b502 <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 800b4fe:	2302      	movs	r3, #2
 800b500:	e040      	b.n	800b584 <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 800b502:	697b      	ldr	r3, [r7, #20]
 800b504:	2207      	movs	r2, #7
 800b506:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 800b508:	7afb      	ldrb	r3, [r7, #11]
 800b50a:	697a      	ldr	r2, [r7, #20]
 800b50c:	2134      	movs	r1, #52	; 0x34
 800b50e:	fb01 f303 	mul.w	r3, r1, r3
 800b512:	4413      	add	r3, r2
 800b514:	3390      	adds	r3, #144	; 0x90
 800b516:	2207      	movs	r2, #7
 800b518:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800b51a:	7afb      	ldrb	r3, [r7, #11]
 800b51c:	b29a      	uxth	r2, r3
 800b51e:	697b      	ldr	r3, [r7, #20]
 800b520:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  (void)USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 800b524:	7af9      	ldrb	r1, [r7, #11]
 800b526:	6a3b      	ldr	r3, [r7, #32]
 800b528:	9300      	str	r3, [sp, #0]
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	687a      	ldr	r2, [r7, #4]
 800b52e:	68f8      	ldr	r0, [r7, #12]
 800b530:	f000 fca4 	bl	800be7c <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b53a:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800b53c:	e016      	b.n	800b56c <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800b544:	693b      	ldr	r3, [r7, #16]
 800b546:	1ad2      	subs	r2, r2, r3
 800b548:	6a3b      	ldr	r3, [r7, #32]
 800b54a:	f242 7110 	movw	r1, #10000	; 0x2710
 800b54e:	fb01 f303 	mul.w	r3, r1, r3
 800b552:	429a      	cmp	r2, r3
 800b554:	d805      	bhi.n	800b562 <USBH_MSC_Write+0xa8>
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b55c:	b2db      	uxtb	r3, r3
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d104      	bne.n	800b56c <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800b562:	697b      	ldr	r3, [r7, #20]
 800b564:	2201      	movs	r2, #1
 800b566:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800b568:	2302      	movs	r3, #2
 800b56a:	e00b      	b.n	800b584 <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800b56c:	7afb      	ldrb	r3, [r7, #11]
 800b56e:	4619      	mov	r1, r3
 800b570:	68f8      	ldr	r0, [r7, #12]
 800b572:	f7ff fe20 	bl	800b1b6 <USBH_MSC_RdWrProcess>
 800b576:	4603      	mov	r3, r0
 800b578:	2b01      	cmp	r3, #1
 800b57a:	d0e0      	beq.n	800b53e <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800b57c:	697b      	ldr	r3, [r7, #20]
 800b57e:	2201      	movs	r2, #1
 800b580:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 800b582:	2300      	movs	r3, #0
}
 800b584:	4618      	mov	r0, r3
 800b586:	3718      	adds	r7, #24
 800b588:	46bd      	mov	sp, r7
 800b58a:	bd80      	pop	{r7, pc}

0800b58c <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b082      	sub	sp, #8
 800b590:	af00      	add	r7, sp, #0
 800b592:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	2221      	movs	r2, #33	; 0x21
 800b598:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	22ff      	movs	r2, #255	; 0xff
 800b59e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2200      	movs	r2, #0
 800b5a4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, NULL, 0U);
 800b5b2:	2200      	movs	r2, #0
 800b5b4:	2100      	movs	r1, #0
 800b5b6:	6878      	ldr	r0, [r7, #4]
 800b5b8:	f001 fea6 	bl	800d308 <USBH_CtlReq>
 800b5bc:	4603      	mov	r3, r0
}
 800b5be:	4618      	mov	r0, r3
 800b5c0:	3708      	adds	r7, #8
 800b5c2:	46bd      	mov	sp, r7
 800b5c4:	bd80      	pop	{r7, pc}

0800b5c6 <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 800b5c6:	b580      	push	{r7, lr}
 800b5c8:	b082      	sub	sp, #8
 800b5ca:	af00      	add	r7, sp, #0
 800b5cc:	6078      	str	r0, [r7, #4]
 800b5ce:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	22a1      	movs	r2, #161	; 0xa1
 800b5d4:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	22fe      	movs	r2, #254	; 0xfe
 800b5da:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2200      	movs	r2, #0
 800b5e0:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	2201      	movs	r2, #1
 800b5ec:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 800b5ee:	2201      	movs	r2, #1
 800b5f0:	6839      	ldr	r1, [r7, #0]
 800b5f2:	6878      	ldr	r0, [r7, #4]
 800b5f4:	f001 fe88 	bl	800d308 <USBH_CtlReq>
 800b5f8:	4603      	mov	r3, r0
}
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	3708      	adds	r7, #8
 800b5fe:	46bd      	mov	sp, r7
 800b600:	bd80      	pop	{r7, pc}
	...

0800b604 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 800b604:	b480      	push	{r7}
 800b606:	b085      	sub	sp, #20
 800b608:	af00      	add	r7, sp, #0
 800b60a:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b612:	69db      	ldr	r3, [r3, #28]
 800b614:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	4a09      	ldr	r2, [pc, #36]	; (800b640 <USBH_MSC_BOT_Init+0x3c>)
 800b61a:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	4a09      	ldr	r2, [pc, #36]	; (800b644 <USBH_MSC_BOT_Init+0x40>)
 800b620:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	2201      	movs	r2, #1
 800b626:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	2201      	movs	r2, #1
 800b62e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 800b632:	2300      	movs	r3, #0
}
 800b634:	4618      	mov	r0, r3
 800b636:	3714      	adds	r7, #20
 800b638:	46bd      	mov	sp, r7
 800b63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b63e:	4770      	bx	lr
 800b640:	43425355 	.word	0x43425355
 800b644:	20304050 	.word	0x20304050

0800b648 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800b648:	b580      	push	{r7, lr}
 800b64a:	b088      	sub	sp, #32
 800b64c:	af02      	add	r7, sp, #8
 800b64e:	6078      	str	r0, [r7, #4]
 800b650:	460b      	mov	r3, r1
 800b652:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 800b654:	2301      	movs	r3, #1
 800b656:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 800b658:	2301      	movs	r3, #1
 800b65a:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 800b65c:	2301      	movs	r3, #1
 800b65e:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b660:	2300      	movs	r3, #0
 800b662:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b66a:	69db      	ldr	r3, [r3, #28]
 800b66c:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800b66e:	2300      	movs	r3, #0
 800b670:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 800b672:	693b      	ldr	r3, [r7, #16]
 800b674:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b678:	3b01      	subs	r3, #1
 800b67a:	2b0a      	cmp	r3, #10
 800b67c:	f200 819e 	bhi.w	800b9bc <USBH_MSC_BOT_Process+0x374>
 800b680:	a201      	add	r2, pc, #4	; (adr r2, 800b688 <USBH_MSC_BOT_Process+0x40>)
 800b682:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b686:	bf00      	nop
 800b688:	0800b6b5 	.word	0x0800b6b5
 800b68c:	0800b6dd 	.word	0x0800b6dd
 800b690:	0800b747 	.word	0x0800b747
 800b694:	0800b765 	.word	0x0800b765
 800b698:	0800b7e9 	.word	0x0800b7e9
 800b69c:	0800b80b 	.word	0x0800b80b
 800b6a0:	0800b8a3 	.word	0x0800b8a3
 800b6a4:	0800b8bf 	.word	0x0800b8bf
 800b6a8:	0800b911 	.word	0x0800b911
 800b6ac:	0800b941 	.word	0x0800b941
 800b6b0:	0800b9a3 	.word	0x0800b9a3
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 800b6b4:	693b      	ldr	r3, [r7, #16]
 800b6b6:	78fa      	ldrb	r2, [r7, #3]
 800b6b8:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800b6bc:	693b      	ldr	r3, [r7, #16]
 800b6be:	2202      	movs	r2, #2
 800b6c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 800b6c4:	693b      	ldr	r3, [r7, #16]
 800b6c6:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800b6ca:	693b      	ldr	r3, [r7, #16]
 800b6cc:	795b      	ldrb	r3, [r3, #5]
 800b6ce:	2201      	movs	r2, #1
 800b6d0:	9200      	str	r2, [sp, #0]
 800b6d2:	221f      	movs	r2, #31
 800b6d4:	6878      	ldr	r0, [r7, #4]
 800b6d6:	f002 f826 	bl	800d726 <USBH_BulkSendData>
                              BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 800b6da:	e17e      	b.n	800b9da <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800b6dc:	693b      	ldr	r3, [r7, #16]
 800b6de:	795b      	ldrb	r3, [r3, #5]
 800b6e0:	4619      	mov	r1, r3
 800b6e2:	6878      	ldr	r0, [r7, #4]
 800b6e4:	f005 fe3e 	bl	8011364 <USBH_LL_GetURBState>
 800b6e8:	4603      	mov	r3, r0
 800b6ea:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800b6ec:	7d3b      	ldrb	r3, [r7, #20]
 800b6ee:	2b01      	cmp	r3, #1
 800b6f0:	d118      	bne.n	800b724 <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 800b6f2:	693b      	ldr	r3, [r7, #16]
 800b6f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d00f      	beq.n	800b71a <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800b6fa:	693b      	ldr	r3, [r7, #16]
 800b6fc:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800b700:	b25b      	sxtb	r3, r3
 800b702:	2b00      	cmp	r3, #0
 800b704:	da04      	bge.n	800b710 <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 800b706:	693b      	ldr	r3, [r7, #16]
 800b708:	2203      	movs	r2, #3
 800b70a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b70e:	e157      	b.n	800b9c0 <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 800b710:	693b      	ldr	r3, [r7, #16]
 800b712:	2205      	movs	r2, #5
 800b714:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b718:	e152      	b.n	800b9c0 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800b71a:	693b      	ldr	r3, [r7, #16]
 800b71c:	2207      	movs	r2, #7
 800b71e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b722:	e14d      	b.n	800b9c0 <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b724:	7d3b      	ldrb	r3, [r7, #20]
 800b726:	2b02      	cmp	r3, #2
 800b728:	d104      	bne.n	800b734 <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b72a:	693b      	ldr	r3, [r7, #16]
 800b72c:	2201      	movs	r2, #1
 800b72e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b732:	e145      	b.n	800b9c0 <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 800b734:	7d3b      	ldrb	r3, [r7, #20]
 800b736:	2b05      	cmp	r3, #5
 800b738:	f040 8142 	bne.w	800b9c0 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800b73c:	693b      	ldr	r3, [r7, #16]
 800b73e:	220a      	movs	r2, #10
 800b740:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b744:	e13c      	b.n	800b9c0 <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:
      /* Send first packet */
      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800b746:	693b      	ldr	r3, [r7, #16]
 800b748:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800b74c:	693b      	ldr	r3, [r7, #16]
 800b74e:	895a      	ldrh	r2, [r3, #10]
 800b750:	693b      	ldr	r3, [r7, #16]
 800b752:	791b      	ldrb	r3, [r3, #4]
 800b754:	6878      	ldr	r0, [r7, #4]
 800b756:	f002 f80b 	bl	800d770 <USBH_BulkReceiveData>
                                 MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800b75a:	693b      	ldr	r3, [r7, #16]
 800b75c:	2204      	movs	r2, #4
 800b75e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 800b762:	e13a      	b.n	800b9da <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800b764:	693b      	ldr	r3, [r7, #16]
 800b766:	791b      	ldrb	r3, [r3, #4]
 800b768:	4619      	mov	r1, r3
 800b76a:	6878      	ldr	r0, [r7, #4]
 800b76c:	f005 fdfa 	bl	8011364 <USBH_LL_GetURBState>
 800b770:	4603      	mov	r3, r0
 800b772:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800b774:	7d3b      	ldrb	r3, [r7, #20]
 800b776:	2b01      	cmp	r3, #1
 800b778:	d12d      	bne.n	800b7d6 <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 800b77a:	693b      	ldr	r3, [r7, #16]
 800b77c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b77e:	693a      	ldr	r2, [r7, #16]
 800b780:	8952      	ldrh	r2, [r2, #10]
 800b782:	4293      	cmp	r3, r2
 800b784:	d910      	bls.n	800b7a8 <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800b786:	693b      	ldr	r3, [r7, #16]
 800b788:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b78c:	693a      	ldr	r2, [r7, #16]
 800b78e:	8952      	ldrh	r2, [r2, #10]
 800b790:	441a      	add	r2, r3
 800b792:	693b      	ldr	r3, [r7, #16]
 800b794:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 800b798:	693b      	ldr	r3, [r7, #16]
 800b79a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b79c:	693a      	ldr	r2, [r7, #16]
 800b79e:	8952      	ldrh	r2, [r2, #10]
 800b7a0:	1a9a      	subs	r2, r3, r2
 800b7a2:	693b      	ldr	r3, [r7, #16]
 800b7a4:	65da      	str	r2, [r3, #92]	; 0x5c
 800b7a6:	e002      	b.n	800b7ae <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800b7a8:	693b      	ldr	r3, [r7, #16]
 800b7aa:	2200      	movs	r2, #0
 800b7ac:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800b7ae:	693b      	ldr	r3, [r7, #16]
 800b7b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d00a      	beq.n	800b7cc <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800b7b6:	693b      	ldr	r3, [r7, #16]
 800b7b8:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800b7bc:	693b      	ldr	r3, [r7, #16]
 800b7be:	895a      	ldrh	r2, [r3, #10]
 800b7c0:	693b      	ldr	r3, [r7, #16]
 800b7c2:	791b      	ldrb	r3, [r3, #4]
 800b7c4:	6878      	ldr	r0, [r7, #4]
 800b7c6:	f001 ffd3 	bl	800d770 <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 800b7ca:	e0fb      	b.n	800b9c4 <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800b7cc:	693b      	ldr	r3, [r7, #16]
 800b7ce:	2207      	movs	r2, #7
 800b7d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b7d4:	e0f6      	b.n	800b9c4 <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 800b7d6:	7d3b      	ldrb	r3, [r7, #20]
 800b7d8:	2b05      	cmp	r3, #5
 800b7da:	f040 80f3 	bne.w	800b9c4 <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800b7de:	693b      	ldr	r3, [r7, #16]
 800b7e0:	2209      	movs	r2, #9
 800b7e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b7e6:	e0ed      	b.n	800b9c4 <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800b7e8:	693b      	ldr	r3, [r7, #16]
 800b7ea:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800b7ee:	693b      	ldr	r3, [r7, #16]
 800b7f0:	891a      	ldrh	r2, [r3, #8]
 800b7f2:	693b      	ldr	r3, [r7, #16]
 800b7f4:	795b      	ldrb	r3, [r3, #5]
 800b7f6:	2001      	movs	r0, #1
 800b7f8:	9000      	str	r0, [sp, #0]
 800b7fa:	6878      	ldr	r0, [r7, #4]
 800b7fc:	f001 ff93 	bl	800d726 <USBH_BulkSendData>
                              MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 800b800:	693b      	ldr	r3, [r7, #16]
 800b802:	2206      	movs	r2, #6
 800b804:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b808:	e0e7      	b.n	800b9da <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800b80a:	693b      	ldr	r3, [r7, #16]
 800b80c:	795b      	ldrb	r3, [r3, #5]
 800b80e:	4619      	mov	r1, r3
 800b810:	6878      	ldr	r0, [r7, #4]
 800b812:	f005 fda7 	bl	8011364 <USBH_LL_GetURBState>
 800b816:	4603      	mov	r3, r0
 800b818:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800b81a:	7d3b      	ldrb	r3, [r7, #20]
 800b81c:	2b01      	cmp	r3, #1
 800b81e:	d12f      	bne.n	800b880 <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800b820:	693b      	ldr	r3, [r7, #16]
 800b822:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b824:	693a      	ldr	r2, [r7, #16]
 800b826:	8912      	ldrh	r2, [r2, #8]
 800b828:	4293      	cmp	r3, r2
 800b82a:	d910      	bls.n	800b84e <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 800b82c:	693b      	ldr	r3, [r7, #16]
 800b82e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b832:	693a      	ldr	r2, [r7, #16]
 800b834:	8912      	ldrh	r2, [r2, #8]
 800b836:	441a      	add	r2, r3
 800b838:	693b      	ldr	r3, [r7, #16]
 800b83a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800b83e:	693b      	ldr	r3, [r7, #16]
 800b840:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b842:	693a      	ldr	r2, [r7, #16]
 800b844:	8912      	ldrh	r2, [r2, #8]
 800b846:	1a9a      	subs	r2, r3, r2
 800b848:	693b      	ldr	r3, [r7, #16]
 800b84a:	65da      	str	r2, [r3, #92]	; 0x5c
 800b84c:	e002      	b.n	800b854 <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800b84e:	693b      	ldr	r3, [r7, #16]
 800b850:	2200      	movs	r2, #0
 800b852:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800b854:	693b      	ldr	r3, [r7, #16]
 800b856:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d00c      	beq.n	800b876 <USBH_MSC_BOT_Process+0x22e>
        {
          (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800b85c:	693b      	ldr	r3, [r7, #16]
 800b85e:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800b862:	693b      	ldr	r3, [r7, #16]
 800b864:	891a      	ldrh	r2, [r3, #8]
 800b866:	693b      	ldr	r3, [r7, #16]
 800b868:	795b      	ldrb	r3, [r3, #5]
 800b86a:	2001      	movs	r0, #1
 800b86c:	9000      	str	r0, [sp, #0]
 800b86e:	6878      	ldr	r0, [r7, #4]
 800b870:	f001 ff59 	bl	800d726 <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 800b874:	e0a8      	b.n	800b9c8 <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800b876:	693b      	ldr	r3, [r7, #16]
 800b878:	2207      	movs	r2, #7
 800b87a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b87e:	e0a3      	b.n	800b9c8 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b880:	7d3b      	ldrb	r3, [r7, #20]
 800b882:	2b02      	cmp	r3, #2
 800b884:	d104      	bne.n	800b890 <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 800b886:	693b      	ldr	r3, [r7, #16]
 800b888:	2205      	movs	r2, #5
 800b88a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b88e:	e09b      	b.n	800b9c8 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 800b890:	7d3b      	ldrb	r3, [r7, #20]
 800b892:	2b05      	cmp	r3, #5
 800b894:	f040 8098 	bne.w	800b9c8 <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800b898:	693b      	ldr	r3, [r7, #16]
 800b89a:	220a      	movs	r2, #10
 800b89c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b8a0:	e092      	b.n	800b9c8 <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 800b8a2:	693b      	ldr	r3, [r7, #16]
 800b8a4:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800b8a8:	693b      	ldr	r3, [r7, #16]
 800b8aa:	791b      	ldrb	r3, [r3, #4]
 800b8ac:	220d      	movs	r2, #13
 800b8ae:	6878      	ldr	r0, [r7, #4]
 800b8b0:	f001 ff5e 	bl	800d770 <USBH_BulkReceiveData>
                                 BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 800b8b4:	693b      	ldr	r3, [r7, #16]
 800b8b6:	2208      	movs	r2, #8
 800b8b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b8bc:	e08d      	b.n	800b9da <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800b8be:	693b      	ldr	r3, [r7, #16]
 800b8c0:	791b      	ldrb	r3, [r3, #4]
 800b8c2:	4619      	mov	r1, r3
 800b8c4:	6878      	ldr	r0, [r7, #4]
 800b8c6:	f005 fd4d 	bl	8011364 <USBH_LL_GetURBState>
 800b8ca:	4603      	mov	r3, r0
 800b8cc:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 800b8ce:	7d3b      	ldrb	r3, [r7, #20]
 800b8d0:	2b01      	cmp	r3, #1
 800b8d2:	d115      	bne.n	800b900 <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b8d4:	693b      	ldr	r3, [r7, #16]
 800b8d6:	2201      	movs	r2, #1
 800b8d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800b8dc:	693b      	ldr	r3, [r7, #16]
 800b8de:	2201      	movs	r2, #1
 800b8e0:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 800b8e4:	6878      	ldr	r0, [r7, #4]
 800b8e6:	f000 f8a9 	bl	800ba3c <USBH_MSC_DecodeCSW>
 800b8ea:	4603      	mov	r3, r0
 800b8ec:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 800b8ee:	7d7b      	ldrb	r3, [r7, #21]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d102      	bne.n	800b8fa <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 800b8f8:	e068      	b.n	800b9cc <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 800b8fa:	2302      	movs	r3, #2
 800b8fc:	75fb      	strb	r3, [r7, #23]
      break;
 800b8fe:	e065      	b.n	800b9cc <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 800b900:	7d3b      	ldrb	r3, [r7, #20]
 800b902:	2b05      	cmp	r3, #5
 800b904:	d162      	bne.n	800b9cc <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800b906:	693b      	ldr	r3, [r7, #16]
 800b908:	2209      	movs	r2, #9
 800b90a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b90e:	e05d      	b.n	800b9cc <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800b910:	78fb      	ldrb	r3, [r7, #3]
 800b912:	2200      	movs	r2, #0
 800b914:	4619      	mov	r1, r3
 800b916:	6878      	ldr	r0, [r7, #4]
 800b918:	f000 f864 	bl	800b9e4 <USBH_MSC_BOT_Abort>
 800b91c:	4603      	mov	r3, r0
 800b91e:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800b920:	7dbb      	ldrb	r3, [r7, #22]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d104      	bne.n	800b930 <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800b926:	693b      	ldr	r3, [r7, #16]
 800b928:	2207      	movs	r2, #7
 800b92a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 800b92e:	e04f      	b.n	800b9d0 <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 800b930:	7dbb      	ldrb	r3, [r7, #22]
 800b932:	2b04      	cmp	r3, #4
 800b934:	d14c      	bne.n	800b9d0 <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800b936:	693b      	ldr	r3, [r7, #16]
 800b938:	220b      	movs	r2, #11
 800b93a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b93e:	e047      	b.n	800b9d0 <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800b940:	78fb      	ldrb	r3, [r7, #3]
 800b942:	2201      	movs	r2, #1
 800b944:	4619      	mov	r1, r3
 800b946:	6878      	ldr	r0, [r7, #4]
 800b948:	f000 f84c 	bl	800b9e4 <USBH_MSC_BOT_Abort>
 800b94c:	4603      	mov	r3, r0
 800b94e:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800b950:	7dbb      	ldrb	r3, [r7, #22]
 800b952:	2b00      	cmp	r3, #0
 800b954:	d11d      	bne.n	800b992 <USBH_MSC_BOT_Process+0x34a>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800b956:	693b      	ldr	r3, [r7, #16]
 800b958:	795b      	ldrb	r3, [r3, #5]
 800b95a:	4619      	mov	r1, r3
 800b95c:	6878      	ldr	r0, [r7, #4]
 800b95e:	f005 fd5b 	bl	8011418 <USBH_LL_GetToggle>
 800b962:	4603      	mov	r3, r0
 800b964:	73fb      	strb	r3, [r7, #15]
        (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800b966:	693b      	ldr	r3, [r7, #16]
 800b968:	7959      	ldrb	r1, [r3, #5]
 800b96a:	7bfb      	ldrb	r3, [r7, #15]
 800b96c:	f1c3 0301 	rsb	r3, r3, #1
 800b970:	b2db      	uxtb	r3, r3
 800b972:	461a      	mov	r2, r3
 800b974:	6878      	ldr	r0, [r7, #4]
 800b976:	f005 fd1f 	bl	80113b8 <USBH_LL_SetToggle>
        (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800b97a:	693b      	ldr	r3, [r7, #16]
 800b97c:	791b      	ldrb	r3, [r3, #4]
 800b97e:	2200      	movs	r2, #0
 800b980:	4619      	mov	r1, r3
 800b982:	6878      	ldr	r0, [r7, #4]
 800b984:	f005 fd18 	bl	80113b8 <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 800b988:	693b      	ldr	r3, [r7, #16]
 800b98a:	2209      	movs	r2, #9
 800b98c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 800b990:	e020      	b.n	800b9d4 <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 800b992:	7dbb      	ldrb	r3, [r7, #22]
 800b994:	2b04      	cmp	r3, #4
 800b996:	d11d      	bne.n	800b9d4 <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800b998:	693b      	ldr	r3, [r7, #16]
 800b99a:	220b      	movs	r2, #11
 800b99c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b9a0:	e018      	b.n	800b9d4 <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 800b9a2:	6878      	ldr	r0, [r7, #4]
 800b9a4:	f7ff fdf2 	bl	800b58c <USBH_MSC_BOT_REQ_Reset>
 800b9a8:	4603      	mov	r3, r0
 800b9aa:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 800b9ac:	7dfb      	ldrb	r3, [r7, #23]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d112      	bne.n	800b9d8 <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b9b2:	693b      	ldr	r3, [r7, #16]
 800b9b4:	2201      	movs	r2, #1
 800b9b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 800b9ba:	e00d      	b.n	800b9d8 <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 800b9bc:	bf00      	nop
 800b9be:	e00c      	b.n	800b9da <USBH_MSC_BOT_Process+0x392>
      break;
 800b9c0:	bf00      	nop
 800b9c2:	e00a      	b.n	800b9da <USBH_MSC_BOT_Process+0x392>
      break;
 800b9c4:	bf00      	nop
 800b9c6:	e008      	b.n	800b9da <USBH_MSC_BOT_Process+0x392>
      break;
 800b9c8:	bf00      	nop
 800b9ca:	e006      	b.n	800b9da <USBH_MSC_BOT_Process+0x392>
      break;
 800b9cc:	bf00      	nop
 800b9ce:	e004      	b.n	800b9da <USBH_MSC_BOT_Process+0x392>
      break;
 800b9d0:	bf00      	nop
 800b9d2:	e002      	b.n	800b9da <USBH_MSC_BOT_Process+0x392>
      break;
 800b9d4:	bf00      	nop
 800b9d6:	e000      	b.n	800b9da <USBH_MSC_BOT_Process+0x392>
      break;
 800b9d8:	bf00      	nop
  }
  return status;
 800b9da:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9dc:	4618      	mov	r0, r3
 800b9de:	3718      	adds	r7, #24
 800b9e0:	46bd      	mov	sp, r7
 800b9e2:	bd80      	pop	{r7, pc}

0800b9e4 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 800b9e4:	b580      	push	{r7, lr}
 800b9e6:	b084      	sub	sp, #16
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	6078      	str	r0, [r7, #4]
 800b9ec:	460b      	mov	r3, r1
 800b9ee:	70fb      	strb	r3, [r7, #3]
 800b9f0:	4613      	mov	r3, r2
 800b9f2:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 800b9f4:	2302      	movs	r3, #2
 800b9f6:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b9fe:	69db      	ldr	r3, [r3, #28]
 800ba00:	60bb      	str	r3, [r7, #8]

  switch (dir)
 800ba02:	78bb      	ldrb	r3, [r7, #2]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d002      	beq.n	800ba0e <USBH_MSC_BOT_Abort+0x2a>
 800ba08:	2b01      	cmp	r3, #1
 800ba0a:	d009      	beq.n	800ba20 <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 800ba0c:	e011      	b.n	800ba32 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800ba0e:	68bb      	ldr	r3, [r7, #8]
 800ba10:	79db      	ldrb	r3, [r3, #7]
 800ba12:	4619      	mov	r1, r3
 800ba14:	6878      	ldr	r0, [r7, #4]
 800ba16:	f001 f9a8 	bl	800cd6a <USBH_ClrFeature>
 800ba1a:	4603      	mov	r3, r0
 800ba1c:	73fb      	strb	r3, [r7, #15]
      break;
 800ba1e:	e008      	b.n	800ba32 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800ba20:	68bb      	ldr	r3, [r7, #8]
 800ba22:	799b      	ldrb	r3, [r3, #6]
 800ba24:	4619      	mov	r1, r3
 800ba26:	6878      	ldr	r0, [r7, #4]
 800ba28:	f001 f99f 	bl	800cd6a <USBH_ClrFeature>
 800ba2c:	4603      	mov	r3, r0
 800ba2e:	73fb      	strb	r3, [r7, #15]
      break;
 800ba30:	bf00      	nop
  }
  return status;
 800ba32:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba34:	4618      	mov	r0, r3
 800ba36:	3710      	adds	r7, #16
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	bd80      	pop	{r7, pc}

0800ba3c <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 800ba3c:	b580      	push	{r7, lr}
 800ba3e:	b084      	sub	sp, #16
 800ba40:	af00      	add	r7, sp, #0
 800ba42:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ba4a:	69db      	ldr	r3, [r3, #28]
 800ba4c:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800ba4e:	2301      	movs	r3, #1
 800ba50:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800ba52:	68bb      	ldr	r3, [r7, #8]
 800ba54:	791b      	ldrb	r3, [r3, #4]
 800ba56:	4619      	mov	r1, r3
 800ba58:	6878      	ldr	r0, [r7, #4]
 800ba5a:	f005 fbf1 	bl	8011240 <USBH_LL_GetLastXferSize>
 800ba5e:	4603      	mov	r3, r0
 800ba60:	2b0d      	cmp	r3, #13
 800ba62:	d002      	beq.n	800ba6a <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 800ba64:	2302      	movs	r3, #2
 800ba66:	73fb      	strb	r3, [r7, #15]
 800ba68:	e024      	b.n	800bab4 <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 800ba6a:	68bb      	ldr	r3, [r7, #8]
 800ba6c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ba6e:	4a14      	ldr	r2, [pc, #80]	; (800bac0 <USBH_MSC_DecodeCSW+0x84>)
 800ba70:	4293      	cmp	r3, r2
 800ba72:	d11d      	bne.n	800bab0 <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 800ba74:	68bb      	ldr	r3, [r7, #8]
 800ba76:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800ba78:	68bb      	ldr	r3, [r7, #8]
 800ba7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba7c:	429a      	cmp	r2, r3
 800ba7e:	d119      	bne.n	800bab4 <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 800ba80:	68bb      	ldr	r3, [r7, #8]
 800ba82:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d102      	bne.n	800ba90 <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 800ba8a:	2300      	movs	r3, #0
 800ba8c:	73fb      	strb	r3, [r7, #15]
 800ba8e:	e011      	b.n	800bab4 <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 800ba90:	68bb      	ldr	r3, [r7, #8]
 800ba92:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800ba96:	2b01      	cmp	r3, #1
 800ba98:	d102      	bne.n	800baa0 <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 800ba9a:	2301      	movs	r3, #1
 800ba9c:	73fb      	strb	r3, [r7, #15]
 800ba9e:	e009      	b.n	800bab4 <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 800baa0:	68bb      	ldr	r3, [r7, #8]
 800baa2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800baa6:	2b02      	cmp	r3, #2
 800baa8:	d104      	bne.n	800bab4 <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 800baaa:	2302      	movs	r3, #2
 800baac:	73fb      	strb	r3, [r7, #15]
 800baae:	e001      	b.n	800bab4 <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 800bab0:	2302      	movs	r3, #2
 800bab2:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 800bab4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bab6:	4618      	mov	r0, r3
 800bab8:	3710      	adds	r7, #16
 800baba:	46bd      	mov	sp, r7
 800babc:	bd80      	pop	{r7, pc}
 800babe:	bf00      	nop
 800bac0:	53425355 	.word	0x53425355

0800bac4 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 800bac4:	b580      	push	{r7, lr}
 800bac6:	b084      	sub	sp, #16
 800bac8:	af00      	add	r7, sp, #0
 800baca:	6078      	str	r0, [r7, #4]
 800bacc:	460b      	mov	r3, r1
 800bace:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800bad0:	2302      	movs	r3, #2
 800bad2:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bada:	69db      	ldr	r3, [r3, #28]
 800badc:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 800bade:	68bb      	ldr	r3, [r7, #8]
 800bae0:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800bae4:	2b01      	cmp	r3, #1
 800bae6:	d002      	beq.n	800baee <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800bae8:	2b02      	cmp	r3, #2
 800baea:	d021      	beq.n	800bb30 <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800baec:	e028      	b.n	800bb40 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 800baee:	68bb      	ldr	r3, [r7, #8]
 800baf0:	2200      	movs	r2, #0
 800baf2:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800baf4:	68bb      	ldr	r3, [r7, #8]
 800baf6:	2200      	movs	r2, #0
 800baf8:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800bafc:	68bb      	ldr	r3, [r7, #8]
 800bafe:	220a      	movs	r2, #10
 800bb00:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800bb04:	68bb      	ldr	r3, [r7, #8]
 800bb06:	3363      	adds	r3, #99	; 0x63
 800bb08:	2210      	movs	r2, #16
 800bb0a:	2100      	movs	r1, #0
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	f005 fdc3 	bl	8011698 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 800bb12:	68bb      	ldr	r3, [r7, #8]
 800bb14:	2200      	movs	r2, #0
 800bb16:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bb1a:	68bb      	ldr	r3, [r7, #8]
 800bb1c:	2201      	movs	r2, #1
 800bb1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800bb22:	68bb      	ldr	r3, [r7, #8]
 800bb24:	2202      	movs	r2, #2
 800bb26:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 800bb2a:	2301      	movs	r3, #1
 800bb2c:	73fb      	strb	r3, [r7, #15]
      break;
 800bb2e:	e007      	b.n	800bb40 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 800bb30:	78fb      	ldrb	r3, [r7, #3]
 800bb32:	4619      	mov	r1, r3
 800bb34:	6878      	ldr	r0, [r7, #4]
 800bb36:	f7ff fd87 	bl	800b648 <USBH_MSC_BOT_Process>
 800bb3a:	4603      	mov	r3, r0
 800bb3c:	73fb      	strb	r3, [r7, #15]
      break;
 800bb3e:	bf00      	nop
  }

  return error;
 800bb40:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb42:	4618      	mov	r0, r3
 800bb44:	3710      	adds	r7, #16
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bd80      	pop	{r7, pc}

0800bb4a <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 800bb4a:	b580      	push	{r7, lr}
 800bb4c:	b086      	sub	sp, #24
 800bb4e:	af00      	add	r7, sp, #0
 800bb50:	60f8      	str	r0, [r7, #12]
 800bb52:	460b      	mov	r3, r1
 800bb54:	607a      	str	r2, [r7, #4]
 800bb56:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 800bb58:	2301      	movs	r3, #1
 800bb5a:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bb62:	69db      	ldr	r3, [r3, #28]
 800bb64:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800bb66:	693b      	ldr	r3, [r7, #16]
 800bb68:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800bb6c:	2b01      	cmp	r3, #1
 800bb6e:	d002      	beq.n	800bb76 <USBH_MSC_SCSI_ReadCapacity+0x2c>
 800bb70:	2b02      	cmp	r3, #2
 800bb72:	d027      	beq.n	800bbc4 <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 800bb74:	e05f      	b.n	800bc36 <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 800bb76:	693b      	ldr	r3, [r7, #16]
 800bb78:	2208      	movs	r2, #8
 800bb7a:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800bb7c:	693b      	ldr	r3, [r7, #16]
 800bb7e:	2280      	movs	r2, #128	; 0x80
 800bb80:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800bb84:	693b      	ldr	r3, [r7, #16]
 800bb86:	220a      	movs	r2, #10
 800bb88:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800bb8c:	693b      	ldr	r3, [r7, #16]
 800bb8e:	3363      	adds	r3, #99	; 0x63
 800bb90:	2210      	movs	r2, #16
 800bb92:	2100      	movs	r1, #0
 800bb94:	4618      	mov	r0, r3
 800bb96:	f005 fd7f 	bl	8011698 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 800bb9a:	693b      	ldr	r3, [r7, #16]
 800bb9c:	2225      	movs	r2, #37	; 0x25
 800bb9e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bba2:	693b      	ldr	r3, [r7, #16]
 800bba4:	2201      	movs	r2, #1
 800bba6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800bbaa:	693b      	ldr	r3, [r7, #16]
 800bbac:	2202      	movs	r2, #2
 800bbae:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800bbb2:	693b      	ldr	r3, [r7, #16]
 800bbb4:	f103 0210 	add.w	r2, r3, #16
 800bbb8:	693b      	ldr	r3, [r7, #16]
 800bbba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800bbbe:	2301      	movs	r3, #1
 800bbc0:	75fb      	strb	r3, [r7, #23]
      break;
 800bbc2:	e038      	b.n	800bc36 <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 800bbc4:	7afb      	ldrb	r3, [r7, #11]
 800bbc6:	4619      	mov	r1, r3
 800bbc8:	68f8      	ldr	r0, [r7, #12]
 800bbca:	f7ff fd3d 	bl	800b648 <USBH_MSC_BOT_Process>
 800bbce:	4603      	mov	r3, r0
 800bbd0:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800bbd2:	7dfb      	ldrb	r3, [r7, #23]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d12d      	bne.n	800bc34 <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800bbd8:	693b      	ldr	r3, [r7, #16]
 800bbda:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bbde:	3303      	adds	r3, #3
 800bbe0:	781b      	ldrb	r3, [r3, #0]
 800bbe2:	461a      	mov	r2, r3
 800bbe4:	693b      	ldr	r3, [r7, #16]
 800bbe6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bbea:	3302      	adds	r3, #2
 800bbec:	781b      	ldrb	r3, [r3, #0]
 800bbee:	021b      	lsls	r3, r3, #8
 800bbf0:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800bbf2:	693b      	ldr	r3, [r7, #16]
 800bbf4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bbf8:	3301      	adds	r3, #1
 800bbfa:	781b      	ldrb	r3, [r3, #0]
 800bbfc:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800bbfe:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800bc00:	693b      	ldr	r3, [r7, #16]
 800bc02:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bc06:	781b      	ldrb	r3, [r3, #0]
 800bc08:	061b      	lsls	r3, r3, #24
 800bc0a:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 800bc10:	693b      	ldr	r3, [r7, #16]
 800bc12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bc16:	3307      	adds	r3, #7
 800bc18:	781b      	ldrb	r3, [r3, #0]
 800bc1a:	b29a      	uxth	r2, r3
 800bc1c:	693b      	ldr	r3, [r7, #16]
 800bc1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bc22:	3306      	adds	r3, #6
 800bc24:	781b      	ldrb	r3, [r3, #0]
 800bc26:	b29b      	uxth	r3, r3
 800bc28:	021b      	lsls	r3, r3, #8
 800bc2a:	b29b      	uxth	r3, r3
 800bc2c:	4313      	orrs	r3, r2
 800bc2e:	b29a      	uxth	r2, r3
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	809a      	strh	r2, [r3, #4]
      break;
 800bc34:	bf00      	nop
  }

  return error;
 800bc36:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc38:	4618      	mov	r0, r3
 800bc3a:	3718      	adds	r7, #24
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	bd80      	pop	{r7, pc}

0800bc40 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b086      	sub	sp, #24
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	60f8      	str	r0, [r7, #12]
 800bc48:	460b      	mov	r3, r1
 800bc4a:	607a      	str	r2, [r7, #4]
 800bc4c:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800bc4e:	2302      	movs	r3, #2
 800bc50:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bc58:	69db      	ldr	r3, [r3, #28]
 800bc5a:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800bc5c:	693b      	ldr	r3, [r7, #16]
 800bc5e:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800bc62:	2b01      	cmp	r3, #1
 800bc64:	d002      	beq.n	800bc6c <USBH_MSC_SCSI_Inquiry+0x2c>
 800bc66:	2b02      	cmp	r3, #2
 800bc68:	d03d      	beq.n	800bce6 <USBH_MSC_SCSI_Inquiry+0xa6>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 800bc6a:	e089      	b.n	800bd80 <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800bc6c:	693b      	ldr	r3, [r7, #16]
 800bc6e:	2224      	movs	r2, #36	; 0x24
 800bc70:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800bc72:	693b      	ldr	r3, [r7, #16]
 800bc74:	2280      	movs	r2, #128	; 0x80
 800bc76:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800bc7a:	693b      	ldr	r3, [r7, #16]
 800bc7c:	220a      	movs	r2, #10
 800bc7e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 800bc82:	693b      	ldr	r3, [r7, #16]
 800bc84:	3363      	adds	r3, #99	; 0x63
 800bc86:	220a      	movs	r2, #10
 800bc88:	2100      	movs	r1, #0
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	f005 fd04 	bl	8011698 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 800bc90:	693b      	ldr	r3, [r7, #16]
 800bc92:	2212      	movs	r2, #18
 800bc94:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800bc98:	7afb      	ldrb	r3, [r7, #11]
 800bc9a:	015b      	lsls	r3, r3, #5
 800bc9c:	b2da      	uxtb	r2, r3
 800bc9e:	693b      	ldr	r3, [r7, #16]
 800bca0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800bca4:	693b      	ldr	r3, [r7, #16]
 800bca6:	2200      	movs	r2, #0
 800bca8:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800bcac:	693b      	ldr	r3, [r7, #16]
 800bcae:	2200      	movs	r2, #0
 800bcb0:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 800bcb4:	693b      	ldr	r3, [r7, #16]
 800bcb6:	2224      	movs	r2, #36	; 0x24
 800bcb8:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800bcbc:	693b      	ldr	r3, [r7, #16]
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bcc4:	693b      	ldr	r3, [r7, #16]
 800bcc6:	2201      	movs	r2, #1
 800bcc8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800bccc:	693b      	ldr	r3, [r7, #16]
 800bcce:	2202      	movs	r2, #2
 800bcd0:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800bcd4:	693b      	ldr	r3, [r7, #16]
 800bcd6:	f103 0210 	add.w	r2, r3, #16
 800bcda:	693b      	ldr	r3, [r7, #16]
 800bcdc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800bce0:	2301      	movs	r3, #1
 800bce2:	75fb      	strb	r3, [r7, #23]
      break;
 800bce4:	e04c      	b.n	800bd80 <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 800bce6:	7afb      	ldrb	r3, [r7, #11]
 800bce8:	4619      	mov	r1, r3
 800bcea:	68f8      	ldr	r0, [r7, #12]
 800bcec:	f7ff fcac 	bl	800b648 <USBH_MSC_BOT_Process>
 800bcf0:	4603      	mov	r3, r0
 800bcf2:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800bcf4:	7dfb      	ldrb	r3, [r7, #23]
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d141      	bne.n	800bd7e <USBH_MSC_SCSI_Inquiry+0x13e>
        (void)USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800bcfa:	2222      	movs	r2, #34	; 0x22
 800bcfc:	2100      	movs	r1, #0
 800bcfe:	6878      	ldr	r0, [r7, #4]
 800bd00:	f005 fcca 	bl	8011698 <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 800bd04:	693b      	ldr	r3, [r7, #16]
 800bd06:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bd0a:	781b      	ldrb	r3, [r3, #0]
 800bd0c:	f003 031f 	and.w	r3, r3, #31
 800bd10:	b2da      	uxtb	r2, r3
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 800bd16:	693b      	ldr	r3, [r7, #16]
 800bd18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bd1c:	781b      	ldrb	r3, [r3, #0]
 800bd1e:	095b      	lsrs	r3, r3, #5
 800bd20:	b2da      	uxtb	r2, r3
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 800bd26:	693b      	ldr	r3, [r7, #16]
 800bd28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bd2c:	3301      	adds	r3, #1
 800bd2e:	781b      	ldrb	r3, [r3, #0]
 800bd30:	b25b      	sxtb	r3, r3
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	da03      	bge.n	800bd3e <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	2201      	movs	r2, #1
 800bd3a:	709a      	strb	r2, [r3, #2]
 800bd3c:	e002      	b.n	800bd44 <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	2200      	movs	r2, #0
 800bd42:	709a      	strb	r2, [r3, #2]
        (void)USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	1cd8      	adds	r0, r3, #3
 800bd48:	693b      	ldr	r3, [r7, #16]
 800bd4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bd4e:	3308      	adds	r3, #8
 800bd50:	2208      	movs	r2, #8
 800bd52:	4619      	mov	r1, r3
 800bd54:	f005 fd0e 	bl	8011774 <memcpy>
        (void)USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	f103 000c 	add.w	r0, r3, #12
 800bd5e:	693b      	ldr	r3, [r7, #16]
 800bd60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bd64:	3310      	adds	r3, #16
 800bd66:	2210      	movs	r2, #16
 800bd68:	4619      	mov	r1, r3
 800bd6a:	f005 fd03 	bl	8011774 <memcpy>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	331d      	adds	r3, #29
 800bd72:	693a      	ldr	r2, [r7, #16]
 800bd74:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800bd78:	3220      	adds	r2, #32
 800bd7a:	6812      	ldr	r2, [r2, #0]
 800bd7c:	601a      	str	r2, [r3, #0]
      break;
 800bd7e:	bf00      	nop
  }

  return error;
 800bd80:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd82:	4618      	mov	r0, r3
 800bd84:	3718      	adds	r7, #24
 800bd86:	46bd      	mov	sp, r7
 800bd88:	bd80      	pop	{r7, pc}

0800bd8a <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 800bd8a:	b580      	push	{r7, lr}
 800bd8c:	b086      	sub	sp, #24
 800bd8e:	af00      	add	r7, sp, #0
 800bd90:	60f8      	str	r0, [r7, #12]
 800bd92:	460b      	mov	r3, r1
 800bd94:	607a      	str	r2, [r7, #4]
 800bd96:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800bd98:	2302      	movs	r3, #2
 800bd9a:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bda2:	69db      	ldr	r3, [r3, #28]
 800bda4:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800bda6:	693b      	ldr	r3, [r7, #16]
 800bda8:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800bdac:	2b01      	cmp	r3, #1
 800bdae:	d002      	beq.n	800bdb6 <USBH_MSC_SCSI_RequestSense+0x2c>
 800bdb0:	2b02      	cmp	r3, #2
 800bdb2:	d03d      	beq.n	800be30 <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 800bdb4:	e05d      	b.n	800be72 <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 800bdb6:	693b      	ldr	r3, [r7, #16]
 800bdb8:	220e      	movs	r2, #14
 800bdba:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800bdbc:	693b      	ldr	r3, [r7, #16]
 800bdbe:	2280      	movs	r2, #128	; 0x80
 800bdc0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800bdc4:	693b      	ldr	r3, [r7, #16]
 800bdc6:	220a      	movs	r2, #10
 800bdc8:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800bdcc:	693b      	ldr	r3, [r7, #16]
 800bdce:	3363      	adds	r3, #99	; 0x63
 800bdd0:	2210      	movs	r2, #16
 800bdd2:	2100      	movs	r1, #0
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	f005 fc5f 	bl	8011698 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 800bdda:	693b      	ldr	r3, [r7, #16]
 800bddc:	2203      	movs	r2, #3
 800bdde:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800bde2:	7afb      	ldrb	r3, [r7, #11]
 800bde4:	015b      	lsls	r3, r3, #5
 800bde6:	b2da      	uxtb	r2, r3
 800bde8:	693b      	ldr	r3, [r7, #16]
 800bdea:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800bdee:	693b      	ldr	r3, [r7, #16]
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800bdf6:	693b      	ldr	r3, [r7, #16]
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800bdfe:	693b      	ldr	r3, [r7, #16]
 800be00:	220e      	movs	r2, #14
 800be02:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800be06:	693b      	ldr	r3, [r7, #16]
 800be08:	2200      	movs	r2, #0
 800be0a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800be0e:	693b      	ldr	r3, [r7, #16]
 800be10:	2201      	movs	r2, #1
 800be12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800be16:	693b      	ldr	r3, [r7, #16]
 800be18:	2202      	movs	r2, #2
 800be1a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800be1e:	693b      	ldr	r3, [r7, #16]
 800be20:	f103 0210 	add.w	r2, r3, #16
 800be24:	693b      	ldr	r3, [r7, #16]
 800be26:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800be2a:	2301      	movs	r3, #1
 800be2c:	75fb      	strb	r3, [r7, #23]
      break;
 800be2e:	e020      	b.n	800be72 <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 800be30:	7afb      	ldrb	r3, [r7, #11]
 800be32:	4619      	mov	r1, r3
 800be34:	68f8      	ldr	r0, [r7, #12]
 800be36:	f7ff fc07 	bl	800b648 <USBH_MSC_BOT_Process>
 800be3a:	4603      	mov	r3, r0
 800be3c:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800be3e:	7dfb      	ldrb	r3, [r7, #23]
 800be40:	2b00      	cmp	r3, #0
 800be42:	d115      	bne.n	800be70 <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800be44:	693b      	ldr	r3, [r7, #16]
 800be46:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800be4a:	3302      	adds	r3, #2
 800be4c:	781b      	ldrb	r3, [r3, #0]
 800be4e:	f003 030f 	and.w	r3, r3, #15
 800be52:	b2da      	uxtb	r2, r3
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800be58:	693b      	ldr	r3, [r7, #16]
 800be5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800be5e:	7b1a      	ldrb	r2, [r3, #12]
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800be64:	693b      	ldr	r3, [r7, #16]
 800be66:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800be6a:	7b5a      	ldrb	r2, [r3, #13]
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	709a      	strb	r2, [r3, #2]
      break;
 800be70:	bf00      	nop
  }

  return error;
 800be72:	7dfb      	ldrb	r3, [r7, #23]
}
 800be74:	4618      	mov	r0, r3
 800be76:	3718      	adds	r7, #24
 800be78:	46bd      	mov	sp, r7
 800be7a:	bd80      	pop	{r7, pc}

0800be7c <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 800be7c:	b580      	push	{r7, lr}
 800be7e:	b086      	sub	sp, #24
 800be80:	af00      	add	r7, sp, #0
 800be82:	60f8      	str	r0, [r7, #12]
 800be84:	607a      	str	r2, [r7, #4]
 800be86:	603b      	str	r3, [r7, #0]
 800be88:	460b      	mov	r3, r1
 800be8a:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800be8c:	2302      	movs	r3, #2
 800be8e:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800be96:	69db      	ldr	r3, [r3, #28]
 800be98:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800be9a:	693b      	ldr	r3, [r7, #16]
 800be9c:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800bea0:	2b01      	cmp	r3, #1
 800bea2:	d002      	beq.n	800beaa <USBH_MSC_SCSI_Write+0x2e>
 800bea4:	2b02      	cmp	r3, #2
 800bea6:	d047      	beq.n	800bf38 <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800bea8:	e04e      	b.n	800bf48 <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800beaa:	693b      	ldr	r3, [r7, #16]
 800beac:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800beb0:	461a      	mov	r2, r3
 800beb2:	6a3b      	ldr	r3, [r7, #32]
 800beb4:	fb03 f202 	mul.w	r2, r3, r2
 800beb8:	693b      	ldr	r3, [r7, #16]
 800beba:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800bebc:	693b      	ldr	r3, [r7, #16]
 800bebe:	2200      	movs	r2, #0
 800bec0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800bec4:	693b      	ldr	r3, [r7, #16]
 800bec6:	220a      	movs	r2, #10
 800bec8:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800becc:	693b      	ldr	r3, [r7, #16]
 800bece:	3363      	adds	r3, #99	; 0x63
 800bed0:	2210      	movs	r2, #16
 800bed2:	2100      	movs	r1, #0
 800bed4:	4618      	mov	r0, r3
 800bed6:	f005 fbdf 	bl	8011698 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800beda:	693b      	ldr	r3, [r7, #16]
 800bedc:	222a      	movs	r2, #42	; 0x2a
 800bede:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800bee2:	79fa      	ldrb	r2, [r7, #7]
 800bee4:	693b      	ldr	r3, [r7, #16]
 800bee6:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800beea:	79ba      	ldrb	r2, [r7, #6]
 800beec:	693b      	ldr	r3, [r7, #16]
 800beee:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800bef2:	797a      	ldrb	r2, [r7, #5]
 800bef4:	693b      	ldr	r3, [r7, #16]
 800bef6:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800befa:	1d3b      	adds	r3, r7, #4
 800befc:	781a      	ldrb	r2, [r3, #0]
 800befe:	693b      	ldr	r3, [r7, #16]
 800bf00:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800bf04:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800bf08:	693b      	ldr	r3, [r7, #16]
 800bf0a:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800bf0e:	f107 0320 	add.w	r3, r7, #32
 800bf12:	781a      	ldrb	r2, [r3, #0]
 800bf14:	693b      	ldr	r3, [r7, #16]
 800bf16:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bf1a:	693b      	ldr	r3, [r7, #16]
 800bf1c:	2201      	movs	r2, #1
 800bf1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800bf22:	693b      	ldr	r3, [r7, #16]
 800bf24:	2202      	movs	r2, #2
 800bf26:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800bf2a:	693b      	ldr	r3, [r7, #16]
 800bf2c:	683a      	ldr	r2, [r7, #0]
 800bf2e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800bf32:	2301      	movs	r3, #1
 800bf34:	75fb      	strb	r3, [r7, #23]
      break;
 800bf36:	e007      	b.n	800bf48 <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800bf38:	7afb      	ldrb	r3, [r7, #11]
 800bf3a:	4619      	mov	r1, r3
 800bf3c:	68f8      	ldr	r0, [r7, #12]
 800bf3e:	f7ff fb83 	bl	800b648 <USBH_MSC_BOT_Process>
 800bf42:	4603      	mov	r3, r0
 800bf44:	75fb      	strb	r3, [r7, #23]
      break;
 800bf46:	bf00      	nop
  }

  return error;
 800bf48:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	3718      	adds	r7, #24
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	bd80      	pop	{r7, pc}

0800bf52 <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 800bf52:	b580      	push	{r7, lr}
 800bf54:	b086      	sub	sp, #24
 800bf56:	af00      	add	r7, sp, #0
 800bf58:	60f8      	str	r0, [r7, #12]
 800bf5a:	607a      	str	r2, [r7, #4]
 800bf5c:	603b      	str	r3, [r7, #0]
 800bf5e:	460b      	mov	r3, r1
 800bf60:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800bf62:	2302      	movs	r3, #2
 800bf64:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bf6c:	69db      	ldr	r3, [r3, #28]
 800bf6e:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800bf70:	693b      	ldr	r3, [r7, #16]
 800bf72:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800bf76:	2b01      	cmp	r3, #1
 800bf78:	d002      	beq.n	800bf80 <USBH_MSC_SCSI_Read+0x2e>
 800bf7a:	2b02      	cmp	r3, #2
 800bf7c:	d047      	beq.n	800c00e <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800bf7e:	e04e      	b.n	800c01e <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800bf80:	693b      	ldr	r3, [r7, #16]
 800bf82:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800bf86:	461a      	mov	r2, r3
 800bf88:	6a3b      	ldr	r3, [r7, #32]
 800bf8a:	fb03 f202 	mul.w	r2, r3, r2
 800bf8e:	693b      	ldr	r3, [r7, #16]
 800bf90:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800bf92:	693b      	ldr	r3, [r7, #16]
 800bf94:	2280      	movs	r2, #128	; 0x80
 800bf96:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800bf9a:	693b      	ldr	r3, [r7, #16]
 800bf9c:	220a      	movs	r2, #10
 800bf9e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800bfa2:	693b      	ldr	r3, [r7, #16]
 800bfa4:	3363      	adds	r3, #99	; 0x63
 800bfa6:	2210      	movs	r2, #16
 800bfa8:	2100      	movs	r1, #0
 800bfaa:	4618      	mov	r0, r3
 800bfac:	f005 fb74 	bl	8011698 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 800bfb0:	693b      	ldr	r3, [r7, #16]
 800bfb2:	2228      	movs	r2, #40	; 0x28
 800bfb4:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800bfb8:	79fa      	ldrb	r2, [r7, #7]
 800bfba:	693b      	ldr	r3, [r7, #16]
 800bfbc:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800bfc0:	79ba      	ldrb	r2, [r7, #6]
 800bfc2:	693b      	ldr	r3, [r7, #16]
 800bfc4:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800bfc8:	797a      	ldrb	r2, [r7, #5]
 800bfca:	693b      	ldr	r3, [r7, #16]
 800bfcc:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800bfd0:	1d3b      	adds	r3, r7, #4
 800bfd2:	781a      	ldrb	r2, [r3, #0]
 800bfd4:	693b      	ldr	r3, [r7, #16]
 800bfd6:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800bfda:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800bfde:	693b      	ldr	r3, [r7, #16]
 800bfe0:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800bfe4:	f107 0320 	add.w	r3, r7, #32
 800bfe8:	781a      	ldrb	r2, [r3, #0]
 800bfea:	693b      	ldr	r3, [r7, #16]
 800bfec:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bff0:	693b      	ldr	r3, [r7, #16]
 800bff2:	2201      	movs	r2, #1
 800bff4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800bff8:	693b      	ldr	r3, [r7, #16]
 800bffa:	2202      	movs	r2, #2
 800bffc:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800c000:	693b      	ldr	r3, [r7, #16]
 800c002:	683a      	ldr	r2, [r7, #0]
 800c004:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800c008:	2301      	movs	r3, #1
 800c00a:	75fb      	strb	r3, [r7, #23]
      break;
 800c00c:	e007      	b.n	800c01e <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800c00e:	7afb      	ldrb	r3, [r7, #11]
 800c010:	4619      	mov	r1, r3
 800c012:	68f8      	ldr	r0, [r7, #12]
 800c014:	f7ff fb18 	bl	800b648 <USBH_MSC_BOT_Process>
 800c018:	4603      	mov	r3, r0
 800c01a:	75fb      	strb	r3, [r7, #23]
      break;
 800c01c:	bf00      	nop
  }

  return error;
 800c01e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c020:	4618      	mov	r0, r3
 800c022:	3718      	adds	r7, #24
 800c024:	46bd      	mov	sp, r7
 800c026:	bd80      	pop	{r7, pc}

0800c028 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 800c028:	b580      	push	{r7, lr}
 800c02a:	b084      	sub	sp, #16
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	60f8      	str	r0, [r7, #12]
 800c030:	60b9      	str	r1, [r7, #8]
 800c032:	4613      	mov	r3, r2
 800c034:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d101      	bne.n	800c040 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800c03c:	2302      	movs	r3, #2
 800c03e:	e029      	b.n	800c094 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	79fa      	ldrb	r2, [r7, #7]
 800c044:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	2200      	movs	r2, #0
 800c04c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	2200      	movs	r2, #0
 800c054:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800c058:	68f8      	ldr	r0, [r7, #12]
 800c05a:	f000 f81f 	bl	800c09c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	2200      	movs	r2, #0
 800c062:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	2200      	movs	r2, #0
 800c06a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	2200      	movs	r2, #0
 800c072:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	2200      	movs	r2, #0
 800c07a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800c07e:	68bb      	ldr	r3, [r7, #8]
 800c080:	2b00      	cmp	r3, #0
 800c082:	d003      	beq.n	800c08c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	68ba      	ldr	r2, [r7, #8]
 800c088:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800c08c:	68f8      	ldr	r0, [r7, #12]
 800c08e:	f005 f823 	bl	80110d8 <USBH_LL_Init>

  return USBH_OK;
 800c092:	2300      	movs	r3, #0
}
 800c094:	4618      	mov	r0, r3
 800c096:	3710      	adds	r7, #16
 800c098:	46bd      	mov	sp, r7
 800c09a:	bd80      	pop	{r7, pc}

0800c09c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800c09c:	b480      	push	{r7}
 800c09e:	b085      	sub	sp, #20
 800c0a0:	af00      	add	r7, sp, #0
 800c0a2:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	60fb      	str	r3, [r7, #12]
 800c0ac:	e009      	b.n	800c0c2 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800c0ae:	687a      	ldr	r2, [r7, #4]
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	33e0      	adds	r3, #224	; 0xe0
 800c0b4:	009b      	lsls	r3, r3, #2
 800c0b6:	4413      	add	r3, r2
 800c0b8:	2200      	movs	r2, #0
 800c0ba:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	3301      	adds	r3, #1
 800c0c0:	60fb      	str	r3, [r7, #12]
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	2b0f      	cmp	r3, #15
 800c0c6:	d9f2      	bls.n	800c0ae <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	60fb      	str	r3, [r7, #12]
 800c0cc:	e009      	b.n	800c0e2 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800c0ce:	687a      	ldr	r2, [r7, #4]
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	4413      	add	r3, r2
 800c0d4:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800c0d8:	2200      	movs	r2, #0
 800c0da:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	3301      	adds	r3, #1
 800c0e0:	60fb      	str	r3, [r7, #12]
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c0e8:	d3f1      	bcc.n	800c0ce <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	2200      	movs	r2, #0
 800c0ee:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	2201      	movs	r2, #1
 800c0fa:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	2200      	movs	r2, #0
 800c100:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	2201      	movs	r2, #1
 800c108:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	2240      	movs	r2, #64	; 0x40
 800c10e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	2200      	movs	r2, #0
 800c114:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	2200      	movs	r2, #0
 800c11a:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	2201      	movs	r2, #1
 800c122:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	2200      	movs	r2, #0
 800c12a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	2200      	movs	r2, #0
 800c132:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800c136:	2300      	movs	r3, #0
}
 800c138:	4618      	mov	r0, r3
 800c13a:	3714      	adds	r7, #20
 800c13c:	46bd      	mov	sp, r7
 800c13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c142:	4770      	bx	lr

0800c144 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800c144:	b480      	push	{r7}
 800c146:	b085      	sub	sp, #20
 800c148:	af00      	add	r7, sp, #0
 800c14a:	6078      	str	r0, [r7, #4]
 800c14c:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800c14e:	2300      	movs	r3, #0
 800c150:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800c152:	683b      	ldr	r3, [r7, #0]
 800c154:	2b00      	cmp	r3, #0
 800c156:	d016      	beq.n	800c186 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d10e      	bne.n	800c180 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800c168:	1c59      	adds	r1, r3, #1
 800c16a:	687a      	ldr	r2, [r7, #4]
 800c16c:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800c170:	687a      	ldr	r2, [r7, #4]
 800c172:	33de      	adds	r3, #222	; 0xde
 800c174:	6839      	ldr	r1, [r7, #0]
 800c176:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800c17a:	2300      	movs	r3, #0
 800c17c:	73fb      	strb	r3, [r7, #15]
 800c17e:	e004      	b.n	800c18a <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800c180:	2302      	movs	r3, #2
 800c182:	73fb      	strb	r3, [r7, #15]
 800c184:	e001      	b.n	800c18a <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800c186:	2302      	movs	r3, #2
 800c188:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c18a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c18c:	4618      	mov	r0, r3
 800c18e:	3714      	adds	r7, #20
 800c190:	46bd      	mov	sp, r7
 800c192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c196:	4770      	bx	lr

0800c198 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800c198:	b480      	push	{r7}
 800c19a:	b085      	sub	sp, #20
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
 800c1a0:	460b      	mov	r3, r1
 800c1a2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800c1ae:	78fa      	ldrb	r2, [r7, #3]
 800c1b0:	429a      	cmp	r2, r3
 800c1b2:	d204      	bcs.n	800c1be <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	78fa      	ldrb	r2, [r7, #3]
 800c1b8:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800c1bc:	e001      	b.n	800c1c2 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800c1be:	2302      	movs	r3, #2
 800c1c0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c1c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1c4:	4618      	mov	r0, r3
 800c1c6:	3714      	adds	r7, #20
 800c1c8:	46bd      	mov	sp, r7
 800c1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ce:	4770      	bx	lr

0800c1d0 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800c1d0:	b480      	push	{r7}
 800c1d2:	b087      	sub	sp, #28
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	6078      	str	r0, [r7, #4]
 800c1d8:	4608      	mov	r0, r1
 800c1da:	4611      	mov	r1, r2
 800c1dc:	461a      	mov	r2, r3
 800c1de:	4603      	mov	r3, r0
 800c1e0:	70fb      	strb	r3, [r7, #3]
 800c1e2:	460b      	mov	r3, r1
 800c1e4:	70bb      	strb	r3, [r7, #2]
 800c1e6:	4613      	mov	r3, r2
 800c1e8:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800c1ee:	2300      	movs	r3, #0
 800c1f0:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800c1f8:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800c1fa:	e025      	b.n	800c248 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800c1fc:	7dfb      	ldrb	r3, [r7, #23]
 800c1fe:	221a      	movs	r2, #26
 800c200:	fb02 f303 	mul.w	r3, r2, r3
 800c204:	3308      	adds	r3, #8
 800c206:	68fa      	ldr	r2, [r7, #12]
 800c208:	4413      	add	r3, r2
 800c20a:	3302      	adds	r3, #2
 800c20c:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800c20e:	693b      	ldr	r3, [r7, #16]
 800c210:	795b      	ldrb	r3, [r3, #5]
 800c212:	78fa      	ldrb	r2, [r7, #3]
 800c214:	429a      	cmp	r2, r3
 800c216:	d002      	beq.n	800c21e <USBH_FindInterface+0x4e>
 800c218:	78fb      	ldrb	r3, [r7, #3]
 800c21a:	2bff      	cmp	r3, #255	; 0xff
 800c21c:	d111      	bne.n	800c242 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800c21e:	693b      	ldr	r3, [r7, #16]
 800c220:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800c222:	78ba      	ldrb	r2, [r7, #2]
 800c224:	429a      	cmp	r2, r3
 800c226:	d002      	beq.n	800c22e <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800c228:	78bb      	ldrb	r3, [r7, #2]
 800c22a:	2bff      	cmp	r3, #255	; 0xff
 800c22c:	d109      	bne.n	800c242 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800c22e:	693b      	ldr	r3, [r7, #16]
 800c230:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800c232:	787a      	ldrb	r2, [r7, #1]
 800c234:	429a      	cmp	r2, r3
 800c236:	d002      	beq.n	800c23e <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800c238:	787b      	ldrb	r3, [r7, #1]
 800c23a:	2bff      	cmp	r3, #255	; 0xff
 800c23c:	d101      	bne.n	800c242 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800c23e:	7dfb      	ldrb	r3, [r7, #23]
 800c240:	e006      	b.n	800c250 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800c242:	7dfb      	ldrb	r3, [r7, #23]
 800c244:	3301      	adds	r3, #1
 800c246:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800c248:	7dfb      	ldrb	r3, [r7, #23]
 800c24a:	2b01      	cmp	r3, #1
 800c24c:	d9d6      	bls.n	800c1fc <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800c24e:	23ff      	movs	r3, #255	; 0xff
}
 800c250:	4618      	mov	r0, r3
 800c252:	371c      	adds	r7, #28
 800c254:	46bd      	mov	sp, r7
 800c256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c25a:	4770      	bx	lr

0800c25c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800c25c:	b580      	push	{r7, lr}
 800c25e:	b082      	sub	sp, #8
 800c260:	af00      	add	r7, sp, #0
 800c262:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800c264:	6878      	ldr	r0, [r7, #4]
 800c266:	f004 ff73 	bl	8011150 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800c26a:	2101      	movs	r1, #1
 800c26c:	6878      	ldr	r0, [r7, #4]
 800c26e:	f005 f88c 	bl	801138a <USBH_LL_DriverVBUS>

  return USBH_OK;
 800c272:	2300      	movs	r3, #0
}
 800c274:	4618      	mov	r0, r3
 800c276:	3708      	adds	r7, #8
 800c278:	46bd      	mov	sp, r7
 800c27a:	bd80      	pop	{r7, pc}

0800c27c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800c27c:	b580      	push	{r7, lr}
 800c27e:	b088      	sub	sp, #32
 800c280:	af04      	add	r7, sp, #16
 800c282:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800c284:	2302      	movs	r3, #2
 800c286:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800c288:	2300      	movs	r3, #0
 800c28a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800c292:	b2db      	uxtb	r3, r3
 800c294:	2b01      	cmp	r3, #1
 800c296:	d102      	bne.n	800c29e <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	2203      	movs	r2, #3
 800c29c:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	781b      	ldrb	r3, [r3, #0]
 800c2a2:	b2db      	uxtb	r3, r3
 800c2a4:	2b0b      	cmp	r3, #11
 800c2a6:	f200 81be 	bhi.w	800c626 <USBH_Process+0x3aa>
 800c2aa:	a201      	add	r2, pc, #4	; (adr r2, 800c2b0 <USBH_Process+0x34>)
 800c2ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2b0:	0800c2e1 	.word	0x0800c2e1
 800c2b4:	0800c313 	.word	0x0800c313
 800c2b8:	0800c37b 	.word	0x0800c37b
 800c2bc:	0800c5c1 	.word	0x0800c5c1
 800c2c0:	0800c627 	.word	0x0800c627
 800c2c4:	0800c41f 	.word	0x0800c41f
 800c2c8:	0800c567 	.word	0x0800c567
 800c2cc:	0800c455 	.word	0x0800c455
 800c2d0:	0800c475 	.word	0x0800c475
 800c2d4:	0800c495 	.word	0x0800c495
 800c2d8:	0800c4d9 	.word	0x0800c4d9
 800c2dc:	0800c5a9 	.word	0x0800c5a9
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800c2e6:	b2db      	uxtb	r3, r3
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	f000 819e 	beq.w	800c62a <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	2201      	movs	r2, #1
 800c2f2:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800c2f4:	20c8      	movs	r0, #200	; 0xc8
 800c2f6:	f005 f8bf 	bl	8011478 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800c2fa:	6878      	ldr	r0, [r7, #4]
 800c2fc:	f004 ff85 	bl	801120a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	2200      	movs	r2, #0
 800c304:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	2200      	movs	r2, #0
 800c30c:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800c310:	e18b      	b.n	800c62a <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800c318:	2b01      	cmp	r3, #1
 800c31a:	d107      	bne.n	800c32c <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	2200      	movs	r2, #0
 800c320:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	2202      	movs	r2, #2
 800c328:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c32a:	e18d      	b.n	800c648 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c332:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c336:	d914      	bls.n	800c362 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800c33e:	3301      	adds	r3, #1
 800c340:	b2da      	uxtb	r2, r3
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800c34e:	2b03      	cmp	r3, #3
 800c350:	d903      	bls.n	800c35a <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	220d      	movs	r2, #13
 800c356:	701a      	strb	r2, [r3, #0]
      break;
 800c358:	e176      	b.n	800c648 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	2200      	movs	r2, #0
 800c35e:	701a      	strb	r2, [r3, #0]
      break;
 800c360:	e172      	b.n	800c648 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c368:	f103 020a 	add.w	r2, r3, #10
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800c372:	200a      	movs	r0, #10
 800c374:	f005 f880 	bl	8011478 <USBH_Delay>
      break;
 800c378:	e166      	b.n	800c648 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c380:	2b00      	cmp	r3, #0
 800c382:	d005      	beq.n	800c390 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c38a:	2104      	movs	r1, #4
 800c38c:	6878      	ldr	r0, [r7, #4]
 800c38e:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800c390:	2064      	movs	r0, #100	; 0x64
 800c392:	f005 f871 	bl	8011478 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800c396:	6878      	ldr	r0, [r7, #4]
 800c398:	f004 ff10 	bl	80111bc <USBH_LL_GetSpeed>
 800c39c:	4603      	mov	r3, r0
 800c39e:	461a      	mov	r2, r3
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	2205      	movs	r2, #5
 800c3aa:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800c3ac:	2100      	movs	r1, #0
 800c3ae:	6878      	ldr	r0, [r7, #4]
 800c3b0:	f001 fa2b 	bl	800d80a <USBH_AllocPipe>
 800c3b4:	4603      	mov	r3, r0
 800c3b6:	461a      	mov	r2, r3
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800c3bc:	2180      	movs	r1, #128	; 0x80
 800c3be:	6878      	ldr	r0, [r7, #4]
 800c3c0:	f001 fa23 	bl	800d80a <USBH_AllocPipe>
 800c3c4:	4603      	mov	r3, r0
 800c3c6:	461a      	mov	r2, r3
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	7919      	ldrb	r1, [r3, #4]
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800c3dc:	687a      	ldr	r2, [r7, #4]
 800c3de:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800c3e0:	b292      	uxth	r2, r2
 800c3e2:	9202      	str	r2, [sp, #8]
 800c3e4:	2200      	movs	r2, #0
 800c3e6:	9201      	str	r2, [sp, #4]
 800c3e8:	9300      	str	r3, [sp, #0]
 800c3ea:	4603      	mov	r3, r0
 800c3ec:	2280      	movs	r2, #128	; 0x80
 800c3ee:	6878      	ldr	r0, [r7, #4]
 800c3f0:	f001 f9dc 	bl	800d7ac <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	7959      	ldrb	r1, [r3, #5]
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800c404:	687a      	ldr	r2, [r7, #4]
 800c406:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800c408:	b292      	uxth	r2, r2
 800c40a:	9202      	str	r2, [sp, #8]
 800c40c:	2200      	movs	r2, #0
 800c40e:	9201      	str	r2, [sp, #4]
 800c410:	9300      	str	r3, [sp, #0]
 800c412:	4603      	mov	r3, r0
 800c414:	2200      	movs	r2, #0
 800c416:	6878      	ldr	r0, [r7, #4]
 800c418:	f001 f9c8 	bl	800d7ac <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c41c:	e114      	b.n	800c648 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800c41e:	6878      	ldr	r0, [r7, #4]
 800c420:	f000 f918 	bl	800c654 <USBH_HandleEnum>
 800c424:	4603      	mov	r3, r0
 800c426:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800c428:	7bbb      	ldrb	r3, [r7, #14]
 800c42a:	b2db      	uxtb	r3, r3
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	f040 80fe 	bne.w	800c62e <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	2200      	movs	r2, #0
 800c436:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800c440:	2b01      	cmp	r3, #1
 800c442:	d103      	bne.n	800c44c <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	2208      	movs	r2, #8
 800c448:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800c44a:	e0f0      	b.n	800c62e <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	2207      	movs	r2, #7
 800c450:	701a      	strb	r2, [r3, #0]
      break;
 800c452:	e0ec      	b.n	800c62e <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	f000 80e9 	beq.w	800c632 <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c466:	2101      	movs	r1, #1
 800c468:	6878      	ldr	r0, [r7, #4]
 800c46a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	2208      	movs	r2, #8
 800c470:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800c472:	e0de      	b.n	800c632 <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800c47a:	b29b      	uxth	r3, r3
 800c47c:	4619      	mov	r1, r3
 800c47e:	6878      	ldr	r0, [r7, #4]
 800c480:	f000 fc2c 	bl	800ccdc <USBH_SetCfg>
 800c484:	4603      	mov	r3, r0
 800c486:	2b00      	cmp	r3, #0
 800c488:	f040 80d5 	bne.w	800c636 <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	2209      	movs	r2, #9
 800c490:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c492:	e0d0      	b.n	800c636 <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800c49a:	f003 0320 	and.w	r3, r3, #32
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d016      	beq.n	800c4d0 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800c4a2:	2101      	movs	r1, #1
 800c4a4:	6878      	ldr	r0, [r7, #4]
 800c4a6:	f000 fc3c 	bl	800cd22 <USBH_SetFeature>
 800c4aa:	4603      	mov	r3, r0
 800c4ac:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800c4ae:	7bbb      	ldrb	r3, [r7, #14]
 800c4b0:	b2db      	uxtb	r3, r3
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d103      	bne.n	800c4be <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	220a      	movs	r2, #10
 800c4ba:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c4bc:	e0bd      	b.n	800c63a <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 800c4be:	7bbb      	ldrb	r3, [r7, #14]
 800c4c0:	b2db      	uxtb	r3, r3
 800c4c2:	2b03      	cmp	r3, #3
 800c4c4:	f040 80b9 	bne.w	800c63a <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	220a      	movs	r2, #10
 800c4cc:	701a      	strb	r2, [r3, #0]
      break;
 800c4ce:	e0b4      	b.n	800c63a <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	220a      	movs	r2, #10
 800c4d4:	701a      	strb	r2, [r3, #0]
      break;
 800c4d6:	e0b0      	b.n	800c63a <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	f000 80ad 	beq.w	800c63e <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800c4ec:	2300      	movs	r3, #0
 800c4ee:	73fb      	strb	r3, [r7, #15]
 800c4f0:	e016      	b.n	800c520 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800c4f2:	7bfa      	ldrb	r2, [r7, #15]
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	32de      	adds	r2, #222	; 0xde
 800c4f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4fc:	791a      	ldrb	r2, [r3, #4]
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800c504:	429a      	cmp	r2, r3
 800c506:	d108      	bne.n	800c51a <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 800c508:	7bfa      	ldrb	r2, [r7, #15]
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	32de      	adds	r2, #222	; 0xde
 800c50e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800c518:	e005      	b.n	800c526 <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800c51a:	7bfb      	ldrb	r3, [r7, #15]
 800c51c:	3301      	adds	r3, #1
 800c51e:	73fb      	strb	r3, [r7, #15]
 800c520:	7bfb      	ldrb	r3, [r7, #15]
 800c522:	2b00      	cmp	r3, #0
 800c524:	d0e5      	beq.n	800c4f2 <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d016      	beq.n	800c55e <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c536:	689b      	ldr	r3, [r3, #8]
 800c538:	6878      	ldr	r0, [r7, #4]
 800c53a:	4798      	blx	r3
 800c53c:	4603      	mov	r3, r0
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d109      	bne.n	800c556 <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	2206      	movs	r2, #6
 800c546:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c54e:	2103      	movs	r1, #3
 800c550:	6878      	ldr	r0, [r7, #4]
 800c552:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c554:	e073      	b.n	800c63e <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	220d      	movs	r2, #13
 800c55a:	701a      	strb	r2, [r3, #0]
      break;
 800c55c:	e06f      	b.n	800c63e <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	220d      	movs	r2, #13
 800c562:	701a      	strb	r2, [r3, #0]
      break;
 800c564:	e06b      	b.n	800c63e <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d017      	beq.n	800c5a0 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c576:	691b      	ldr	r3, [r3, #16]
 800c578:	6878      	ldr	r0, [r7, #4]
 800c57a:	4798      	blx	r3
 800c57c:	4603      	mov	r3, r0
 800c57e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800c580:	7bbb      	ldrb	r3, [r7, #14]
 800c582:	b2db      	uxtb	r3, r3
 800c584:	2b00      	cmp	r3, #0
 800c586:	d103      	bne.n	800c590 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	220b      	movs	r2, #11
 800c58c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c58e:	e058      	b.n	800c642 <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 800c590:	7bbb      	ldrb	r3, [r7, #14]
 800c592:	b2db      	uxtb	r3, r3
 800c594:	2b02      	cmp	r3, #2
 800c596:	d154      	bne.n	800c642 <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	220d      	movs	r2, #13
 800c59c:	701a      	strb	r2, [r3, #0]
      break;
 800c59e:	e050      	b.n	800c642 <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	220d      	movs	r2, #13
 800c5a4:	701a      	strb	r2, [r3, #0]
      break;
 800c5a6:	e04c      	b.n	800c642 <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d049      	beq.n	800c646 <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c5b8:	695b      	ldr	r3, [r3, #20]
 800c5ba:	6878      	ldr	r0, [r7, #4]
 800c5bc:	4798      	blx	r3
      }
      break;
 800c5be:	e042      	b.n	800c646 <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	2200      	movs	r2, #0
 800c5c4:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 800c5c8:	6878      	ldr	r0, [r7, #4]
 800c5ca:	f7ff fd67 	bl	800c09c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d009      	beq.n	800c5ec <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c5de:	68db      	ldr	r3, [r3, #12]
 800c5e0:	6878      	ldr	r0, [r7, #4]
 800c5e2:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	2200      	movs	r2, #0
 800c5e8:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d005      	beq.n	800c602 <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c5fc:	2105      	movs	r1, #5
 800c5fe:	6878      	ldr	r0, [r7, #4]
 800c600:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800c608:	b2db      	uxtb	r3, r3
 800c60a:	2b01      	cmp	r3, #1
 800c60c:	d107      	bne.n	800c61e <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	2200      	movs	r2, #0
 800c612:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800c616:	6878      	ldr	r0, [r7, #4]
 800c618:	f7ff fe20 	bl	800c25c <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c61c:	e014      	b.n	800c648 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 800c61e:	6878      	ldr	r0, [r7, #4]
 800c620:	f004 fd96 	bl	8011150 <USBH_LL_Start>
      break;
 800c624:	e010      	b.n	800c648 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 800c626:	bf00      	nop
 800c628:	e00e      	b.n	800c648 <USBH_Process+0x3cc>
      break;
 800c62a:	bf00      	nop
 800c62c:	e00c      	b.n	800c648 <USBH_Process+0x3cc>
      break;
 800c62e:	bf00      	nop
 800c630:	e00a      	b.n	800c648 <USBH_Process+0x3cc>
    break;
 800c632:	bf00      	nop
 800c634:	e008      	b.n	800c648 <USBH_Process+0x3cc>
      break;
 800c636:	bf00      	nop
 800c638:	e006      	b.n	800c648 <USBH_Process+0x3cc>
      break;
 800c63a:	bf00      	nop
 800c63c:	e004      	b.n	800c648 <USBH_Process+0x3cc>
      break;
 800c63e:	bf00      	nop
 800c640:	e002      	b.n	800c648 <USBH_Process+0x3cc>
      break;
 800c642:	bf00      	nop
 800c644:	e000      	b.n	800c648 <USBH_Process+0x3cc>
      break;
 800c646:	bf00      	nop
  }
  return USBH_OK;
 800c648:	2300      	movs	r3, #0
}
 800c64a:	4618      	mov	r0, r3
 800c64c:	3710      	adds	r7, #16
 800c64e:	46bd      	mov	sp, r7
 800c650:	bd80      	pop	{r7, pc}
 800c652:	bf00      	nop

0800c654 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800c654:	b580      	push	{r7, lr}
 800c656:	b088      	sub	sp, #32
 800c658:	af04      	add	r7, sp, #16
 800c65a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800c65c:	2301      	movs	r3, #1
 800c65e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800c660:	2301      	movs	r3, #1
 800c662:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	785b      	ldrb	r3, [r3, #1]
 800c668:	2b07      	cmp	r3, #7
 800c66a:	f200 81c1 	bhi.w	800c9f0 <USBH_HandleEnum+0x39c>
 800c66e:	a201      	add	r2, pc, #4	; (adr r2, 800c674 <USBH_HandleEnum+0x20>)
 800c670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c674:	0800c695 	.word	0x0800c695
 800c678:	0800c753 	.word	0x0800c753
 800c67c:	0800c7bd 	.word	0x0800c7bd
 800c680:	0800c84b 	.word	0x0800c84b
 800c684:	0800c8b5 	.word	0x0800c8b5
 800c688:	0800c925 	.word	0x0800c925
 800c68c:	0800c96b 	.word	0x0800c96b
 800c690:	0800c9b1 	.word	0x0800c9b1
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800c694:	2108      	movs	r1, #8
 800c696:	6878      	ldr	r0, [r7, #4]
 800c698:	f000 fa50 	bl	800cb3c <USBH_Get_DevDesc>
 800c69c:	4603      	mov	r3, r0
 800c69e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c6a0:	7bbb      	ldrb	r3, [r7, #14]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d130      	bne.n	800c708 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	2201      	movs	r2, #1
 800c6b4:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	7919      	ldrb	r1, [r3, #4]
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c6c6:	687a      	ldr	r2, [r7, #4]
 800c6c8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800c6ca:	b292      	uxth	r2, r2
 800c6cc:	9202      	str	r2, [sp, #8]
 800c6ce:	2200      	movs	r2, #0
 800c6d0:	9201      	str	r2, [sp, #4]
 800c6d2:	9300      	str	r3, [sp, #0]
 800c6d4:	4603      	mov	r3, r0
 800c6d6:	2280      	movs	r2, #128	; 0x80
 800c6d8:	6878      	ldr	r0, [r7, #4]
 800c6da:	f001 f867 	bl	800d7ac <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	7959      	ldrb	r1, [r3, #5]
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c6ee:	687a      	ldr	r2, [r7, #4]
 800c6f0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c6f2:	b292      	uxth	r2, r2
 800c6f4:	9202      	str	r2, [sp, #8]
 800c6f6:	2200      	movs	r2, #0
 800c6f8:	9201      	str	r2, [sp, #4]
 800c6fa:	9300      	str	r3, [sp, #0]
 800c6fc:	4603      	mov	r3, r0
 800c6fe:	2200      	movs	r2, #0
 800c700:	6878      	ldr	r0, [r7, #4]
 800c702:	f001 f853 	bl	800d7ac <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800c706:	e175      	b.n	800c9f4 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c708:	7bbb      	ldrb	r3, [r7, #14]
 800c70a:	2b03      	cmp	r3, #3
 800c70c:	f040 8172 	bne.w	800c9f4 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c716:	3301      	adds	r3, #1
 800c718:	b2da      	uxtb	r2, r3
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c726:	2b03      	cmp	r3, #3
 800c728:	d903      	bls.n	800c732 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	220d      	movs	r2, #13
 800c72e:	701a      	strb	r2, [r3, #0]
      break;
 800c730:	e160      	b.n	800c9f4 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	795b      	ldrb	r3, [r3, #5]
 800c736:	4619      	mov	r1, r3
 800c738:	6878      	ldr	r0, [r7, #4]
 800c73a:	f001 f887 	bl	800d84c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	791b      	ldrb	r3, [r3, #4]
 800c742:	4619      	mov	r1, r3
 800c744:	6878      	ldr	r0, [r7, #4]
 800c746:	f001 f881 	bl	800d84c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	2200      	movs	r2, #0
 800c74e:	701a      	strb	r2, [r3, #0]
      break;
 800c750:	e150      	b.n	800c9f4 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800c752:	2112      	movs	r1, #18
 800c754:	6878      	ldr	r0, [r7, #4]
 800c756:	f000 f9f1 	bl	800cb3c <USBH_Get_DevDesc>
 800c75a:	4603      	mov	r3, r0
 800c75c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c75e:	7bbb      	ldrb	r3, [r7, #14]
 800c760:	2b00      	cmp	r3, #0
 800c762:	d103      	bne.n	800c76c <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	2202      	movs	r2, #2
 800c768:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c76a:	e145      	b.n	800c9f8 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c76c:	7bbb      	ldrb	r3, [r7, #14]
 800c76e:	2b03      	cmp	r3, #3
 800c770:	f040 8142 	bne.w	800c9f8 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c77a:	3301      	adds	r3, #1
 800c77c:	b2da      	uxtb	r2, r3
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c78a:	2b03      	cmp	r3, #3
 800c78c:	d903      	bls.n	800c796 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	220d      	movs	r2, #13
 800c792:	701a      	strb	r2, [r3, #0]
      break;
 800c794:	e130      	b.n	800c9f8 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	795b      	ldrb	r3, [r3, #5]
 800c79a:	4619      	mov	r1, r3
 800c79c:	6878      	ldr	r0, [r7, #4]
 800c79e:	f001 f855 	bl	800d84c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	791b      	ldrb	r3, [r3, #4]
 800c7a6:	4619      	mov	r1, r3
 800c7a8:	6878      	ldr	r0, [r7, #4]
 800c7aa:	f001 f84f 	bl	800d84c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	2200      	movs	r2, #0
 800c7b2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	2200      	movs	r2, #0
 800c7b8:	701a      	strb	r2, [r3, #0]
      break;
 800c7ba:	e11d      	b.n	800c9f8 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800c7bc:	2101      	movs	r1, #1
 800c7be:	6878      	ldr	r0, [r7, #4]
 800c7c0:	f000 fa68 	bl	800cc94 <USBH_SetAddress>
 800c7c4:	4603      	mov	r3, r0
 800c7c6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c7c8:	7bbb      	ldrb	r3, [r7, #14]
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d132      	bne.n	800c834 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800c7ce:	2002      	movs	r0, #2
 800c7d0:	f004 fe52 	bl	8011478 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	2201      	movs	r2, #1
 800c7d8:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	2203      	movs	r2, #3
 800c7e0:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	7919      	ldrb	r1, [r3, #4]
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c7f2:	687a      	ldr	r2, [r7, #4]
 800c7f4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800c7f6:	b292      	uxth	r2, r2
 800c7f8:	9202      	str	r2, [sp, #8]
 800c7fa:	2200      	movs	r2, #0
 800c7fc:	9201      	str	r2, [sp, #4]
 800c7fe:	9300      	str	r3, [sp, #0]
 800c800:	4603      	mov	r3, r0
 800c802:	2280      	movs	r2, #128	; 0x80
 800c804:	6878      	ldr	r0, [r7, #4]
 800c806:	f000 ffd1 	bl	800d7ac <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	7959      	ldrb	r1, [r3, #5]
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c81a:	687a      	ldr	r2, [r7, #4]
 800c81c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c81e:	b292      	uxth	r2, r2
 800c820:	9202      	str	r2, [sp, #8]
 800c822:	2200      	movs	r2, #0
 800c824:	9201      	str	r2, [sp, #4]
 800c826:	9300      	str	r3, [sp, #0]
 800c828:	4603      	mov	r3, r0
 800c82a:	2200      	movs	r2, #0
 800c82c:	6878      	ldr	r0, [r7, #4]
 800c82e:	f000 ffbd 	bl	800d7ac <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800c832:	e0e3      	b.n	800c9fc <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c834:	7bbb      	ldrb	r3, [r7, #14]
 800c836:	2b03      	cmp	r3, #3
 800c838:	f040 80e0 	bne.w	800c9fc <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	220d      	movs	r2, #13
 800c840:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	2200      	movs	r2, #0
 800c846:	705a      	strb	r2, [r3, #1]
      break;
 800c848:	e0d8      	b.n	800c9fc <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800c84a:	2109      	movs	r1, #9
 800c84c:	6878      	ldr	r0, [r7, #4]
 800c84e:	f000 f99d 	bl	800cb8c <USBH_Get_CfgDesc>
 800c852:	4603      	mov	r3, r0
 800c854:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c856:	7bbb      	ldrb	r3, [r7, #14]
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d103      	bne.n	800c864 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	2204      	movs	r2, #4
 800c860:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c862:	e0cd      	b.n	800ca00 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c864:	7bbb      	ldrb	r3, [r7, #14]
 800c866:	2b03      	cmp	r3, #3
 800c868:	f040 80ca 	bne.w	800ca00 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c872:	3301      	adds	r3, #1
 800c874:	b2da      	uxtb	r2, r3
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c882:	2b03      	cmp	r3, #3
 800c884:	d903      	bls.n	800c88e <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	220d      	movs	r2, #13
 800c88a:	701a      	strb	r2, [r3, #0]
      break;
 800c88c:	e0b8      	b.n	800ca00 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	795b      	ldrb	r3, [r3, #5]
 800c892:	4619      	mov	r1, r3
 800c894:	6878      	ldr	r0, [r7, #4]
 800c896:	f000 ffd9 	bl	800d84c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	791b      	ldrb	r3, [r3, #4]
 800c89e:	4619      	mov	r1, r3
 800c8a0:	6878      	ldr	r0, [r7, #4]
 800c8a2:	f000 ffd3 	bl	800d84c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	2200      	movs	r2, #0
 800c8b0:	701a      	strb	r2, [r3, #0]
      break;
 800c8b2:	e0a5      	b.n	800ca00 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800c8ba:	4619      	mov	r1, r3
 800c8bc:	6878      	ldr	r0, [r7, #4]
 800c8be:	f000 f965 	bl	800cb8c <USBH_Get_CfgDesc>
 800c8c2:	4603      	mov	r3, r0
 800c8c4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c8c6:	7bbb      	ldrb	r3, [r7, #14]
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d103      	bne.n	800c8d4 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	2205      	movs	r2, #5
 800c8d0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c8d2:	e097      	b.n	800ca04 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c8d4:	7bbb      	ldrb	r3, [r7, #14]
 800c8d6:	2b03      	cmp	r3, #3
 800c8d8:	f040 8094 	bne.w	800ca04 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c8e2:	3301      	adds	r3, #1
 800c8e4:	b2da      	uxtb	r2, r3
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c8f2:	2b03      	cmp	r3, #3
 800c8f4:	d903      	bls.n	800c8fe <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	220d      	movs	r2, #13
 800c8fa:	701a      	strb	r2, [r3, #0]
      break;
 800c8fc:	e082      	b.n	800ca04 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	795b      	ldrb	r3, [r3, #5]
 800c902:	4619      	mov	r1, r3
 800c904:	6878      	ldr	r0, [r7, #4]
 800c906:	f000 ffa1 	bl	800d84c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	791b      	ldrb	r3, [r3, #4]
 800c90e:	4619      	mov	r1, r3
 800c910:	6878      	ldr	r0, [r7, #4]
 800c912:	f000 ff9b 	bl	800d84c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	2200      	movs	r2, #0
 800c91a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	2200      	movs	r2, #0
 800c920:	701a      	strb	r2, [r3, #0]
      break;
 800c922:	e06f      	b.n	800ca04 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d019      	beq.n	800c962 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800c93a:	23ff      	movs	r3, #255	; 0xff
 800c93c:	6878      	ldr	r0, [r7, #4]
 800c93e:	f000 f949 	bl	800cbd4 <USBH_Get_StringDesc>
 800c942:	4603      	mov	r3, r0
 800c944:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c946:	7bbb      	ldrb	r3, [r7, #14]
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d103      	bne.n	800c954 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	2206      	movs	r2, #6
 800c950:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800c952:	e059      	b.n	800ca08 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c954:	7bbb      	ldrb	r3, [r7, #14]
 800c956:	2b03      	cmp	r3, #3
 800c958:	d156      	bne.n	800ca08 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	2206      	movs	r2, #6
 800c95e:	705a      	strb	r2, [r3, #1]
      break;
 800c960:	e052      	b.n	800ca08 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	2206      	movs	r2, #6
 800c966:	705a      	strb	r2, [r3, #1]
      break;
 800c968:	e04e      	b.n	800ca08 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800c970:	2b00      	cmp	r3, #0
 800c972:	d019      	beq.n	800c9a8 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800c980:	23ff      	movs	r3, #255	; 0xff
 800c982:	6878      	ldr	r0, [r7, #4]
 800c984:	f000 f926 	bl	800cbd4 <USBH_Get_StringDesc>
 800c988:	4603      	mov	r3, r0
 800c98a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c98c:	7bbb      	ldrb	r3, [r7, #14]
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d103      	bne.n	800c99a <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	2207      	movs	r2, #7
 800c996:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800c998:	e038      	b.n	800ca0c <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c99a:	7bbb      	ldrb	r3, [r7, #14]
 800c99c:	2b03      	cmp	r3, #3
 800c99e:	d135      	bne.n	800ca0c <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	2207      	movs	r2, #7
 800c9a4:	705a      	strb	r2, [r3, #1]
      break;
 800c9a6:	e031      	b.n	800ca0c <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	2207      	movs	r2, #7
 800c9ac:	705a      	strb	r2, [r3, #1]
      break;
 800c9ae:	e02d      	b.n	800ca0c <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d017      	beq.n	800c9ea <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800c9c6:	23ff      	movs	r3, #255	; 0xff
 800c9c8:	6878      	ldr	r0, [r7, #4]
 800c9ca:	f000 f903 	bl	800cbd4 <USBH_Get_StringDesc>
 800c9ce:	4603      	mov	r3, r0
 800c9d0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c9d2:	7bbb      	ldrb	r3, [r7, #14]
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d102      	bne.n	800c9de <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800c9d8:	2300      	movs	r3, #0
 800c9da:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800c9dc:	e018      	b.n	800ca10 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c9de:	7bbb      	ldrb	r3, [r7, #14]
 800c9e0:	2b03      	cmp	r3, #3
 800c9e2:	d115      	bne.n	800ca10 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	73fb      	strb	r3, [r7, #15]
      break;
 800c9e8:	e012      	b.n	800ca10 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	73fb      	strb	r3, [r7, #15]
      break;
 800c9ee:	e00f      	b.n	800ca10 <USBH_HandleEnum+0x3bc>

    default:
      break;
 800c9f0:	bf00      	nop
 800c9f2:	e00e      	b.n	800ca12 <USBH_HandleEnum+0x3be>
      break;
 800c9f4:	bf00      	nop
 800c9f6:	e00c      	b.n	800ca12 <USBH_HandleEnum+0x3be>
      break;
 800c9f8:	bf00      	nop
 800c9fa:	e00a      	b.n	800ca12 <USBH_HandleEnum+0x3be>
      break;
 800c9fc:	bf00      	nop
 800c9fe:	e008      	b.n	800ca12 <USBH_HandleEnum+0x3be>
      break;
 800ca00:	bf00      	nop
 800ca02:	e006      	b.n	800ca12 <USBH_HandleEnum+0x3be>
      break;
 800ca04:	bf00      	nop
 800ca06:	e004      	b.n	800ca12 <USBH_HandleEnum+0x3be>
      break;
 800ca08:	bf00      	nop
 800ca0a:	e002      	b.n	800ca12 <USBH_HandleEnum+0x3be>
      break;
 800ca0c:	bf00      	nop
 800ca0e:	e000      	b.n	800ca12 <USBH_HandleEnum+0x3be>
      break;
 800ca10:	bf00      	nop
  }
  return Status;
 800ca12:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca14:	4618      	mov	r0, r3
 800ca16:	3710      	adds	r7, #16
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	bd80      	pop	{r7, pc}

0800ca1c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800ca1c:	b480      	push	{r7}
 800ca1e:	b083      	sub	sp, #12
 800ca20:	af00      	add	r7, sp, #0
 800ca22:	6078      	str	r0, [r7, #4]
 800ca24:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	683a      	ldr	r2, [r7, #0]
 800ca2a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800ca2e:	bf00      	nop
 800ca30:	370c      	adds	r7, #12
 800ca32:	46bd      	mov	sp, r7
 800ca34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca38:	4770      	bx	lr

0800ca3a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800ca3a:	b580      	push	{r7, lr}
 800ca3c:	b082      	sub	sp, #8
 800ca3e:	af00      	add	r7, sp, #0
 800ca40:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ca48:	1c5a      	adds	r2, r3, #1
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800ca50:	6878      	ldr	r0, [r7, #4]
 800ca52:	f000 f804 	bl	800ca5e <USBH_HandleSof>
}
 800ca56:	bf00      	nop
 800ca58:	3708      	adds	r7, #8
 800ca5a:	46bd      	mov	sp, r7
 800ca5c:	bd80      	pop	{r7, pc}

0800ca5e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800ca5e:	b580      	push	{r7, lr}
 800ca60:	b082      	sub	sp, #8
 800ca62:	af00      	add	r7, sp, #0
 800ca64:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	781b      	ldrb	r3, [r3, #0]
 800ca6a:	b2db      	uxtb	r3, r3
 800ca6c:	2b0b      	cmp	r3, #11
 800ca6e:	d10a      	bne.n	800ca86 <USBH_HandleSof+0x28>
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d005      	beq.n	800ca86 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ca80:	699b      	ldr	r3, [r3, #24]
 800ca82:	6878      	ldr	r0, [r7, #4]
 800ca84:	4798      	blx	r3
  }
}
 800ca86:	bf00      	nop
 800ca88:	3708      	adds	r7, #8
 800ca8a:	46bd      	mov	sp, r7
 800ca8c:	bd80      	pop	{r7, pc}

0800ca8e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800ca8e:	b480      	push	{r7}
 800ca90:	b083      	sub	sp, #12
 800ca92:	af00      	add	r7, sp, #0
 800ca94:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	2201      	movs	r2, #1
 800ca9a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800ca9e:	bf00      	nop
}
 800caa0:	370c      	adds	r7, #12
 800caa2:	46bd      	mov	sp, r7
 800caa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa8:	4770      	bx	lr

0800caaa <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800caaa:	b480      	push	{r7}
 800caac:	b083      	sub	sp, #12
 800caae:	af00      	add	r7, sp, #0
 800cab0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	2200      	movs	r2, #0
 800cab6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800caba:	bf00      	nop
}
 800cabc:	370c      	adds	r7, #12
 800cabe:	46bd      	mov	sp, r7
 800cac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac4:	4770      	bx	lr

0800cac6 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800cac6:	b480      	push	{r7}
 800cac8:	b083      	sub	sp, #12
 800caca:	af00      	add	r7, sp, #0
 800cacc:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	2201      	movs	r2, #1
 800cad2:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	2200      	movs	r2, #0
 800cada:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	2200      	movs	r2, #0
 800cae2:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800cae6:	2300      	movs	r3, #0
}
 800cae8:	4618      	mov	r0, r3
 800caea:	370c      	adds	r7, #12
 800caec:	46bd      	mov	sp, r7
 800caee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caf2:	4770      	bx	lr

0800caf4 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800caf4:	b580      	push	{r7, lr}
 800caf6:	b082      	sub	sp, #8
 800caf8:	af00      	add	r7, sp, #0
 800cafa:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	2201      	movs	r2, #1
 800cb00:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	2200      	movs	r2, #0
 800cb08:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	2200      	movs	r2, #0
 800cb10:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800cb14:	6878      	ldr	r0, [r7, #4]
 800cb16:	f004 fb36 	bl	8011186 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	791b      	ldrb	r3, [r3, #4]
 800cb1e:	4619      	mov	r1, r3
 800cb20:	6878      	ldr	r0, [r7, #4]
 800cb22:	f000 fe93 	bl	800d84c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	795b      	ldrb	r3, [r3, #5]
 800cb2a:	4619      	mov	r1, r3
 800cb2c:	6878      	ldr	r0, [r7, #4]
 800cb2e:	f000 fe8d 	bl	800d84c <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800cb32:	2300      	movs	r3, #0
}
 800cb34:	4618      	mov	r0, r3
 800cb36:	3708      	adds	r7, #8
 800cb38:	46bd      	mov	sp, r7
 800cb3a:	bd80      	pop	{r7, pc}

0800cb3c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800cb3c:	b580      	push	{r7, lr}
 800cb3e:	b086      	sub	sp, #24
 800cb40:	af02      	add	r7, sp, #8
 800cb42:	6078      	str	r0, [r7, #4]
 800cb44:	460b      	mov	r3, r1
 800cb46:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800cb4e:	78fb      	ldrb	r3, [r7, #3]
 800cb50:	b29b      	uxth	r3, r3
 800cb52:	9300      	str	r3, [sp, #0]
 800cb54:	4613      	mov	r3, r2
 800cb56:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cb5a:	2100      	movs	r1, #0
 800cb5c:	6878      	ldr	r0, [r7, #4]
 800cb5e:	f000 f864 	bl	800cc2a <USBH_GetDescriptor>
 800cb62:	4603      	mov	r3, r0
 800cb64:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 800cb66:	7bfb      	ldrb	r3, [r7, #15]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d10a      	bne.n	800cb82 <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	f203 3026 	addw	r0, r3, #806	; 0x326
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800cb78:	78fa      	ldrb	r2, [r7, #3]
 800cb7a:	b292      	uxth	r2, r2
 800cb7c:	4619      	mov	r1, r3
 800cb7e:	f000 f919 	bl	800cdb4 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800cb82:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb84:	4618      	mov	r0, r3
 800cb86:	3710      	adds	r7, #16
 800cb88:	46bd      	mov	sp, r7
 800cb8a:	bd80      	pop	{r7, pc}

0800cb8c <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800cb8c:	b580      	push	{r7, lr}
 800cb8e:	b086      	sub	sp, #24
 800cb90:	af02      	add	r7, sp, #8
 800cb92:	6078      	str	r0, [r7, #4]
 800cb94:	460b      	mov	r3, r1
 800cb96:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	331c      	adds	r3, #28
 800cb9c:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800cb9e:	887b      	ldrh	r3, [r7, #2]
 800cba0:	9300      	str	r3, [sp, #0]
 800cba2:	68bb      	ldr	r3, [r7, #8]
 800cba4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cba8:	2100      	movs	r1, #0
 800cbaa:	6878      	ldr	r0, [r7, #4]
 800cbac:	f000 f83d 	bl	800cc2a <USBH_GetDescriptor>
 800cbb0:	4603      	mov	r3, r0
 800cbb2:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800cbb4:	7bfb      	ldrb	r3, [r7, #15]
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d107      	bne.n	800cbca <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800cbba:	887b      	ldrh	r3, [r7, #2]
 800cbbc:	461a      	mov	r2, r3
 800cbbe:	68b9      	ldr	r1, [r7, #8]
 800cbc0:	6878      	ldr	r0, [r7, #4]
 800cbc2:	f000 f989 	bl	800ced8 <USBH_ParseCfgDesc>
 800cbc6:	4603      	mov	r3, r0
 800cbc8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800cbca:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbcc:	4618      	mov	r0, r3
 800cbce:	3710      	adds	r7, #16
 800cbd0:	46bd      	mov	sp, r7
 800cbd2:	bd80      	pop	{r7, pc}

0800cbd4 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800cbd4:	b580      	push	{r7, lr}
 800cbd6:	b088      	sub	sp, #32
 800cbd8:	af02      	add	r7, sp, #8
 800cbda:	60f8      	str	r0, [r7, #12]
 800cbdc:	607a      	str	r2, [r7, #4]
 800cbde:	461a      	mov	r2, r3
 800cbe0:	460b      	mov	r3, r1
 800cbe2:	72fb      	strb	r3, [r7, #11]
 800cbe4:	4613      	mov	r3, r2
 800cbe6:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 800cbe8:	7afb      	ldrb	r3, [r7, #11]
 800cbea:	b29b      	uxth	r3, r3
 800cbec:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800cbf0:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800cbf8:	893b      	ldrh	r3, [r7, #8]
 800cbfa:	9300      	str	r3, [sp, #0]
 800cbfc:	460b      	mov	r3, r1
 800cbfe:	2100      	movs	r1, #0
 800cc00:	68f8      	ldr	r0, [r7, #12]
 800cc02:	f000 f812 	bl	800cc2a <USBH_GetDescriptor>
 800cc06:	4603      	mov	r3, r0
 800cc08:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800cc0a:	7dfb      	ldrb	r3, [r7, #23]
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d107      	bne.n	800cc20 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800cc16:	893a      	ldrh	r2, [r7, #8]
 800cc18:	6879      	ldr	r1, [r7, #4]
 800cc1a:	4618      	mov	r0, r3
 800cc1c:	f000 fb26 	bl	800d26c <USBH_ParseStringDesc>
  }

  return status;
 800cc20:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc22:	4618      	mov	r0, r3
 800cc24:	3718      	adds	r7, #24
 800cc26:	46bd      	mov	sp, r7
 800cc28:	bd80      	pop	{r7, pc}

0800cc2a <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800cc2a:	b580      	push	{r7, lr}
 800cc2c:	b084      	sub	sp, #16
 800cc2e:	af00      	add	r7, sp, #0
 800cc30:	60f8      	str	r0, [r7, #12]
 800cc32:	607b      	str	r3, [r7, #4]
 800cc34:	460b      	mov	r3, r1
 800cc36:	72fb      	strb	r3, [r7, #11]
 800cc38:	4613      	mov	r3, r2
 800cc3a:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	789b      	ldrb	r3, [r3, #2]
 800cc40:	2b01      	cmp	r3, #1
 800cc42:	d11c      	bne.n	800cc7e <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800cc44:	7afb      	ldrb	r3, [r7, #11]
 800cc46:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800cc4a:	b2da      	uxtb	r2, r3
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	2206      	movs	r2, #6
 800cc54:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	893a      	ldrh	r2, [r7, #8]
 800cc5a:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800cc5c:	893b      	ldrh	r3, [r7, #8]
 800cc5e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800cc62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cc66:	d104      	bne.n	800cc72 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	f240 4209 	movw	r2, #1033	; 0x409
 800cc6e:	829a      	strh	r2, [r3, #20]
 800cc70:	e002      	b.n	800cc78 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	2200      	movs	r2, #0
 800cc76:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	8b3a      	ldrh	r2, [r7, #24]
 800cc7c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800cc7e:	8b3b      	ldrh	r3, [r7, #24]
 800cc80:	461a      	mov	r2, r3
 800cc82:	6879      	ldr	r1, [r7, #4]
 800cc84:	68f8      	ldr	r0, [r7, #12]
 800cc86:	f000 fb3f 	bl	800d308 <USBH_CtlReq>
 800cc8a:	4603      	mov	r3, r0
}
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	3710      	adds	r7, #16
 800cc90:	46bd      	mov	sp, r7
 800cc92:	bd80      	pop	{r7, pc}

0800cc94 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800cc94:	b580      	push	{r7, lr}
 800cc96:	b082      	sub	sp, #8
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	6078      	str	r0, [r7, #4]
 800cc9c:	460b      	mov	r3, r1
 800cc9e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	789b      	ldrb	r3, [r3, #2]
 800cca4:	2b01      	cmp	r3, #1
 800cca6:	d10f      	bne.n	800ccc8 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	2200      	movs	r2, #0
 800ccac:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	2205      	movs	r2, #5
 800ccb2:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800ccb4:	78fb      	ldrb	r3, [r7, #3]
 800ccb6:	b29a      	uxth	r2, r3
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	2200      	movs	r2, #0
 800ccc6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800ccc8:	2200      	movs	r2, #0
 800ccca:	2100      	movs	r1, #0
 800cccc:	6878      	ldr	r0, [r7, #4]
 800ccce:	f000 fb1b 	bl	800d308 <USBH_CtlReq>
 800ccd2:	4603      	mov	r3, r0
}
 800ccd4:	4618      	mov	r0, r3
 800ccd6:	3708      	adds	r7, #8
 800ccd8:	46bd      	mov	sp, r7
 800ccda:	bd80      	pop	{r7, pc}

0800ccdc <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800ccdc:	b580      	push	{r7, lr}
 800ccde:	b082      	sub	sp, #8
 800cce0:	af00      	add	r7, sp, #0
 800cce2:	6078      	str	r0, [r7, #4]
 800cce4:	460b      	mov	r3, r1
 800cce6:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	789b      	ldrb	r3, [r3, #2]
 800ccec:	2b01      	cmp	r3, #1
 800ccee:	d10e      	bne.n	800cd0e <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	2200      	movs	r2, #0
 800ccf4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	2209      	movs	r2, #9
 800ccfa:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	887a      	ldrh	r2, [r7, #2]
 800cd00:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	2200      	movs	r2, #0
 800cd06:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	2200      	movs	r2, #0
 800cd0c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800cd0e:	2200      	movs	r2, #0
 800cd10:	2100      	movs	r1, #0
 800cd12:	6878      	ldr	r0, [r7, #4]
 800cd14:	f000 faf8 	bl	800d308 <USBH_CtlReq>
 800cd18:	4603      	mov	r3, r0
}
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	3708      	adds	r7, #8
 800cd1e:	46bd      	mov	sp, r7
 800cd20:	bd80      	pop	{r7, pc}

0800cd22 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800cd22:	b580      	push	{r7, lr}
 800cd24:	b082      	sub	sp, #8
 800cd26:	af00      	add	r7, sp, #0
 800cd28:	6078      	str	r0, [r7, #4]
 800cd2a:	460b      	mov	r3, r1
 800cd2c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	789b      	ldrb	r3, [r3, #2]
 800cd32:	2b01      	cmp	r3, #1
 800cd34:	d10f      	bne.n	800cd56 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	2200      	movs	r2, #0
 800cd3a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	2203      	movs	r2, #3
 800cd40:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800cd42:	78fb      	ldrb	r3, [r7, #3]
 800cd44:	b29a      	uxth	r2, r3
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	2200      	movs	r2, #0
 800cd4e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	2200      	movs	r2, #0
 800cd54:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800cd56:	2200      	movs	r2, #0
 800cd58:	2100      	movs	r1, #0
 800cd5a:	6878      	ldr	r0, [r7, #4]
 800cd5c:	f000 fad4 	bl	800d308 <USBH_CtlReq>
 800cd60:	4603      	mov	r3, r0
}
 800cd62:	4618      	mov	r0, r3
 800cd64:	3708      	adds	r7, #8
 800cd66:	46bd      	mov	sp, r7
 800cd68:	bd80      	pop	{r7, pc}

0800cd6a <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800cd6a:	b580      	push	{r7, lr}
 800cd6c:	b082      	sub	sp, #8
 800cd6e:	af00      	add	r7, sp, #0
 800cd70:	6078      	str	r0, [r7, #4]
 800cd72:	460b      	mov	r3, r1
 800cd74:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	789b      	ldrb	r3, [r3, #2]
 800cd7a:	2b01      	cmp	r3, #1
 800cd7c:	d10f      	bne.n	800cd9e <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	2202      	movs	r2, #2
 800cd82:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	2201      	movs	r2, #1
 800cd88:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	2200      	movs	r2, #0
 800cd8e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800cd90:	78fb      	ldrb	r3, [r7, #3]
 800cd92:	b29a      	uxth	r2, r3
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	2200      	movs	r2, #0
 800cd9c:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 800cd9e:	2200      	movs	r2, #0
 800cda0:	2100      	movs	r1, #0
 800cda2:	6878      	ldr	r0, [r7, #4]
 800cda4:	f000 fab0 	bl	800d308 <USBH_CtlReq>
 800cda8:	4603      	mov	r3, r0
}
 800cdaa:	4618      	mov	r0, r3
 800cdac:	3708      	adds	r7, #8
 800cdae:	46bd      	mov	sp, r7
 800cdb0:	bd80      	pop	{r7, pc}
	...

0800cdb4 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800cdb4:	b480      	push	{r7}
 800cdb6:	b085      	sub	sp, #20
 800cdb8:	af00      	add	r7, sp, #0
 800cdba:	60f8      	str	r0, [r7, #12]
 800cdbc:	60b9      	str	r1, [r7, #8]
 800cdbe:	4613      	mov	r3, r2
 800cdc0:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800cdc2:	68bb      	ldr	r3, [r7, #8]
 800cdc4:	781a      	ldrb	r2, [r3, #0]
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800cdca:	68bb      	ldr	r3, [r7, #8]
 800cdcc:	785a      	ldrb	r2, [r3, #1]
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800cdd2:	68bb      	ldr	r3, [r7, #8]
 800cdd4:	3302      	adds	r3, #2
 800cdd6:	781b      	ldrb	r3, [r3, #0]
 800cdd8:	b29a      	uxth	r2, r3
 800cdda:	68bb      	ldr	r3, [r7, #8]
 800cddc:	3303      	adds	r3, #3
 800cdde:	781b      	ldrb	r3, [r3, #0]
 800cde0:	b29b      	uxth	r3, r3
 800cde2:	021b      	lsls	r3, r3, #8
 800cde4:	b29b      	uxth	r3, r3
 800cde6:	4313      	orrs	r3, r2
 800cde8:	b29a      	uxth	r2, r3
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800cdee:	68bb      	ldr	r3, [r7, #8]
 800cdf0:	791a      	ldrb	r2, [r3, #4]
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800cdf6:	68bb      	ldr	r3, [r7, #8]
 800cdf8:	795a      	ldrb	r2, [r3, #5]
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800cdfe:	68bb      	ldr	r3, [r7, #8]
 800ce00:	799a      	ldrb	r2, [r3, #6]
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800ce06:	68bb      	ldr	r3, [r7, #8]
 800ce08:	79da      	ldrb	r2, [r3, #7]
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	79db      	ldrb	r3, [r3, #7]
 800ce12:	2b20      	cmp	r3, #32
 800ce14:	dc0f      	bgt.n	800ce36 <USBH_ParseDevDesc+0x82>
 800ce16:	2b08      	cmp	r3, #8
 800ce18:	db14      	blt.n	800ce44 <USBH_ParseDevDesc+0x90>
 800ce1a:	3b08      	subs	r3, #8
 800ce1c:	4a2d      	ldr	r2, [pc, #180]	; (800ced4 <USBH_ParseDevDesc+0x120>)
 800ce1e:	fa22 f303 	lsr.w	r3, r2, r3
 800ce22:	f003 0301 	and.w	r3, r3, #1
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	bf14      	ite	ne
 800ce2a:	2301      	movne	r3, #1
 800ce2c:	2300      	moveq	r3, #0
 800ce2e:	b2db      	uxtb	r3, r3
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d102      	bne.n	800ce3a <USBH_ParseDevDesc+0x86>
 800ce34:	e006      	b.n	800ce44 <USBH_ParseDevDesc+0x90>
 800ce36:	2b40      	cmp	r3, #64	; 0x40
 800ce38:	d104      	bne.n	800ce44 <USBH_ParseDevDesc+0x90>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	79da      	ldrb	r2, [r3, #7]
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	71da      	strb	r2, [r3, #7]
      break;
 800ce42:	e003      	b.n	800ce4c <USBH_ParseDevDesc+0x98>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	2240      	movs	r2, #64	; 0x40
 800ce48:	71da      	strb	r2, [r3, #7]
      break;
 800ce4a:	bf00      	nop
  }

  if (length > 8U)
 800ce4c:	88fb      	ldrh	r3, [r7, #6]
 800ce4e:	2b08      	cmp	r3, #8
 800ce50:	d939      	bls.n	800cec6 <USBH_ParseDevDesc+0x112>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800ce52:	68bb      	ldr	r3, [r7, #8]
 800ce54:	3308      	adds	r3, #8
 800ce56:	781b      	ldrb	r3, [r3, #0]
 800ce58:	b29a      	uxth	r2, r3
 800ce5a:	68bb      	ldr	r3, [r7, #8]
 800ce5c:	3309      	adds	r3, #9
 800ce5e:	781b      	ldrb	r3, [r3, #0]
 800ce60:	b29b      	uxth	r3, r3
 800ce62:	021b      	lsls	r3, r3, #8
 800ce64:	b29b      	uxth	r3, r3
 800ce66:	4313      	orrs	r3, r2
 800ce68:	b29a      	uxth	r2, r3
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800ce6e:	68bb      	ldr	r3, [r7, #8]
 800ce70:	330a      	adds	r3, #10
 800ce72:	781b      	ldrb	r3, [r3, #0]
 800ce74:	b29a      	uxth	r2, r3
 800ce76:	68bb      	ldr	r3, [r7, #8]
 800ce78:	330b      	adds	r3, #11
 800ce7a:	781b      	ldrb	r3, [r3, #0]
 800ce7c:	b29b      	uxth	r3, r3
 800ce7e:	021b      	lsls	r3, r3, #8
 800ce80:	b29b      	uxth	r3, r3
 800ce82:	4313      	orrs	r3, r2
 800ce84:	b29a      	uxth	r2, r3
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800ce8a:	68bb      	ldr	r3, [r7, #8]
 800ce8c:	330c      	adds	r3, #12
 800ce8e:	781b      	ldrb	r3, [r3, #0]
 800ce90:	b29a      	uxth	r2, r3
 800ce92:	68bb      	ldr	r3, [r7, #8]
 800ce94:	330d      	adds	r3, #13
 800ce96:	781b      	ldrb	r3, [r3, #0]
 800ce98:	b29b      	uxth	r3, r3
 800ce9a:	021b      	lsls	r3, r3, #8
 800ce9c:	b29b      	uxth	r3, r3
 800ce9e:	4313      	orrs	r3, r2
 800cea0:	b29a      	uxth	r2, r3
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800cea6:	68bb      	ldr	r3, [r7, #8]
 800cea8:	7b9a      	ldrb	r2, [r3, #14]
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800ceae:	68bb      	ldr	r3, [r7, #8]
 800ceb0:	7bda      	ldrb	r2, [r3, #15]
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800ceb6:	68bb      	ldr	r3, [r7, #8]
 800ceb8:	7c1a      	ldrb	r2, [r3, #16]
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800cebe:	68bb      	ldr	r3, [r7, #8]
 800cec0:	7c5a      	ldrb	r2, [r3, #17]
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	745a      	strb	r2, [r3, #17]
  }
}
 800cec6:	bf00      	nop
 800cec8:	3714      	adds	r7, #20
 800ceca:	46bd      	mov	sp, r7
 800cecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced0:	4770      	bx	lr
 800ced2:	bf00      	nop
 800ced4:	01000101 	.word	0x01000101

0800ced8 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800ced8:	b580      	push	{r7, lr}
 800ceda:	b08c      	sub	sp, #48	; 0x30
 800cedc:	af00      	add	r7, sp, #0
 800cede:	60f8      	str	r0, [r7, #12]
 800cee0:	60b9      	str	r1, [r7, #8]
 800cee2:	4613      	mov	r3, r2
 800cee4:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800ceec:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800ceee:	2300      	movs	r3, #0
 800cef0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800cef4:	68bb      	ldr	r3, [r7, #8]
 800cef6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800cef8:	2300      	movs	r3, #0
 800cefa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800cefe:	2300      	movs	r3, #0
 800cf00:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800cf04:	68bb      	ldr	r3, [r7, #8]
 800cf06:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800cf08:	68bb      	ldr	r3, [r7, #8]
 800cf0a:	781a      	ldrb	r2, [r3, #0]
 800cf0c:	6a3b      	ldr	r3, [r7, #32]
 800cf0e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800cf10:	68bb      	ldr	r3, [r7, #8]
 800cf12:	785a      	ldrb	r2, [r3, #1]
 800cf14:	6a3b      	ldr	r3, [r7, #32]
 800cf16:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800cf18:	68bb      	ldr	r3, [r7, #8]
 800cf1a:	3302      	adds	r3, #2
 800cf1c:	781b      	ldrb	r3, [r3, #0]
 800cf1e:	b29a      	uxth	r2, r3
 800cf20:	68bb      	ldr	r3, [r7, #8]
 800cf22:	3303      	adds	r3, #3
 800cf24:	781b      	ldrb	r3, [r3, #0]
 800cf26:	b29b      	uxth	r3, r3
 800cf28:	021b      	lsls	r3, r3, #8
 800cf2a:	b29b      	uxth	r3, r3
 800cf2c:	4313      	orrs	r3, r2
 800cf2e:	b29b      	uxth	r3, r3
 800cf30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cf34:	bf28      	it	cs
 800cf36:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800cf3a:	b29a      	uxth	r2, r3
 800cf3c:	6a3b      	ldr	r3, [r7, #32]
 800cf3e:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800cf40:	68bb      	ldr	r3, [r7, #8]
 800cf42:	791a      	ldrb	r2, [r3, #4]
 800cf44:	6a3b      	ldr	r3, [r7, #32]
 800cf46:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800cf48:	68bb      	ldr	r3, [r7, #8]
 800cf4a:	795a      	ldrb	r2, [r3, #5]
 800cf4c:	6a3b      	ldr	r3, [r7, #32]
 800cf4e:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800cf50:	68bb      	ldr	r3, [r7, #8]
 800cf52:	799a      	ldrb	r2, [r3, #6]
 800cf54:	6a3b      	ldr	r3, [r7, #32]
 800cf56:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800cf58:	68bb      	ldr	r3, [r7, #8]
 800cf5a:	79da      	ldrb	r2, [r3, #7]
 800cf5c:	6a3b      	ldr	r3, [r7, #32]
 800cf5e:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800cf60:	68bb      	ldr	r3, [r7, #8]
 800cf62:	7a1a      	ldrb	r2, [r3, #8]
 800cf64:	6a3b      	ldr	r3, [r7, #32]
 800cf66:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 800cf68:	6a3b      	ldr	r3, [r7, #32]
 800cf6a:	781b      	ldrb	r3, [r3, #0]
 800cf6c:	2b09      	cmp	r3, #9
 800cf6e:	d002      	beq.n	800cf76 <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800cf70:	6a3b      	ldr	r3, [r7, #32]
 800cf72:	2209      	movs	r2, #9
 800cf74:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800cf76:	88fb      	ldrh	r3, [r7, #6]
 800cf78:	2b09      	cmp	r3, #9
 800cf7a:	f240 809d 	bls.w	800d0b8 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 800cf7e:	2309      	movs	r3, #9
 800cf80:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800cf82:	2300      	movs	r3, #0
 800cf84:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800cf86:	e081      	b.n	800d08c <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800cf88:	f107 0316 	add.w	r3, r7, #22
 800cf8c:	4619      	mov	r1, r3
 800cf8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cf90:	f000 f99f 	bl	800d2d2 <USBH_GetNextDesc>
 800cf94:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800cf96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf98:	785b      	ldrb	r3, [r3, #1]
 800cf9a:	2b04      	cmp	r3, #4
 800cf9c:	d176      	bne.n	800d08c <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800cf9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfa0:	781b      	ldrb	r3, [r3, #0]
 800cfa2:	2b09      	cmp	r3, #9
 800cfa4:	d002      	beq.n	800cfac <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800cfa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfa8:	2209      	movs	r2, #9
 800cfaa:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800cfac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cfb0:	221a      	movs	r2, #26
 800cfb2:	fb02 f303 	mul.w	r3, r2, r3
 800cfb6:	3308      	adds	r3, #8
 800cfb8:	6a3a      	ldr	r2, [r7, #32]
 800cfba:	4413      	add	r3, r2
 800cfbc:	3302      	adds	r3, #2
 800cfbe:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800cfc0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cfc2:	69f8      	ldr	r0, [r7, #28]
 800cfc4:	f000 f87e 	bl	800d0c4 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800cfc8:	2300      	movs	r3, #0
 800cfca:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800cfce:	2300      	movs	r3, #0
 800cfd0:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800cfd2:	e043      	b.n	800d05c <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800cfd4:	f107 0316 	add.w	r3, r7, #22
 800cfd8:	4619      	mov	r1, r3
 800cfda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cfdc:	f000 f979 	bl	800d2d2 <USBH_GetNextDesc>
 800cfe0:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800cfe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfe4:	785b      	ldrb	r3, [r3, #1]
 800cfe6:	2b05      	cmp	r3, #5
 800cfe8:	d138      	bne.n	800d05c <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 800cfea:	69fb      	ldr	r3, [r7, #28]
 800cfec:	795b      	ldrb	r3, [r3, #5]
 800cfee:	2b01      	cmp	r3, #1
 800cff0:	d10f      	bne.n	800d012 <USBH_ParseCfgDesc+0x13a>
 800cff2:	69fb      	ldr	r3, [r7, #28]
 800cff4:	799b      	ldrb	r3, [r3, #6]
 800cff6:	2b02      	cmp	r3, #2
 800cff8:	d10b      	bne.n	800d012 <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800cffa:	69fb      	ldr	r3, [r7, #28]
 800cffc:	79db      	ldrb	r3, [r3, #7]
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d10f      	bne.n	800d022 <USBH_ParseCfgDesc+0x14a>
 800d002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d004:	781b      	ldrb	r3, [r3, #0]
 800d006:	2b09      	cmp	r3, #9
 800d008:	d00b      	beq.n	800d022 <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 800d00a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d00c:	2209      	movs	r2, #9
 800d00e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800d010:	e007      	b.n	800d022 <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800d012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d014:	781b      	ldrb	r3, [r3, #0]
 800d016:	2b07      	cmp	r3, #7
 800d018:	d004      	beq.n	800d024 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800d01a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d01c:	2207      	movs	r2, #7
 800d01e:	701a      	strb	r2, [r3, #0]
 800d020:	e000      	b.n	800d024 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800d022:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800d024:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d028:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800d02c:	3201      	adds	r2, #1
 800d02e:	00d2      	lsls	r2, r2, #3
 800d030:	211a      	movs	r1, #26
 800d032:	fb01 f303 	mul.w	r3, r1, r3
 800d036:	4413      	add	r3, r2
 800d038:	3308      	adds	r3, #8
 800d03a:	6a3a      	ldr	r2, [r7, #32]
 800d03c:	4413      	add	r3, r2
 800d03e:	3304      	adds	r3, #4
 800d040:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800d042:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d044:	69b9      	ldr	r1, [r7, #24]
 800d046:	68f8      	ldr	r0, [r7, #12]
 800d048:	f000 f86b 	bl	800d122 <USBH_ParseEPDesc>
 800d04c:	4603      	mov	r3, r0
 800d04e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800d052:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d056:	3301      	adds	r3, #1
 800d058:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800d05c:	69fb      	ldr	r3, [r7, #28]
 800d05e:	791b      	ldrb	r3, [r3, #4]
 800d060:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800d064:	429a      	cmp	r2, r3
 800d066:	d204      	bcs.n	800d072 <USBH_ParseCfgDesc+0x19a>
 800d068:	6a3b      	ldr	r3, [r7, #32]
 800d06a:	885a      	ldrh	r2, [r3, #2]
 800d06c:	8afb      	ldrh	r3, [r7, #22]
 800d06e:	429a      	cmp	r2, r3
 800d070:	d8b0      	bhi.n	800cfd4 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800d072:	69fb      	ldr	r3, [r7, #28]
 800d074:	791b      	ldrb	r3, [r3, #4]
 800d076:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800d07a:	429a      	cmp	r2, r3
 800d07c:	d201      	bcs.n	800d082 <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 800d07e:	2303      	movs	r3, #3
 800d080:	e01c      	b.n	800d0bc <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 800d082:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d086:	3301      	adds	r3, #1
 800d088:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800d08c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d090:	2b01      	cmp	r3, #1
 800d092:	d805      	bhi.n	800d0a0 <USBH_ParseCfgDesc+0x1c8>
 800d094:	6a3b      	ldr	r3, [r7, #32]
 800d096:	885a      	ldrh	r2, [r3, #2]
 800d098:	8afb      	ldrh	r3, [r7, #22]
 800d09a:	429a      	cmp	r2, r3
 800d09c:	f63f af74 	bhi.w	800cf88 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800d0a0:	6a3b      	ldr	r3, [r7, #32]
 800d0a2:	791b      	ldrb	r3, [r3, #4]
 800d0a4:	2b02      	cmp	r3, #2
 800d0a6:	bf28      	it	cs
 800d0a8:	2302      	movcs	r3, #2
 800d0aa:	b2db      	uxtb	r3, r3
 800d0ac:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800d0b0:	429a      	cmp	r2, r3
 800d0b2:	d201      	bcs.n	800d0b8 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 800d0b4:	2303      	movs	r3, #3
 800d0b6:	e001      	b.n	800d0bc <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 800d0b8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d0bc:	4618      	mov	r0, r3
 800d0be:	3730      	adds	r7, #48	; 0x30
 800d0c0:	46bd      	mov	sp, r7
 800d0c2:	bd80      	pop	{r7, pc}

0800d0c4 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800d0c4:	b480      	push	{r7}
 800d0c6:	b083      	sub	sp, #12
 800d0c8:	af00      	add	r7, sp, #0
 800d0ca:	6078      	str	r0, [r7, #4]
 800d0cc:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800d0ce:	683b      	ldr	r3, [r7, #0]
 800d0d0:	781a      	ldrb	r2, [r3, #0]
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800d0d6:	683b      	ldr	r3, [r7, #0]
 800d0d8:	785a      	ldrb	r2, [r3, #1]
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800d0de:	683b      	ldr	r3, [r7, #0]
 800d0e0:	789a      	ldrb	r2, [r3, #2]
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800d0e6:	683b      	ldr	r3, [r7, #0]
 800d0e8:	78da      	ldrb	r2, [r3, #3]
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800d0ee:	683b      	ldr	r3, [r7, #0]
 800d0f0:	791a      	ldrb	r2, [r3, #4]
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800d0f6:	683b      	ldr	r3, [r7, #0]
 800d0f8:	795a      	ldrb	r2, [r3, #5]
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800d0fe:	683b      	ldr	r3, [r7, #0]
 800d100:	799a      	ldrb	r2, [r3, #6]
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800d106:	683b      	ldr	r3, [r7, #0]
 800d108:	79da      	ldrb	r2, [r3, #7]
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800d10e:	683b      	ldr	r3, [r7, #0]
 800d110:	7a1a      	ldrb	r2, [r3, #8]
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	721a      	strb	r2, [r3, #8]
}
 800d116:	bf00      	nop
 800d118:	370c      	adds	r7, #12
 800d11a:	46bd      	mov	sp, r7
 800d11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d120:	4770      	bx	lr

0800d122 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800d122:	b480      	push	{r7}
 800d124:	b087      	sub	sp, #28
 800d126:	af00      	add	r7, sp, #0
 800d128:	60f8      	str	r0, [r7, #12]
 800d12a:	60b9      	str	r1, [r7, #8]
 800d12c:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800d12e:	2300      	movs	r3, #0
 800d130:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	781a      	ldrb	r2, [r3, #0]
 800d136:	68bb      	ldr	r3, [r7, #8]
 800d138:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	785a      	ldrb	r2, [r3, #1]
 800d13e:	68bb      	ldr	r3, [r7, #8]
 800d140:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	789a      	ldrb	r2, [r3, #2]
 800d146:	68bb      	ldr	r3, [r7, #8]
 800d148:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	78da      	ldrb	r2, [r3, #3]
 800d14e:	68bb      	ldr	r3, [r7, #8]
 800d150:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	3304      	adds	r3, #4
 800d156:	781b      	ldrb	r3, [r3, #0]
 800d158:	b29a      	uxth	r2, r3
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	3305      	adds	r3, #5
 800d15e:	781b      	ldrb	r3, [r3, #0]
 800d160:	b29b      	uxth	r3, r3
 800d162:	021b      	lsls	r3, r3, #8
 800d164:	b29b      	uxth	r3, r3
 800d166:	4313      	orrs	r3, r2
 800d168:	b29a      	uxth	r2, r3
 800d16a:	68bb      	ldr	r3, [r7, #8]
 800d16c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	799a      	ldrb	r2, [r3, #6]
 800d172:	68bb      	ldr	r3, [r7, #8]
 800d174:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800d176:	68bb      	ldr	r3, [r7, #8]
 800d178:	889b      	ldrh	r3, [r3, #4]
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d102      	bne.n	800d184 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 800d17e:	2303      	movs	r3, #3
 800d180:	75fb      	strb	r3, [r7, #23]
 800d182:	e033      	b.n	800d1ec <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 800d184:	68bb      	ldr	r3, [r7, #8]
 800d186:	889b      	ldrh	r3, [r3, #4]
 800d188:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800d18c:	f023 0307 	bic.w	r3, r3, #7
 800d190:	b29a      	uxth	r2, r3
 800d192:	68bb      	ldr	r3, [r7, #8]
 800d194:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800d196:	68bb      	ldr	r3, [r7, #8]
 800d198:	889b      	ldrh	r3, [r3, #4]
 800d19a:	b21a      	sxth	r2, r3
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	3304      	adds	r3, #4
 800d1a0:	781b      	ldrb	r3, [r3, #0]
 800d1a2:	b299      	uxth	r1, r3
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	3305      	adds	r3, #5
 800d1a8:	781b      	ldrb	r3, [r3, #0]
 800d1aa:	b29b      	uxth	r3, r3
 800d1ac:	021b      	lsls	r3, r3, #8
 800d1ae:	b29b      	uxth	r3, r3
 800d1b0:	430b      	orrs	r3, r1
 800d1b2:	b29b      	uxth	r3, r3
 800d1b4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d110      	bne.n	800d1de <USBH_ParseEPDesc+0xbc>
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	3304      	adds	r3, #4
 800d1c0:	781b      	ldrb	r3, [r3, #0]
 800d1c2:	b299      	uxth	r1, r3
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	3305      	adds	r3, #5
 800d1c8:	781b      	ldrb	r3, [r3, #0]
 800d1ca:	b29b      	uxth	r3, r3
 800d1cc:	021b      	lsls	r3, r3, #8
 800d1ce:	b29b      	uxth	r3, r3
 800d1d0:	430b      	orrs	r3, r1
 800d1d2:	b29b      	uxth	r3, r3
 800d1d4:	b21b      	sxth	r3, r3
 800d1d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d1da:	b21b      	sxth	r3, r3
 800d1dc:	e001      	b.n	800d1e2 <USBH_ParseEPDesc+0xc0>
 800d1de:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d1e2:	4313      	orrs	r3, r2
 800d1e4:	b21b      	sxth	r3, r3
 800d1e6:	b29a      	uxth	r2, r3
 800d1e8:	68bb      	ldr	r3, [r7, #8]
 800d1ea:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d116      	bne.n	800d224 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800d1f6:	68bb      	ldr	r3, [r7, #8]
 800d1f8:	78db      	ldrb	r3, [r3, #3]
 800d1fa:	f003 0303 	and.w	r3, r3, #3
 800d1fe:	2b01      	cmp	r3, #1
 800d200:	d005      	beq.n	800d20e <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800d202:	68bb      	ldr	r3, [r7, #8]
 800d204:	78db      	ldrb	r3, [r3, #3]
 800d206:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800d20a:	2b03      	cmp	r3, #3
 800d20c:	d127      	bne.n	800d25e <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800d20e:	68bb      	ldr	r3, [r7, #8]
 800d210:	799b      	ldrb	r3, [r3, #6]
 800d212:	2b00      	cmp	r3, #0
 800d214:	d003      	beq.n	800d21e <USBH_ParseEPDesc+0xfc>
 800d216:	68bb      	ldr	r3, [r7, #8]
 800d218:	799b      	ldrb	r3, [r3, #6]
 800d21a:	2b10      	cmp	r3, #16
 800d21c:	d91f      	bls.n	800d25e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800d21e:	2303      	movs	r3, #3
 800d220:	75fb      	strb	r3, [r7, #23]
 800d222:	e01c      	b.n	800d25e <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800d224:	68bb      	ldr	r3, [r7, #8]
 800d226:	78db      	ldrb	r3, [r3, #3]
 800d228:	f003 0303 	and.w	r3, r3, #3
 800d22c:	2b01      	cmp	r3, #1
 800d22e:	d10a      	bne.n	800d246 <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800d230:	68bb      	ldr	r3, [r7, #8]
 800d232:	799b      	ldrb	r3, [r3, #6]
 800d234:	2b00      	cmp	r3, #0
 800d236:	d003      	beq.n	800d240 <USBH_ParseEPDesc+0x11e>
 800d238:	68bb      	ldr	r3, [r7, #8]
 800d23a:	799b      	ldrb	r3, [r3, #6]
 800d23c:	2b10      	cmp	r3, #16
 800d23e:	d90e      	bls.n	800d25e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800d240:	2303      	movs	r3, #3
 800d242:	75fb      	strb	r3, [r7, #23]
 800d244:	e00b      	b.n	800d25e <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800d246:	68bb      	ldr	r3, [r7, #8]
 800d248:	78db      	ldrb	r3, [r3, #3]
 800d24a:	f003 0303 	and.w	r3, r3, #3
 800d24e:	2b03      	cmp	r3, #3
 800d250:	d105      	bne.n	800d25e <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800d252:	68bb      	ldr	r3, [r7, #8]
 800d254:	799b      	ldrb	r3, [r3, #6]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d101      	bne.n	800d25e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800d25a:	2303      	movs	r3, #3
 800d25c:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800d25e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d260:	4618      	mov	r0, r3
 800d262:	371c      	adds	r7, #28
 800d264:	46bd      	mov	sp, r7
 800d266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d26a:	4770      	bx	lr

0800d26c <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800d26c:	b480      	push	{r7}
 800d26e:	b087      	sub	sp, #28
 800d270:	af00      	add	r7, sp, #0
 800d272:	60f8      	str	r0, [r7, #12]
 800d274:	60b9      	str	r1, [r7, #8]
 800d276:	4613      	mov	r3, r2
 800d278:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	3301      	adds	r3, #1
 800d27e:	781b      	ldrb	r3, [r3, #0]
 800d280:	2b03      	cmp	r3, #3
 800d282:	d120      	bne.n	800d2c6 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	781b      	ldrb	r3, [r3, #0]
 800d288:	1e9a      	subs	r2, r3, #2
 800d28a:	88fb      	ldrh	r3, [r7, #6]
 800d28c:	4293      	cmp	r3, r2
 800d28e:	bf28      	it	cs
 800d290:	4613      	movcs	r3, r2
 800d292:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	3302      	adds	r3, #2
 800d298:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800d29a:	2300      	movs	r3, #0
 800d29c:	82fb      	strh	r3, [r7, #22]
 800d29e:	e00b      	b.n	800d2b8 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800d2a0:	8afb      	ldrh	r3, [r7, #22]
 800d2a2:	68fa      	ldr	r2, [r7, #12]
 800d2a4:	4413      	add	r3, r2
 800d2a6:	781a      	ldrb	r2, [r3, #0]
 800d2a8:	68bb      	ldr	r3, [r7, #8]
 800d2aa:	701a      	strb	r2, [r3, #0]
      pdest++;
 800d2ac:	68bb      	ldr	r3, [r7, #8]
 800d2ae:	3301      	adds	r3, #1
 800d2b0:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800d2b2:	8afb      	ldrh	r3, [r7, #22]
 800d2b4:	3302      	adds	r3, #2
 800d2b6:	82fb      	strh	r3, [r7, #22]
 800d2b8:	8afa      	ldrh	r2, [r7, #22]
 800d2ba:	8abb      	ldrh	r3, [r7, #20]
 800d2bc:	429a      	cmp	r2, r3
 800d2be:	d3ef      	bcc.n	800d2a0 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800d2c0:	68bb      	ldr	r3, [r7, #8]
 800d2c2:	2200      	movs	r2, #0
 800d2c4:	701a      	strb	r2, [r3, #0]
  }
}
 800d2c6:	bf00      	nop
 800d2c8:	371c      	adds	r7, #28
 800d2ca:	46bd      	mov	sp, r7
 800d2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d0:	4770      	bx	lr

0800d2d2 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800d2d2:	b480      	push	{r7}
 800d2d4:	b085      	sub	sp, #20
 800d2d6:	af00      	add	r7, sp, #0
 800d2d8:	6078      	str	r0, [r7, #4]
 800d2da:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800d2dc:	683b      	ldr	r3, [r7, #0]
 800d2de:	881a      	ldrh	r2, [r3, #0]
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	781b      	ldrb	r3, [r3, #0]
 800d2e4:	b29b      	uxth	r3, r3
 800d2e6:	4413      	add	r3, r2
 800d2e8:	b29a      	uxth	r2, r3
 800d2ea:	683b      	ldr	r3, [r7, #0]
 800d2ec:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	781b      	ldrb	r3, [r3, #0]
 800d2f2:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	4413      	add	r3, r2
 800d2f8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800d2fa:	68fb      	ldr	r3, [r7, #12]
}
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	3714      	adds	r7, #20
 800d300:	46bd      	mov	sp, r7
 800d302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d306:	4770      	bx	lr

0800d308 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800d308:	b580      	push	{r7, lr}
 800d30a:	b086      	sub	sp, #24
 800d30c:	af00      	add	r7, sp, #0
 800d30e:	60f8      	str	r0, [r7, #12]
 800d310:	60b9      	str	r1, [r7, #8]
 800d312:	4613      	mov	r3, r2
 800d314:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800d316:	2301      	movs	r3, #1
 800d318:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	789b      	ldrb	r3, [r3, #2]
 800d31e:	2b01      	cmp	r3, #1
 800d320:	d002      	beq.n	800d328 <USBH_CtlReq+0x20>
 800d322:	2b02      	cmp	r3, #2
 800d324:	d00f      	beq.n	800d346 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800d326:	e027      	b.n	800d378 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	68ba      	ldr	r2, [r7, #8]
 800d32c:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	88fa      	ldrh	r2, [r7, #6]
 800d332:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	2201      	movs	r2, #1
 800d338:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	2202      	movs	r2, #2
 800d33e:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800d340:	2301      	movs	r3, #1
 800d342:	75fb      	strb	r3, [r7, #23]
      break;
 800d344:	e018      	b.n	800d378 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800d346:	68f8      	ldr	r0, [r7, #12]
 800d348:	f000 f81c 	bl	800d384 <USBH_HandleControl>
 800d34c:	4603      	mov	r3, r0
 800d34e:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800d350:	7dfb      	ldrb	r3, [r7, #23]
 800d352:	2b00      	cmp	r3, #0
 800d354:	d002      	beq.n	800d35c <USBH_CtlReq+0x54>
 800d356:	7dfb      	ldrb	r3, [r7, #23]
 800d358:	2b03      	cmp	r3, #3
 800d35a:	d106      	bne.n	800d36a <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	2201      	movs	r2, #1
 800d360:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	2200      	movs	r2, #0
 800d366:	761a      	strb	r2, [r3, #24]
      break;
 800d368:	e005      	b.n	800d376 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800d36a:	7dfb      	ldrb	r3, [r7, #23]
 800d36c:	2b02      	cmp	r3, #2
 800d36e:	d102      	bne.n	800d376 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	2201      	movs	r2, #1
 800d374:	709a      	strb	r2, [r3, #2]
      break;
 800d376:	bf00      	nop
  }
  return status;
 800d378:	7dfb      	ldrb	r3, [r7, #23]
}
 800d37a:	4618      	mov	r0, r3
 800d37c:	3718      	adds	r7, #24
 800d37e:	46bd      	mov	sp, r7
 800d380:	bd80      	pop	{r7, pc}
	...

0800d384 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800d384:	b580      	push	{r7, lr}
 800d386:	b086      	sub	sp, #24
 800d388:	af02      	add	r7, sp, #8
 800d38a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800d38c:	2301      	movs	r3, #1
 800d38e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d390:	2300      	movs	r3, #0
 800d392:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	7e1b      	ldrb	r3, [r3, #24]
 800d398:	3b01      	subs	r3, #1
 800d39a:	2b0a      	cmp	r3, #10
 800d39c:	f200 8156 	bhi.w	800d64c <USBH_HandleControl+0x2c8>
 800d3a0:	a201      	add	r2, pc, #4	; (adr r2, 800d3a8 <USBH_HandleControl+0x24>)
 800d3a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3a6:	bf00      	nop
 800d3a8:	0800d3d5 	.word	0x0800d3d5
 800d3ac:	0800d3ef 	.word	0x0800d3ef
 800d3b0:	0800d459 	.word	0x0800d459
 800d3b4:	0800d47f 	.word	0x0800d47f
 800d3b8:	0800d4b7 	.word	0x0800d4b7
 800d3bc:	0800d4e1 	.word	0x0800d4e1
 800d3c0:	0800d533 	.word	0x0800d533
 800d3c4:	0800d555 	.word	0x0800d555
 800d3c8:	0800d591 	.word	0x0800d591
 800d3cc:	0800d5b7 	.word	0x0800d5b7
 800d3d0:	0800d5f5 	.word	0x0800d5f5
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	f103 0110 	add.w	r1, r3, #16
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	795b      	ldrb	r3, [r3, #5]
 800d3de:	461a      	mov	r2, r3
 800d3e0:	6878      	ldr	r0, [r7, #4]
 800d3e2:	f000 f943 	bl	800d66c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	2202      	movs	r2, #2
 800d3ea:	761a      	strb	r2, [r3, #24]
      break;
 800d3ec:	e139      	b.n	800d662 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	795b      	ldrb	r3, [r3, #5]
 800d3f2:	4619      	mov	r1, r3
 800d3f4:	6878      	ldr	r0, [r7, #4]
 800d3f6:	f003 ffb5 	bl	8011364 <USBH_LL_GetURBState>
 800d3fa:	4603      	mov	r3, r0
 800d3fc:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800d3fe:	7bbb      	ldrb	r3, [r7, #14]
 800d400:	2b01      	cmp	r3, #1
 800d402:	d11e      	bne.n	800d442 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	7c1b      	ldrb	r3, [r3, #16]
 800d408:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d40c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	8adb      	ldrh	r3, [r3, #22]
 800d412:	2b00      	cmp	r3, #0
 800d414:	d00a      	beq.n	800d42c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800d416:	7b7b      	ldrb	r3, [r7, #13]
 800d418:	2b80      	cmp	r3, #128	; 0x80
 800d41a:	d103      	bne.n	800d424 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	2203      	movs	r2, #3
 800d420:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800d422:	e115      	b.n	800d650 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	2205      	movs	r2, #5
 800d428:	761a      	strb	r2, [r3, #24]
      break;
 800d42a:	e111      	b.n	800d650 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800d42c:	7b7b      	ldrb	r3, [r7, #13]
 800d42e:	2b80      	cmp	r3, #128	; 0x80
 800d430:	d103      	bne.n	800d43a <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	2209      	movs	r2, #9
 800d436:	761a      	strb	r2, [r3, #24]
      break;
 800d438:	e10a      	b.n	800d650 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	2207      	movs	r2, #7
 800d43e:	761a      	strb	r2, [r3, #24]
      break;
 800d440:	e106      	b.n	800d650 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800d442:	7bbb      	ldrb	r3, [r7, #14]
 800d444:	2b04      	cmp	r3, #4
 800d446:	d003      	beq.n	800d450 <USBH_HandleControl+0xcc>
 800d448:	7bbb      	ldrb	r3, [r7, #14]
 800d44a:	2b02      	cmp	r3, #2
 800d44c:	f040 8100 	bne.w	800d650 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	220b      	movs	r2, #11
 800d454:	761a      	strb	r2, [r3, #24]
      break;
 800d456:	e0fb      	b.n	800d650 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d45e:	b29a      	uxth	r2, r3
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	6899      	ldr	r1, [r3, #8]
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	899a      	ldrh	r2, [r3, #12]
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	791b      	ldrb	r3, [r3, #4]
 800d470:	6878      	ldr	r0, [r7, #4]
 800d472:	f000 f93a 	bl	800d6ea <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	2204      	movs	r2, #4
 800d47a:	761a      	strb	r2, [r3, #24]
      break;
 800d47c:	e0f1      	b.n	800d662 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	791b      	ldrb	r3, [r3, #4]
 800d482:	4619      	mov	r1, r3
 800d484:	6878      	ldr	r0, [r7, #4]
 800d486:	f003 ff6d 	bl	8011364 <USBH_LL_GetURBState>
 800d48a:	4603      	mov	r3, r0
 800d48c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800d48e:	7bbb      	ldrb	r3, [r7, #14]
 800d490:	2b01      	cmp	r3, #1
 800d492:	d102      	bne.n	800d49a <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	2209      	movs	r2, #9
 800d498:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800d49a:	7bbb      	ldrb	r3, [r7, #14]
 800d49c:	2b05      	cmp	r3, #5
 800d49e:	d102      	bne.n	800d4a6 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800d4a0:	2303      	movs	r3, #3
 800d4a2:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800d4a4:	e0d6      	b.n	800d654 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800d4a6:	7bbb      	ldrb	r3, [r7, #14]
 800d4a8:	2b04      	cmp	r3, #4
 800d4aa:	f040 80d3 	bne.w	800d654 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	220b      	movs	r2, #11
 800d4b2:	761a      	strb	r2, [r3, #24]
      break;
 800d4b4:	e0ce      	b.n	800d654 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	6899      	ldr	r1, [r3, #8]
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	899a      	ldrh	r2, [r3, #12]
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	795b      	ldrb	r3, [r3, #5]
 800d4c2:	2001      	movs	r0, #1
 800d4c4:	9000      	str	r0, [sp, #0]
 800d4c6:	6878      	ldr	r0, [r7, #4]
 800d4c8:	f000 f8ea 	bl	800d6a0 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d4d2:	b29a      	uxth	r2, r3
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	2206      	movs	r2, #6
 800d4dc:	761a      	strb	r2, [r3, #24]
      break;
 800d4de:	e0c0      	b.n	800d662 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	795b      	ldrb	r3, [r3, #5]
 800d4e4:	4619      	mov	r1, r3
 800d4e6:	6878      	ldr	r0, [r7, #4]
 800d4e8:	f003 ff3c 	bl	8011364 <USBH_LL_GetURBState>
 800d4ec:	4603      	mov	r3, r0
 800d4ee:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800d4f0:	7bbb      	ldrb	r3, [r7, #14]
 800d4f2:	2b01      	cmp	r3, #1
 800d4f4:	d103      	bne.n	800d4fe <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	2207      	movs	r2, #7
 800d4fa:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800d4fc:	e0ac      	b.n	800d658 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800d4fe:	7bbb      	ldrb	r3, [r7, #14]
 800d500:	2b05      	cmp	r3, #5
 800d502:	d105      	bne.n	800d510 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	220c      	movs	r2, #12
 800d508:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800d50a:	2303      	movs	r3, #3
 800d50c:	73fb      	strb	r3, [r7, #15]
      break;
 800d50e:	e0a3      	b.n	800d658 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800d510:	7bbb      	ldrb	r3, [r7, #14]
 800d512:	2b02      	cmp	r3, #2
 800d514:	d103      	bne.n	800d51e <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	2205      	movs	r2, #5
 800d51a:	761a      	strb	r2, [r3, #24]
      break;
 800d51c:	e09c      	b.n	800d658 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800d51e:	7bbb      	ldrb	r3, [r7, #14]
 800d520:	2b04      	cmp	r3, #4
 800d522:	f040 8099 	bne.w	800d658 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	220b      	movs	r2, #11
 800d52a:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800d52c:	2302      	movs	r3, #2
 800d52e:	73fb      	strb	r3, [r7, #15]
      break;
 800d530:	e092      	b.n	800d658 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	791b      	ldrb	r3, [r3, #4]
 800d536:	2200      	movs	r2, #0
 800d538:	2100      	movs	r1, #0
 800d53a:	6878      	ldr	r0, [r7, #4]
 800d53c:	f000 f8d5 	bl	800d6ea <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d546:	b29a      	uxth	r2, r3
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	2208      	movs	r2, #8
 800d550:	761a      	strb	r2, [r3, #24]

      break;
 800d552:	e086      	b.n	800d662 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	791b      	ldrb	r3, [r3, #4]
 800d558:	4619      	mov	r1, r3
 800d55a:	6878      	ldr	r0, [r7, #4]
 800d55c:	f003 ff02 	bl	8011364 <USBH_LL_GetURBState>
 800d560:	4603      	mov	r3, r0
 800d562:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800d564:	7bbb      	ldrb	r3, [r7, #14]
 800d566:	2b01      	cmp	r3, #1
 800d568:	d105      	bne.n	800d576 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	220d      	movs	r2, #13
 800d56e:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800d570:	2300      	movs	r3, #0
 800d572:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800d574:	e072      	b.n	800d65c <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800d576:	7bbb      	ldrb	r3, [r7, #14]
 800d578:	2b04      	cmp	r3, #4
 800d57a:	d103      	bne.n	800d584 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	220b      	movs	r2, #11
 800d580:	761a      	strb	r2, [r3, #24]
      break;
 800d582:	e06b      	b.n	800d65c <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800d584:	7bbb      	ldrb	r3, [r7, #14]
 800d586:	2b05      	cmp	r3, #5
 800d588:	d168      	bne.n	800d65c <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800d58a:	2303      	movs	r3, #3
 800d58c:	73fb      	strb	r3, [r7, #15]
      break;
 800d58e:	e065      	b.n	800d65c <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	795b      	ldrb	r3, [r3, #5]
 800d594:	2201      	movs	r2, #1
 800d596:	9200      	str	r2, [sp, #0]
 800d598:	2200      	movs	r2, #0
 800d59a:	2100      	movs	r1, #0
 800d59c:	6878      	ldr	r0, [r7, #4]
 800d59e:	f000 f87f 	bl	800d6a0 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d5a8:	b29a      	uxth	r2, r3
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	220a      	movs	r2, #10
 800d5b2:	761a      	strb	r2, [r3, #24]
      break;
 800d5b4:	e055      	b.n	800d662 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	795b      	ldrb	r3, [r3, #5]
 800d5ba:	4619      	mov	r1, r3
 800d5bc:	6878      	ldr	r0, [r7, #4]
 800d5be:	f003 fed1 	bl	8011364 <USBH_LL_GetURBState>
 800d5c2:	4603      	mov	r3, r0
 800d5c4:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800d5c6:	7bbb      	ldrb	r3, [r7, #14]
 800d5c8:	2b01      	cmp	r3, #1
 800d5ca:	d105      	bne.n	800d5d8 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800d5cc:	2300      	movs	r3, #0
 800d5ce:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	220d      	movs	r2, #13
 800d5d4:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800d5d6:	e043      	b.n	800d660 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800d5d8:	7bbb      	ldrb	r3, [r7, #14]
 800d5da:	2b02      	cmp	r3, #2
 800d5dc:	d103      	bne.n	800d5e6 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	2209      	movs	r2, #9
 800d5e2:	761a      	strb	r2, [r3, #24]
      break;
 800d5e4:	e03c      	b.n	800d660 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800d5e6:	7bbb      	ldrb	r3, [r7, #14]
 800d5e8:	2b04      	cmp	r3, #4
 800d5ea:	d139      	bne.n	800d660 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	220b      	movs	r2, #11
 800d5f0:	761a      	strb	r2, [r3, #24]
      break;
 800d5f2:	e035      	b.n	800d660 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	7e5b      	ldrb	r3, [r3, #25]
 800d5f8:	3301      	adds	r3, #1
 800d5fa:	b2da      	uxtb	r2, r3
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	765a      	strb	r2, [r3, #25]
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	7e5b      	ldrb	r3, [r3, #25]
 800d604:	2b02      	cmp	r3, #2
 800d606:	d806      	bhi.n	800d616 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	2201      	movs	r2, #1
 800d60c:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	2201      	movs	r2, #1
 800d612:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800d614:	e025      	b.n	800d662 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800d61c:	2106      	movs	r1, #6
 800d61e:	6878      	ldr	r0, [r7, #4]
 800d620:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	2200      	movs	r2, #0
 800d626:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	795b      	ldrb	r3, [r3, #5]
 800d62c:	4619      	mov	r1, r3
 800d62e:	6878      	ldr	r0, [r7, #4]
 800d630:	f000 f90c 	bl	800d84c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	791b      	ldrb	r3, [r3, #4]
 800d638:	4619      	mov	r1, r3
 800d63a:	6878      	ldr	r0, [r7, #4]
 800d63c:	f000 f906 	bl	800d84c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	2200      	movs	r2, #0
 800d644:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800d646:	2302      	movs	r3, #2
 800d648:	73fb      	strb	r3, [r7, #15]
      break;
 800d64a:	e00a      	b.n	800d662 <USBH_HandleControl+0x2de>

    default:
      break;
 800d64c:	bf00      	nop
 800d64e:	e008      	b.n	800d662 <USBH_HandleControl+0x2de>
      break;
 800d650:	bf00      	nop
 800d652:	e006      	b.n	800d662 <USBH_HandleControl+0x2de>
      break;
 800d654:	bf00      	nop
 800d656:	e004      	b.n	800d662 <USBH_HandleControl+0x2de>
      break;
 800d658:	bf00      	nop
 800d65a:	e002      	b.n	800d662 <USBH_HandleControl+0x2de>
      break;
 800d65c:	bf00      	nop
 800d65e:	e000      	b.n	800d662 <USBH_HandleControl+0x2de>
      break;
 800d660:	bf00      	nop
  }

  return status;
 800d662:	7bfb      	ldrb	r3, [r7, #15]
}
 800d664:	4618      	mov	r0, r3
 800d666:	3710      	adds	r7, #16
 800d668:	46bd      	mov	sp, r7
 800d66a:	bd80      	pop	{r7, pc}

0800d66c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800d66c:	b580      	push	{r7, lr}
 800d66e:	b088      	sub	sp, #32
 800d670:	af04      	add	r7, sp, #16
 800d672:	60f8      	str	r0, [r7, #12]
 800d674:	60b9      	str	r1, [r7, #8]
 800d676:	4613      	mov	r3, r2
 800d678:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d67a:	79f9      	ldrb	r1, [r7, #7]
 800d67c:	2300      	movs	r3, #0
 800d67e:	9303      	str	r3, [sp, #12]
 800d680:	2308      	movs	r3, #8
 800d682:	9302      	str	r3, [sp, #8]
 800d684:	68bb      	ldr	r3, [r7, #8]
 800d686:	9301      	str	r3, [sp, #4]
 800d688:	2300      	movs	r3, #0
 800d68a:	9300      	str	r3, [sp, #0]
 800d68c:	2300      	movs	r3, #0
 800d68e:	2200      	movs	r2, #0
 800d690:	68f8      	ldr	r0, [r7, #12]
 800d692:	f003 fe36 	bl	8011302 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800d696:	2300      	movs	r3, #0
}
 800d698:	4618      	mov	r0, r3
 800d69a:	3710      	adds	r7, #16
 800d69c:	46bd      	mov	sp, r7
 800d69e:	bd80      	pop	{r7, pc}

0800d6a0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800d6a0:	b580      	push	{r7, lr}
 800d6a2:	b088      	sub	sp, #32
 800d6a4:	af04      	add	r7, sp, #16
 800d6a6:	60f8      	str	r0, [r7, #12]
 800d6a8:	60b9      	str	r1, [r7, #8]
 800d6aa:	4611      	mov	r1, r2
 800d6ac:	461a      	mov	r2, r3
 800d6ae:	460b      	mov	r3, r1
 800d6b0:	80fb      	strh	r3, [r7, #6]
 800d6b2:	4613      	mov	r3, r2
 800d6b4:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d001      	beq.n	800d6c4 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800d6c0:	2300      	movs	r3, #0
 800d6c2:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d6c4:	7979      	ldrb	r1, [r7, #5]
 800d6c6:	7e3b      	ldrb	r3, [r7, #24]
 800d6c8:	9303      	str	r3, [sp, #12]
 800d6ca:	88fb      	ldrh	r3, [r7, #6]
 800d6cc:	9302      	str	r3, [sp, #8]
 800d6ce:	68bb      	ldr	r3, [r7, #8]
 800d6d0:	9301      	str	r3, [sp, #4]
 800d6d2:	2301      	movs	r3, #1
 800d6d4:	9300      	str	r3, [sp, #0]
 800d6d6:	2300      	movs	r3, #0
 800d6d8:	2200      	movs	r2, #0
 800d6da:	68f8      	ldr	r0, [r7, #12]
 800d6dc:	f003 fe11 	bl	8011302 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800d6e0:	2300      	movs	r3, #0
}
 800d6e2:	4618      	mov	r0, r3
 800d6e4:	3710      	adds	r7, #16
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	bd80      	pop	{r7, pc}

0800d6ea <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800d6ea:	b580      	push	{r7, lr}
 800d6ec:	b088      	sub	sp, #32
 800d6ee:	af04      	add	r7, sp, #16
 800d6f0:	60f8      	str	r0, [r7, #12]
 800d6f2:	60b9      	str	r1, [r7, #8]
 800d6f4:	4611      	mov	r1, r2
 800d6f6:	461a      	mov	r2, r3
 800d6f8:	460b      	mov	r3, r1
 800d6fa:	80fb      	strh	r3, [r7, #6]
 800d6fc:	4613      	mov	r3, r2
 800d6fe:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d700:	7979      	ldrb	r1, [r7, #5]
 800d702:	2300      	movs	r3, #0
 800d704:	9303      	str	r3, [sp, #12]
 800d706:	88fb      	ldrh	r3, [r7, #6]
 800d708:	9302      	str	r3, [sp, #8]
 800d70a:	68bb      	ldr	r3, [r7, #8]
 800d70c:	9301      	str	r3, [sp, #4]
 800d70e:	2301      	movs	r3, #1
 800d710:	9300      	str	r3, [sp, #0]
 800d712:	2300      	movs	r3, #0
 800d714:	2201      	movs	r2, #1
 800d716:	68f8      	ldr	r0, [r7, #12]
 800d718:	f003 fdf3 	bl	8011302 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800d71c:	2300      	movs	r3, #0

}
 800d71e:	4618      	mov	r0, r3
 800d720:	3710      	adds	r7, #16
 800d722:	46bd      	mov	sp, r7
 800d724:	bd80      	pop	{r7, pc}

0800d726 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800d726:	b580      	push	{r7, lr}
 800d728:	b088      	sub	sp, #32
 800d72a:	af04      	add	r7, sp, #16
 800d72c:	60f8      	str	r0, [r7, #12]
 800d72e:	60b9      	str	r1, [r7, #8]
 800d730:	4611      	mov	r1, r2
 800d732:	461a      	mov	r2, r3
 800d734:	460b      	mov	r3, r1
 800d736:	80fb      	strh	r3, [r7, #6]
 800d738:	4613      	mov	r3, r2
 800d73a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800d742:	2b00      	cmp	r3, #0
 800d744:	d001      	beq.n	800d74a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800d746:	2300      	movs	r3, #0
 800d748:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d74a:	7979      	ldrb	r1, [r7, #5]
 800d74c:	7e3b      	ldrb	r3, [r7, #24]
 800d74e:	9303      	str	r3, [sp, #12]
 800d750:	88fb      	ldrh	r3, [r7, #6]
 800d752:	9302      	str	r3, [sp, #8]
 800d754:	68bb      	ldr	r3, [r7, #8]
 800d756:	9301      	str	r3, [sp, #4]
 800d758:	2301      	movs	r3, #1
 800d75a:	9300      	str	r3, [sp, #0]
 800d75c:	2302      	movs	r3, #2
 800d75e:	2200      	movs	r2, #0
 800d760:	68f8      	ldr	r0, [r7, #12]
 800d762:	f003 fdce 	bl	8011302 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800d766:	2300      	movs	r3, #0
}
 800d768:	4618      	mov	r0, r3
 800d76a:	3710      	adds	r7, #16
 800d76c:	46bd      	mov	sp, r7
 800d76e:	bd80      	pop	{r7, pc}

0800d770 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800d770:	b580      	push	{r7, lr}
 800d772:	b088      	sub	sp, #32
 800d774:	af04      	add	r7, sp, #16
 800d776:	60f8      	str	r0, [r7, #12]
 800d778:	60b9      	str	r1, [r7, #8]
 800d77a:	4611      	mov	r1, r2
 800d77c:	461a      	mov	r2, r3
 800d77e:	460b      	mov	r3, r1
 800d780:	80fb      	strh	r3, [r7, #6]
 800d782:	4613      	mov	r3, r2
 800d784:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d786:	7979      	ldrb	r1, [r7, #5]
 800d788:	2300      	movs	r3, #0
 800d78a:	9303      	str	r3, [sp, #12]
 800d78c:	88fb      	ldrh	r3, [r7, #6]
 800d78e:	9302      	str	r3, [sp, #8]
 800d790:	68bb      	ldr	r3, [r7, #8]
 800d792:	9301      	str	r3, [sp, #4]
 800d794:	2301      	movs	r3, #1
 800d796:	9300      	str	r3, [sp, #0]
 800d798:	2302      	movs	r3, #2
 800d79a:	2201      	movs	r2, #1
 800d79c:	68f8      	ldr	r0, [r7, #12]
 800d79e:	f003 fdb0 	bl	8011302 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800d7a2:	2300      	movs	r3, #0
}
 800d7a4:	4618      	mov	r0, r3
 800d7a6:	3710      	adds	r7, #16
 800d7a8:	46bd      	mov	sp, r7
 800d7aa:	bd80      	pop	{r7, pc}

0800d7ac <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800d7ac:	b580      	push	{r7, lr}
 800d7ae:	b086      	sub	sp, #24
 800d7b0:	af04      	add	r7, sp, #16
 800d7b2:	6078      	str	r0, [r7, #4]
 800d7b4:	4608      	mov	r0, r1
 800d7b6:	4611      	mov	r1, r2
 800d7b8:	461a      	mov	r2, r3
 800d7ba:	4603      	mov	r3, r0
 800d7bc:	70fb      	strb	r3, [r7, #3]
 800d7be:	460b      	mov	r3, r1
 800d7c0:	70bb      	strb	r3, [r7, #2]
 800d7c2:	4613      	mov	r3, r2
 800d7c4:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800d7c6:	7878      	ldrb	r0, [r7, #1]
 800d7c8:	78ba      	ldrb	r2, [r7, #2]
 800d7ca:	78f9      	ldrb	r1, [r7, #3]
 800d7cc:	8b3b      	ldrh	r3, [r7, #24]
 800d7ce:	9302      	str	r3, [sp, #8]
 800d7d0:	7d3b      	ldrb	r3, [r7, #20]
 800d7d2:	9301      	str	r3, [sp, #4]
 800d7d4:	7c3b      	ldrb	r3, [r7, #16]
 800d7d6:	9300      	str	r3, [sp, #0]
 800d7d8:	4603      	mov	r3, r0
 800d7da:	6878      	ldr	r0, [r7, #4]
 800d7dc:	f003 fd43 	bl	8011266 <USBH_LL_OpenPipe>

  return USBH_OK;
 800d7e0:	2300      	movs	r3, #0
}
 800d7e2:	4618      	mov	r0, r3
 800d7e4:	3708      	adds	r7, #8
 800d7e6:	46bd      	mov	sp, r7
 800d7e8:	bd80      	pop	{r7, pc}

0800d7ea <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800d7ea:	b580      	push	{r7, lr}
 800d7ec:	b082      	sub	sp, #8
 800d7ee:	af00      	add	r7, sp, #0
 800d7f0:	6078      	str	r0, [r7, #4]
 800d7f2:	460b      	mov	r3, r1
 800d7f4:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800d7f6:	78fb      	ldrb	r3, [r7, #3]
 800d7f8:	4619      	mov	r1, r3
 800d7fa:	6878      	ldr	r0, [r7, #4]
 800d7fc:	f003 fd62 	bl	80112c4 <USBH_LL_ClosePipe>

  return USBH_OK;
 800d800:	2300      	movs	r3, #0
}
 800d802:	4618      	mov	r0, r3
 800d804:	3708      	adds	r7, #8
 800d806:	46bd      	mov	sp, r7
 800d808:	bd80      	pop	{r7, pc}

0800d80a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800d80a:	b580      	push	{r7, lr}
 800d80c:	b084      	sub	sp, #16
 800d80e:	af00      	add	r7, sp, #0
 800d810:	6078      	str	r0, [r7, #4]
 800d812:	460b      	mov	r3, r1
 800d814:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800d816:	6878      	ldr	r0, [r7, #4]
 800d818:	f000 f836 	bl	800d888 <USBH_GetFreePipe>
 800d81c:	4603      	mov	r3, r0
 800d81e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800d820:	89fb      	ldrh	r3, [r7, #14]
 800d822:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d826:	4293      	cmp	r3, r2
 800d828:	d00a      	beq.n	800d840 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800d82a:	78fa      	ldrb	r2, [r7, #3]
 800d82c:	89fb      	ldrh	r3, [r7, #14]
 800d82e:	f003 030f 	and.w	r3, r3, #15
 800d832:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d836:	6879      	ldr	r1, [r7, #4]
 800d838:	33e0      	adds	r3, #224	; 0xe0
 800d83a:	009b      	lsls	r3, r3, #2
 800d83c:	440b      	add	r3, r1
 800d83e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800d840:	89fb      	ldrh	r3, [r7, #14]
 800d842:	b2db      	uxtb	r3, r3
}
 800d844:	4618      	mov	r0, r3
 800d846:	3710      	adds	r7, #16
 800d848:	46bd      	mov	sp, r7
 800d84a:	bd80      	pop	{r7, pc}

0800d84c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800d84c:	b480      	push	{r7}
 800d84e:	b083      	sub	sp, #12
 800d850:	af00      	add	r7, sp, #0
 800d852:	6078      	str	r0, [r7, #4]
 800d854:	460b      	mov	r3, r1
 800d856:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800d858:	78fb      	ldrb	r3, [r7, #3]
 800d85a:	2b0f      	cmp	r3, #15
 800d85c:	d80d      	bhi.n	800d87a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800d85e:	78fb      	ldrb	r3, [r7, #3]
 800d860:	687a      	ldr	r2, [r7, #4]
 800d862:	33e0      	adds	r3, #224	; 0xe0
 800d864:	009b      	lsls	r3, r3, #2
 800d866:	4413      	add	r3, r2
 800d868:	685a      	ldr	r2, [r3, #4]
 800d86a:	78fb      	ldrb	r3, [r7, #3]
 800d86c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800d870:	6879      	ldr	r1, [r7, #4]
 800d872:	33e0      	adds	r3, #224	; 0xe0
 800d874:	009b      	lsls	r3, r3, #2
 800d876:	440b      	add	r3, r1
 800d878:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800d87a:	2300      	movs	r3, #0
}
 800d87c:	4618      	mov	r0, r3
 800d87e:	370c      	adds	r7, #12
 800d880:	46bd      	mov	sp, r7
 800d882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d886:	4770      	bx	lr

0800d888 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800d888:	b480      	push	{r7}
 800d88a:	b085      	sub	sp, #20
 800d88c:	af00      	add	r7, sp, #0
 800d88e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800d890:	2300      	movs	r3, #0
 800d892:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800d894:	2300      	movs	r3, #0
 800d896:	73fb      	strb	r3, [r7, #15]
 800d898:	e00f      	b.n	800d8ba <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800d89a:	7bfb      	ldrb	r3, [r7, #15]
 800d89c:	687a      	ldr	r2, [r7, #4]
 800d89e:	33e0      	adds	r3, #224	; 0xe0
 800d8a0:	009b      	lsls	r3, r3, #2
 800d8a2:	4413      	add	r3, r2
 800d8a4:	685b      	ldr	r3, [r3, #4]
 800d8a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d102      	bne.n	800d8b4 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800d8ae:	7bfb      	ldrb	r3, [r7, #15]
 800d8b0:	b29b      	uxth	r3, r3
 800d8b2:	e007      	b.n	800d8c4 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800d8b4:	7bfb      	ldrb	r3, [r7, #15]
 800d8b6:	3301      	adds	r3, #1
 800d8b8:	73fb      	strb	r3, [r7, #15]
 800d8ba:	7bfb      	ldrb	r3, [r7, #15]
 800d8bc:	2b0f      	cmp	r3, #15
 800d8be:	d9ec      	bls.n	800d89a <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800d8c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	3714      	adds	r7, #20
 800d8c8:	46bd      	mov	sp, r7
 800d8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ce:	4770      	bx	lr

0800d8d0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800d8d0:	b580      	push	{r7, lr}
 800d8d2:	b084      	sub	sp, #16
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	4603      	mov	r3, r0
 800d8d8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800d8da:	79fb      	ldrb	r3, [r7, #7]
 800d8dc:	4a08      	ldr	r2, [pc, #32]	; (800d900 <disk_status+0x30>)
 800d8de:	009b      	lsls	r3, r3, #2
 800d8e0:	4413      	add	r3, r2
 800d8e2:	685b      	ldr	r3, [r3, #4]
 800d8e4:	685b      	ldr	r3, [r3, #4]
 800d8e6:	79fa      	ldrb	r2, [r7, #7]
 800d8e8:	4905      	ldr	r1, [pc, #20]	; (800d900 <disk_status+0x30>)
 800d8ea:	440a      	add	r2, r1
 800d8ec:	7a12      	ldrb	r2, [r2, #8]
 800d8ee:	4610      	mov	r0, r2
 800d8f0:	4798      	blx	r3
 800d8f2:	4603      	mov	r3, r0
 800d8f4:	73fb      	strb	r3, [r7, #15]
  return stat;
 800d8f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8f8:	4618      	mov	r0, r3
 800d8fa:	3710      	adds	r7, #16
 800d8fc:	46bd      	mov	sp, r7
 800d8fe:	bd80      	pop	{r7, pc}
 800d900:	200022e0 	.word	0x200022e0

0800d904 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800d904:	b580      	push	{r7, lr}
 800d906:	b084      	sub	sp, #16
 800d908:	af00      	add	r7, sp, #0
 800d90a:	4603      	mov	r3, r0
 800d90c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800d90e:	2300      	movs	r3, #0
 800d910:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800d912:	79fb      	ldrb	r3, [r7, #7]
 800d914:	4a0d      	ldr	r2, [pc, #52]	; (800d94c <disk_initialize+0x48>)
 800d916:	5cd3      	ldrb	r3, [r2, r3]
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d111      	bne.n	800d940 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800d91c:	79fb      	ldrb	r3, [r7, #7]
 800d91e:	4a0b      	ldr	r2, [pc, #44]	; (800d94c <disk_initialize+0x48>)
 800d920:	2101      	movs	r1, #1
 800d922:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800d924:	79fb      	ldrb	r3, [r7, #7]
 800d926:	4a09      	ldr	r2, [pc, #36]	; (800d94c <disk_initialize+0x48>)
 800d928:	009b      	lsls	r3, r3, #2
 800d92a:	4413      	add	r3, r2
 800d92c:	685b      	ldr	r3, [r3, #4]
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	79fa      	ldrb	r2, [r7, #7]
 800d932:	4906      	ldr	r1, [pc, #24]	; (800d94c <disk_initialize+0x48>)
 800d934:	440a      	add	r2, r1
 800d936:	7a12      	ldrb	r2, [r2, #8]
 800d938:	4610      	mov	r0, r2
 800d93a:	4798      	blx	r3
 800d93c:	4603      	mov	r3, r0
 800d93e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800d940:	7bfb      	ldrb	r3, [r7, #15]
}
 800d942:	4618      	mov	r0, r3
 800d944:	3710      	adds	r7, #16
 800d946:	46bd      	mov	sp, r7
 800d948:	bd80      	pop	{r7, pc}
 800d94a:	bf00      	nop
 800d94c:	200022e0 	.word	0x200022e0

0800d950 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800d950:	b590      	push	{r4, r7, lr}
 800d952:	b087      	sub	sp, #28
 800d954:	af00      	add	r7, sp, #0
 800d956:	60b9      	str	r1, [r7, #8]
 800d958:	607a      	str	r2, [r7, #4]
 800d95a:	603b      	str	r3, [r7, #0]
 800d95c:	4603      	mov	r3, r0
 800d95e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800d960:	7bfb      	ldrb	r3, [r7, #15]
 800d962:	4a0a      	ldr	r2, [pc, #40]	; (800d98c <disk_read+0x3c>)
 800d964:	009b      	lsls	r3, r3, #2
 800d966:	4413      	add	r3, r2
 800d968:	685b      	ldr	r3, [r3, #4]
 800d96a:	689c      	ldr	r4, [r3, #8]
 800d96c:	7bfb      	ldrb	r3, [r7, #15]
 800d96e:	4a07      	ldr	r2, [pc, #28]	; (800d98c <disk_read+0x3c>)
 800d970:	4413      	add	r3, r2
 800d972:	7a18      	ldrb	r0, [r3, #8]
 800d974:	683b      	ldr	r3, [r7, #0]
 800d976:	687a      	ldr	r2, [r7, #4]
 800d978:	68b9      	ldr	r1, [r7, #8]
 800d97a:	47a0      	blx	r4
 800d97c:	4603      	mov	r3, r0
 800d97e:	75fb      	strb	r3, [r7, #23]
  return res;
 800d980:	7dfb      	ldrb	r3, [r7, #23]
}
 800d982:	4618      	mov	r0, r3
 800d984:	371c      	adds	r7, #28
 800d986:	46bd      	mov	sp, r7
 800d988:	bd90      	pop	{r4, r7, pc}
 800d98a:	bf00      	nop
 800d98c:	200022e0 	.word	0x200022e0

0800d990 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800d990:	b590      	push	{r4, r7, lr}
 800d992:	b087      	sub	sp, #28
 800d994:	af00      	add	r7, sp, #0
 800d996:	60b9      	str	r1, [r7, #8]
 800d998:	607a      	str	r2, [r7, #4]
 800d99a:	603b      	str	r3, [r7, #0]
 800d99c:	4603      	mov	r3, r0
 800d99e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800d9a0:	7bfb      	ldrb	r3, [r7, #15]
 800d9a2:	4a0a      	ldr	r2, [pc, #40]	; (800d9cc <disk_write+0x3c>)
 800d9a4:	009b      	lsls	r3, r3, #2
 800d9a6:	4413      	add	r3, r2
 800d9a8:	685b      	ldr	r3, [r3, #4]
 800d9aa:	68dc      	ldr	r4, [r3, #12]
 800d9ac:	7bfb      	ldrb	r3, [r7, #15]
 800d9ae:	4a07      	ldr	r2, [pc, #28]	; (800d9cc <disk_write+0x3c>)
 800d9b0:	4413      	add	r3, r2
 800d9b2:	7a18      	ldrb	r0, [r3, #8]
 800d9b4:	683b      	ldr	r3, [r7, #0]
 800d9b6:	687a      	ldr	r2, [r7, #4]
 800d9b8:	68b9      	ldr	r1, [r7, #8]
 800d9ba:	47a0      	blx	r4
 800d9bc:	4603      	mov	r3, r0
 800d9be:	75fb      	strb	r3, [r7, #23]
  return res;
 800d9c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d9c2:	4618      	mov	r0, r3
 800d9c4:	371c      	adds	r7, #28
 800d9c6:	46bd      	mov	sp, r7
 800d9c8:	bd90      	pop	{r4, r7, pc}
 800d9ca:	bf00      	nop
 800d9cc:	200022e0 	.word	0x200022e0

0800d9d0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800d9d0:	b580      	push	{r7, lr}
 800d9d2:	b084      	sub	sp, #16
 800d9d4:	af00      	add	r7, sp, #0
 800d9d6:	4603      	mov	r3, r0
 800d9d8:	603a      	str	r2, [r7, #0]
 800d9da:	71fb      	strb	r3, [r7, #7]
 800d9dc:	460b      	mov	r3, r1
 800d9de:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800d9e0:	79fb      	ldrb	r3, [r7, #7]
 800d9e2:	4a09      	ldr	r2, [pc, #36]	; (800da08 <disk_ioctl+0x38>)
 800d9e4:	009b      	lsls	r3, r3, #2
 800d9e6:	4413      	add	r3, r2
 800d9e8:	685b      	ldr	r3, [r3, #4]
 800d9ea:	691b      	ldr	r3, [r3, #16]
 800d9ec:	79fa      	ldrb	r2, [r7, #7]
 800d9ee:	4906      	ldr	r1, [pc, #24]	; (800da08 <disk_ioctl+0x38>)
 800d9f0:	440a      	add	r2, r1
 800d9f2:	7a10      	ldrb	r0, [r2, #8]
 800d9f4:	79b9      	ldrb	r1, [r7, #6]
 800d9f6:	683a      	ldr	r2, [r7, #0]
 800d9f8:	4798      	blx	r3
 800d9fa:	4603      	mov	r3, r0
 800d9fc:	73fb      	strb	r3, [r7, #15]
  return res;
 800d9fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800da00:	4618      	mov	r0, r3
 800da02:	3710      	adds	r7, #16
 800da04:	46bd      	mov	sp, r7
 800da06:	bd80      	pop	{r7, pc}
 800da08:	200022e0 	.word	0x200022e0

0800da0c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800da0c:	b480      	push	{r7}
 800da0e:	b085      	sub	sp, #20
 800da10:	af00      	add	r7, sp, #0
 800da12:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	3301      	adds	r3, #1
 800da18:	781b      	ldrb	r3, [r3, #0]
 800da1a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800da1c:	89fb      	ldrh	r3, [r7, #14]
 800da1e:	021b      	lsls	r3, r3, #8
 800da20:	b21a      	sxth	r2, r3
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	781b      	ldrb	r3, [r3, #0]
 800da26:	b21b      	sxth	r3, r3
 800da28:	4313      	orrs	r3, r2
 800da2a:	b21b      	sxth	r3, r3
 800da2c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800da2e:	89fb      	ldrh	r3, [r7, #14]
}
 800da30:	4618      	mov	r0, r3
 800da32:	3714      	adds	r7, #20
 800da34:	46bd      	mov	sp, r7
 800da36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da3a:	4770      	bx	lr

0800da3c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800da3c:	b480      	push	{r7}
 800da3e:	b085      	sub	sp, #20
 800da40:	af00      	add	r7, sp, #0
 800da42:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	3303      	adds	r3, #3
 800da48:	781b      	ldrb	r3, [r3, #0]
 800da4a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	021b      	lsls	r3, r3, #8
 800da50:	687a      	ldr	r2, [r7, #4]
 800da52:	3202      	adds	r2, #2
 800da54:	7812      	ldrb	r2, [r2, #0]
 800da56:	4313      	orrs	r3, r2
 800da58:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	021b      	lsls	r3, r3, #8
 800da5e:	687a      	ldr	r2, [r7, #4]
 800da60:	3201      	adds	r2, #1
 800da62:	7812      	ldrb	r2, [r2, #0]
 800da64:	4313      	orrs	r3, r2
 800da66:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	021b      	lsls	r3, r3, #8
 800da6c:	687a      	ldr	r2, [r7, #4]
 800da6e:	7812      	ldrb	r2, [r2, #0]
 800da70:	4313      	orrs	r3, r2
 800da72:	60fb      	str	r3, [r7, #12]
	return rv;
 800da74:	68fb      	ldr	r3, [r7, #12]
}
 800da76:	4618      	mov	r0, r3
 800da78:	3714      	adds	r7, #20
 800da7a:	46bd      	mov	sp, r7
 800da7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da80:	4770      	bx	lr

0800da82 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800da82:	b480      	push	{r7}
 800da84:	b083      	sub	sp, #12
 800da86:	af00      	add	r7, sp, #0
 800da88:	6078      	str	r0, [r7, #4]
 800da8a:	460b      	mov	r3, r1
 800da8c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	1c5a      	adds	r2, r3, #1
 800da92:	607a      	str	r2, [r7, #4]
 800da94:	887a      	ldrh	r2, [r7, #2]
 800da96:	b2d2      	uxtb	r2, r2
 800da98:	701a      	strb	r2, [r3, #0]
 800da9a:	887b      	ldrh	r3, [r7, #2]
 800da9c:	0a1b      	lsrs	r3, r3, #8
 800da9e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	1c5a      	adds	r2, r3, #1
 800daa4:	607a      	str	r2, [r7, #4]
 800daa6:	887a      	ldrh	r2, [r7, #2]
 800daa8:	b2d2      	uxtb	r2, r2
 800daaa:	701a      	strb	r2, [r3, #0]
}
 800daac:	bf00      	nop
 800daae:	370c      	adds	r7, #12
 800dab0:	46bd      	mov	sp, r7
 800dab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab6:	4770      	bx	lr

0800dab8 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800dab8:	b480      	push	{r7}
 800daba:	b083      	sub	sp, #12
 800dabc:	af00      	add	r7, sp, #0
 800dabe:	6078      	str	r0, [r7, #4]
 800dac0:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	1c5a      	adds	r2, r3, #1
 800dac6:	607a      	str	r2, [r7, #4]
 800dac8:	683a      	ldr	r2, [r7, #0]
 800daca:	b2d2      	uxtb	r2, r2
 800dacc:	701a      	strb	r2, [r3, #0]
 800dace:	683b      	ldr	r3, [r7, #0]
 800dad0:	0a1b      	lsrs	r3, r3, #8
 800dad2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	1c5a      	adds	r2, r3, #1
 800dad8:	607a      	str	r2, [r7, #4]
 800dada:	683a      	ldr	r2, [r7, #0]
 800dadc:	b2d2      	uxtb	r2, r2
 800dade:	701a      	strb	r2, [r3, #0]
 800dae0:	683b      	ldr	r3, [r7, #0]
 800dae2:	0a1b      	lsrs	r3, r3, #8
 800dae4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	1c5a      	adds	r2, r3, #1
 800daea:	607a      	str	r2, [r7, #4]
 800daec:	683a      	ldr	r2, [r7, #0]
 800daee:	b2d2      	uxtb	r2, r2
 800daf0:	701a      	strb	r2, [r3, #0]
 800daf2:	683b      	ldr	r3, [r7, #0]
 800daf4:	0a1b      	lsrs	r3, r3, #8
 800daf6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	1c5a      	adds	r2, r3, #1
 800dafc:	607a      	str	r2, [r7, #4]
 800dafe:	683a      	ldr	r2, [r7, #0]
 800db00:	b2d2      	uxtb	r2, r2
 800db02:	701a      	strb	r2, [r3, #0]
}
 800db04:	bf00      	nop
 800db06:	370c      	adds	r7, #12
 800db08:	46bd      	mov	sp, r7
 800db0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db0e:	4770      	bx	lr

0800db10 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800db10:	b480      	push	{r7}
 800db12:	b087      	sub	sp, #28
 800db14:	af00      	add	r7, sp, #0
 800db16:	60f8      	str	r0, [r7, #12]
 800db18:	60b9      	str	r1, [r7, #8]
 800db1a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800db1c:	68fb      	ldr	r3, [r7, #12]
 800db1e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800db20:	68bb      	ldr	r3, [r7, #8]
 800db22:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	2b00      	cmp	r3, #0
 800db28:	d00d      	beq.n	800db46 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800db2a:	693a      	ldr	r2, [r7, #16]
 800db2c:	1c53      	adds	r3, r2, #1
 800db2e:	613b      	str	r3, [r7, #16]
 800db30:	697b      	ldr	r3, [r7, #20]
 800db32:	1c59      	adds	r1, r3, #1
 800db34:	6179      	str	r1, [r7, #20]
 800db36:	7812      	ldrb	r2, [r2, #0]
 800db38:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	3b01      	subs	r3, #1
 800db3e:	607b      	str	r3, [r7, #4]
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	2b00      	cmp	r3, #0
 800db44:	d1f1      	bne.n	800db2a <mem_cpy+0x1a>
	}
}
 800db46:	bf00      	nop
 800db48:	371c      	adds	r7, #28
 800db4a:	46bd      	mov	sp, r7
 800db4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db50:	4770      	bx	lr

0800db52 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800db52:	b480      	push	{r7}
 800db54:	b087      	sub	sp, #28
 800db56:	af00      	add	r7, sp, #0
 800db58:	60f8      	str	r0, [r7, #12]
 800db5a:	60b9      	str	r1, [r7, #8]
 800db5c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800db62:	697b      	ldr	r3, [r7, #20]
 800db64:	1c5a      	adds	r2, r3, #1
 800db66:	617a      	str	r2, [r7, #20]
 800db68:	68ba      	ldr	r2, [r7, #8]
 800db6a:	b2d2      	uxtb	r2, r2
 800db6c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	3b01      	subs	r3, #1
 800db72:	607b      	str	r3, [r7, #4]
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	2b00      	cmp	r3, #0
 800db78:	d1f3      	bne.n	800db62 <mem_set+0x10>
}
 800db7a:	bf00      	nop
 800db7c:	bf00      	nop
 800db7e:	371c      	adds	r7, #28
 800db80:	46bd      	mov	sp, r7
 800db82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db86:	4770      	bx	lr

0800db88 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800db88:	b480      	push	{r7}
 800db8a:	b089      	sub	sp, #36	; 0x24
 800db8c:	af00      	add	r7, sp, #0
 800db8e:	60f8      	str	r0, [r7, #12]
 800db90:	60b9      	str	r1, [r7, #8]
 800db92:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	61fb      	str	r3, [r7, #28]
 800db98:	68bb      	ldr	r3, [r7, #8]
 800db9a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800db9c:	2300      	movs	r3, #0
 800db9e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800dba0:	69fb      	ldr	r3, [r7, #28]
 800dba2:	1c5a      	adds	r2, r3, #1
 800dba4:	61fa      	str	r2, [r7, #28]
 800dba6:	781b      	ldrb	r3, [r3, #0]
 800dba8:	4619      	mov	r1, r3
 800dbaa:	69bb      	ldr	r3, [r7, #24]
 800dbac:	1c5a      	adds	r2, r3, #1
 800dbae:	61ba      	str	r2, [r7, #24]
 800dbb0:	781b      	ldrb	r3, [r3, #0]
 800dbb2:	1acb      	subs	r3, r1, r3
 800dbb4:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	3b01      	subs	r3, #1
 800dbba:	607b      	str	r3, [r7, #4]
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d002      	beq.n	800dbc8 <mem_cmp+0x40>
 800dbc2:	697b      	ldr	r3, [r7, #20]
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d0eb      	beq.n	800dba0 <mem_cmp+0x18>

	return r;
 800dbc8:	697b      	ldr	r3, [r7, #20]
}
 800dbca:	4618      	mov	r0, r3
 800dbcc:	3724      	adds	r7, #36	; 0x24
 800dbce:	46bd      	mov	sp, r7
 800dbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbd4:	4770      	bx	lr

0800dbd6 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800dbd6:	b480      	push	{r7}
 800dbd8:	b083      	sub	sp, #12
 800dbda:	af00      	add	r7, sp, #0
 800dbdc:	6078      	str	r0, [r7, #4]
 800dbde:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800dbe0:	e002      	b.n	800dbe8 <chk_chr+0x12>
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	3301      	adds	r3, #1
 800dbe6:	607b      	str	r3, [r7, #4]
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	781b      	ldrb	r3, [r3, #0]
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d005      	beq.n	800dbfc <chk_chr+0x26>
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	781b      	ldrb	r3, [r3, #0]
 800dbf4:	461a      	mov	r2, r3
 800dbf6:	683b      	ldr	r3, [r7, #0]
 800dbf8:	4293      	cmp	r3, r2
 800dbfa:	d1f2      	bne.n	800dbe2 <chk_chr+0xc>
	return *str;
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	781b      	ldrb	r3, [r3, #0]
}
 800dc00:	4618      	mov	r0, r3
 800dc02:	370c      	adds	r7, #12
 800dc04:	46bd      	mov	sp, r7
 800dc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc0a:	4770      	bx	lr

0800dc0c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800dc0c:	b480      	push	{r7}
 800dc0e:	b085      	sub	sp, #20
 800dc10:	af00      	add	r7, sp, #0
 800dc12:	6078      	str	r0, [r7, #4]
 800dc14:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800dc16:	2300      	movs	r3, #0
 800dc18:	60bb      	str	r3, [r7, #8]
 800dc1a:	68bb      	ldr	r3, [r7, #8]
 800dc1c:	60fb      	str	r3, [r7, #12]
 800dc1e:	e029      	b.n	800dc74 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800dc20:	4a27      	ldr	r2, [pc, #156]	; (800dcc0 <chk_lock+0xb4>)
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	011b      	lsls	r3, r3, #4
 800dc26:	4413      	add	r3, r2
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d01d      	beq.n	800dc6a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800dc2e:	4a24      	ldr	r2, [pc, #144]	; (800dcc0 <chk_lock+0xb4>)
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	011b      	lsls	r3, r3, #4
 800dc34:	4413      	add	r3, r2
 800dc36:	681a      	ldr	r2, [r3, #0]
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	429a      	cmp	r2, r3
 800dc3e:	d116      	bne.n	800dc6e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800dc40:	4a1f      	ldr	r2, [pc, #124]	; (800dcc0 <chk_lock+0xb4>)
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	011b      	lsls	r3, r3, #4
 800dc46:	4413      	add	r3, r2
 800dc48:	3304      	adds	r3, #4
 800dc4a:	681a      	ldr	r2, [r3, #0]
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800dc50:	429a      	cmp	r2, r3
 800dc52:	d10c      	bne.n	800dc6e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800dc54:	4a1a      	ldr	r2, [pc, #104]	; (800dcc0 <chk_lock+0xb4>)
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	011b      	lsls	r3, r3, #4
 800dc5a:	4413      	add	r3, r2
 800dc5c:	3308      	adds	r3, #8
 800dc5e:	681a      	ldr	r2, [r3, #0]
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800dc64:	429a      	cmp	r2, r3
 800dc66:	d102      	bne.n	800dc6e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800dc68:	e007      	b.n	800dc7a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800dc6a:	2301      	movs	r3, #1
 800dc6c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800dc6e:	68fb      	ldr	r3, [r7, #12]
 800dc70:	3301      	adds	r3, #1
 800dc72:	60fb      	str	r3, [r7, #12]
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	2b01      	cmp	r3, #1
 800dc78:	d9d2      	bls.n	800dc20 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	2b02      	cmp	r3, #2
 800dc7e:	d109      	bne.n	800dc94 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800dc80:	68bb      	ldr	r3, [r7, #8]
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d102      	bne.n	800dc8c <chk_lock+0x80>
 800dc86:	683b      	ldr	r3, [r7, #0]
 800dc88:	2b02      	cmp	r3, #2
 800dc8a:	d101      	bne.n	800dc90 <chk_lock+0x84>
 800dc8c:	2300      	movs	r3, #0
 800dc8e:	e010      	b.n	800dcb2 <chk_lock+0xa6>
 800dc90:	2312      	movs	r3, #18
 800dc92:	e00e      	b.n	800dcb2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800dc94:	683b      	ldr	r3, [r7, #0]
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d108      	bne.n	800dcac <chk_lock+0xa0>
 800dc9a:	4a09      	ldr	r2, [pc, #36]	; (800dcc0 <chk_lock+0xb4>)
 800dc9c:	68fb      	ldr	r3, [r7, #12]
 800dc9e:	011b      	lsls	r3, r3, #4
 800dca0:	4413      	add	r3, r2
 800dca2:	330c      	adds	r3, #12
 800dca4:	881b      	ldrh	r3, [r3, #0]
 800dca6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dcaa:	d101      	bne.n	800dcb0 <chk_lock+0xa4>
 800dcac:	2310      	movs	r3, #16
 800dcae:	e000      	b.n	800dcb2 <chk_lock+0xa6>
 800dcb0:	2300      	movs	r3, #0
}
 800dcb2:	4618      	mov	r0, r3
 800dcb4:	3714      	adds	r7, #20
 800dcb6:	46bd      	mov	sp, r7
 800dcb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcbc:	4770      	bx	lr
 800dcbe:	bf00      	nop
 800dcc0:	200020c0 	.word	0x200020c0

0800dcc4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800dcc4:	b480      	push	{r7}
 800dcc6:	b083      	sub	sp, #12
 800dcc8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800dcca:	2300      	movs	r3, #0
 800dccc:	607b      	str	r3, [r7, #4]
 800dcce:	e002      	b.n	800dcd6 <enq_lock+0x12>
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	3301      	adds	r3, #1
 800dcd4:	607b      	str	r3, [r7, #4]
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	2b01      	cmp	r3, #1
 800dcda:	d806      	bhi.n	800dcea <enq_lock+0x26>
 800dcdc:	4a09      	ldr	r2, [pc, #36]	; (800dd04 <enq_lock+0x40>)
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	011b      	lsls	r3, r3, #4
 800dce2:	4413      	add	r3, r2
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d1f2      	bne.n	800dcd0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	2b02      	cmp	r3, #2
 800dcee:	bf14      	ite	ne
 800dcf0:	2301      	movne	r3, #1
 800dcf2:	2300      	moveq	r3, #0
 800dcf4:	b2db      	uxtb	r3, r3
}
 800dcf6:	4618      	mov	r0, r3
 800dcf8:	370c      	adds	r7, #12
 800dcfa:	46bd      	mov	sp, r7
 800dcfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd00:	4770      	bx	lr
 800dd02:	bf00      	nop
 800dd04:	200020c0 	.word	0x200020c0

0800dd08 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800dd08:	b480      	push	{r7}
 800dd0a:	b085      	sub	sp, #20
 800dd0c:	af00      	add	r7, sp, #0
 800dd0e:	6078      	str	r0, [r7, #4]
 800dd10:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800dd12:	2300      	movs	r3, #0
 800dd14:	60fb      	str	r3, [r7, #12]
 800dd16:	e01f      	b.n	800dd58 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800dd18:	4a41      	ldr	r2, [pc, #260]	; (800de20 <inc_lock+0x118>)
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	011b      	lsls	r3, r3, #4
 800dd1e:	4413      	add	r3, r2
 800dd20:	681a      	ldr	r2, [r3, #0]
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	429a      	cmp	r2, r3
 800dd28:	d113      	bne.n	800dd52 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800dd2a:	4a3d      	ldr	r2, [pc, #244]	; (800de20 <inc_lock+0x118>)
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	011b      	lsls	r3, r3, #4
 800dd30:	4413      	add	r3, r2
 800dd32:	3304      	adds	r3, #4
 800dd34:	681a      	ldr	r2, [r3, #0]
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800dd3a:	429a      	cmp	r2, r3
 800dd3c:	d109      	bne.n	800dd52 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800dd3e:	4a38      	ldr	r2, [pc, #224]	; (800de20 <inc_lock+0x118>)
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	011b      	lsls	r3, r3, #4
 800dd44:	4413      	add	r3, r2
 800dd46:	3308      	adds	r3, #8
 800dd48:	681a      	ldr	r2, [r3, #0]
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800dd4e:	429a      	cmp	r2, r3
 800dd50:	d006      	beq.n	800dd60 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	3301      	adds	r3, #1
 800dd56:	60fb      	str	r3, [r7, #12]
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	2b01      	cmp	r3, #1
 800dd5c:	d9dc      	bls.n	800dd18 <inc_lock+0x10>
 800dd5e:	e000      	b.n	800dd62 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800dd60:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	2b02      	cmp	r3, #2
 800dd66:	d132      	bne.n	800ddce <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800dd68:	2300      	movs	r3, #0
 800dd6a:	60fb      	str	r3, [r7, #12]
 800dd6c:	e002      	b.n	800dd74 <inc_lock+0x6c>
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	3301      	adds	r3, #1
 800dd72:	60fb      	str	r3, [r7, #12]
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	2b01      	cmp	r3, #1
 800dd78:	d806      	bhi.n	800dd88 <inc_lock+0x80>
 800dd7a:	4a29      	ldr	r2, [pc, #164]	; (800de20 <inc_lock+0x118>)
 800dd7c:	68fb      	ldr	r3, [r7, #12]
 800dd7e:	011b      	lsls	r3, r3, #4
 800dd80:	4413      	add	r3, r2
 800dd82:	681b      	ldr	r3, [r3, #0]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d1f2      	bne.n	800dd6e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	2b02      	cmp	r3, #2
 800dd8c:	d101      	bne.n	800dd92 <inc_lock+0x8a>
 800dd8e:	2300      	movs	r3, #0
 800dd90:	e040      	b.n	800de14 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	681a      	ldr	r2, [r3, #0]
 800dd96:	4922      	ldr	r1, [pc, #136]	; (800de20 <inc_lock+0x118>)
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	011b      	lsls	r3, r3, #4
 800dd9c:	440b      	add	r3, r1
 800dd9e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	689a      	ldr	r2, [r3, #8]
 800dda4:	491e      	ldr	r1, [pc, #120]	; (800de20 <inc_lock+0x118>)
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	011b      	lsls	r3, r3, #4
 800ddaa:	440b      	add	r3, r1
 800ddac:	3304      	adds	r3, #4
 800ddae:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	695a      	ldr	r2, [r3, #20]
 800ddb4:	491a      	ldr	r1, [pc, #104]	; (800de20 <inc_lock+0x118>)
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	011b      	lsls	r3, r3, #4
 800ddba:	440b      	add	r3, r1
 800ddbc:	3308      	adds	r3, #8
 800ddbe:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800ddc0:	4a17      	ldr	r2, [pc, #92]	; (800de20 <inc_lock+0x118>)
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	011b      	lsls	r3, r3, #4
 800ddc6:	4413      	add	r3, r2
 800ddc8:	330c      	adds	r3, #12
 800ddca:	2200      	movs	r2, #0
 800ddcc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ddce:	683b      	ldr	r3, [r7, #0]
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d009      	beq.n	800dde8 <inc_lock+0xe0>
 800ddd4:	4a12      	ldr	r2, [pc, #72]	; (800de20 <inc_lock+0x118>)
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	011b      	lsls	r3, r3, #4
 800ddda:	4413      	add	r3, r2
 800dddc:	330c      	adds	r3, #12
 800ddde:	881b      	ldrh	r3, [r3, #0]
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d001      	beq.n	800dde8 <inc_lock+0xe0>
 800dde4:	2300      	movs	r3, #0
 800dde6:	e015      	b.n	800de14 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800dde8:	683b      	ldr	r3, [r7, #0]
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d108      	bne.n	800de00 <inc_lock+0xf8>
 800ddee:	4a0c      	ldr	r2, [pc, #48]	; (800de20 <inc_lock+0x118>)
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	011b      	lsls	r3, r3, #4
 800ddf4:	4413      	add	r3, r2
 800ddf6:	330c      	adds	r3, #12
 800ddf8:	881b      	ldrh	r3, [r3, #0]
 800ddfa:	3301      	adds	r3, #1
 800ddfc:	b29a      	uxth	r2, r3
 800ddfe:	e001      	b.n	800de04 <inc_lock+0xfc>
 800de00:	f44f 7280 	mov.w	r2, #256	; 0x100
 800de04:	4906      	ldr	r1, [pc, #24]	; (800de20 <inc_lock+0x118>)
 800de06:	68fb      	ldr	r3, [r7, #12]
 800de08:	011b      	lsls	r3, r3, #4
 800de0a:	440b      	add	r3, r1
 800de0c:	330c      	adds	r3, #12
 800de0e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	3301      	adds	r3, #1
}
 800de14:	4618      	mov	r0, r3
 800de16:	3714      	adds	r7, #20
 800de18:	46bd      	mov	sp, r7
 800de1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de1e:	4770      	bx	lr
 800de20:	200020c0 	.word	0x200020c0

0800de24 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800de24:	b480      	push	{r7}
 800de26:	b085      	sub	sp, #20
 800de28:	af00      	add	r7, sp, #0
 800de2a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	3b01      	subs	r3, #1
 800de30:	607b      	str	r3, [r7, #4]
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	2b01      	cmp	r3, #1
 800de36:	d825      	bhi.n	800de84 <dec_lock+0x60>
		n = Files[i].ctr;
 800de38:	4a17      	ldr	r2, [pc, #92]	; (800de98 <dec_lock+0x74>)
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	011b      	lsls	r3, r3, #4
 800de3e:	4413      	add	r3, r2
 800de40:	330c      	adds	r3, #12
 800de42:	881b      	ldrh	r3, [r3, #0]
 800de44:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800de46:	89fb      	ldrh	r3, [r7, #14]
 800de48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800de4c:	d101      	bne.n	800de52 <dec_lock+0x2e>
 800de4e:	2300      	movs	r3, #0
 800de50:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800de52:	89fb      	ldrh	r3, [r7, #14]
 800de54:	2b00      	cmp	r3, #0
 800de56:	d002      	beq.n	800de5e <dec_lock+0x3a>
 800de58:	89fb      	ldrh	r3, [r7, #14]
 800de5a:	3b01      	subs	r3, #1
 800de5c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800de5e:	4a0e      	ldr	r2, [pc, #56]	; (800de98 <dec_lock+0x74>)
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	011b      	lsls	r3, r3, #4
 800de64:	4413      	add	r3, r2
 800de66:	330c      	adds	r3, #12
 800de68:	89fa      	ldrh	r2, [r7, #14]
 800de6a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800de6c:	89fb      	ldrh	r3, [r7, #14]
 800de6e:	2b00      	cmp	r3, #0
 800de70:	d105      	bne.n	800de7e <dec_lock+0x5a>
 800de72:	4a09      	ldr	r2, [pc, #36]	; (800de98 <dec_lock+0x74>)
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	011b      	lsls	r3, r3, #4
 800de78:	4413      	add	r3, r2
 800de7a:	2200      	movs	r2, #0
 800de7c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800de7e:	2300      	movs	r3, #0
 800de80:	737b      	strb	r3, [r7, #13]
 800de82:	e001      	b.n	800de88 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800de84:	2302      	movs	r3, #2
 800de86:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800de88:	7b7b      	ldrb	r3, [r7, #13]
}
 800de8a:	4618      	mov	r0, r3
 800de8c:	3714      	adds	r7, #20
 800de8e:	46bd      	mov	sp, r7
 800de90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de94:	4770      	bx	lr
 800de96:	bf00      	nop
 800de98:	200020c0 	.word	0x200020c0

0800de9c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800de9c:	b480      	push	{r7}
 800de9e:	b085      	sub	sp, #20
 800dea0:	af00      	add	r7, sp, #0
 800dea2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800dea4:	2300      	movs	r3, #0
 800dea6:	60fb      	str	r3, [r7, #12]
 800dea8:	e010      	b.n	800decc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800deaa:	4a0d      	ldr	r2, [pc, #52]	; (800dee0 <clear_lock+0x44>)
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	011b      	lsls	r3, r3, #4
 800deb0:	4413      	add	r3, r2
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	687a      	ldr	r2, [r7, #4]
 800deb6:	429a      	cmp	r2, r3
 800deb8:	d105      	bne.n	800dec6 <clear_lock+0x2a>
 800deba:	4a09      	ldr	r2, [pc, #36]	; (800dee0 <clear_lock+0x44>)
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	011b      	lsls	r3, r3, #4
 800dec0:	4413      	add	r3, r2
 800dec2:	2200      	movs	r2, #0
 800dec4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	3301      	adds	r3, #1
 800deca:	60fb      	str	r3, [r7, #12]
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	2b01      	cmp	r3, #1
 800ded0:	d9eb      	bls.n	800deaa <clear_lock+0xe>
	}
}
 800ded2:	bf00      	nop
 800ded4:	bf00      	nop
 800ded6:	3714      	adds	r7, #20
 800ded8:	46bd      	mov	sp, r7
 800deda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dede:	4770      	bx	lr
 800dee0:	200020c0 	.word	0x200020c0

0800dee4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800dee4:	b580      	push	{r7, lr}
 800dee6:	b086      	sub	sp, #24
 800dee8:	af00      	add	r7, sp, #0
 800deea:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800deec:	2300      	movs	r3, #0
 800deee:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	78db      	ldrb	r3, [r3, #3]
 800def4:	2b00      	cmp	r3, #0
 800def6:	d034      	beq.n	800df62 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800defc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	7858      	ldrb	r0, [r3, #1]
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800df08:	2301      	movs	r3, #1
 800df0a:	697a      	ldr	r2, [r7, #20]
 800df0c:	f7ff fd40 	bl	800d990 <disk_write>
 800df10:	4603      	mov	r3, r0
 800df12:	2b00      	cmp	r3, #0
 800df14:	d002      	beq.n	800df1c <sync_window+0x38>
			res = FR_DISK_ERR;
 800df16:	2301      	movs	r3, #1
 800df18:	73fb      	strb	r3, [r7, #15]
 800df1a:	e022      	b.n	800df62 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	2200      	movs	r2, #0
 800df20:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df26:	697a      	ldr	r2, [r7, #20]
 800df28:	1ad2      	subs	r2, r2, r3
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	69db      	ldr	r3, [r3, #28]
 800df2e:	429a      	cmp	r2, r3
 800df30:	d217      	bcs.n	800df62 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	789b      	ldrb	r3, [r3, #2]
 800df36:	613b      	str	r3, [r7, #16]
 800df38:	e010      	b.n	800df5c <sync_window+0x78>
					wsect += fs->fsize;
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	69db      	ldr	r3, [r3, #28]
 800df3e:	697a      	ldr	r2, [r7, #20]
 800df40:	4413      	add	r3, r2
 800df42:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	7858      	ldrb	r0, [r3, #1]
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800df4e:	2301      	movs	r3, #1
 800df50:	697a      	ldr	r2, [r7, #20]
 800df52:	f7ff fd1d 	bl	800d990 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800df56:	693b      	ldr	r3, [r7, #16]
 800df58:	3b01      	subs	r3, #1
 800df5a:	613b      	str	r3, [r7, #16]
 800df5c:	693b      	ldr	r3, [r7, #16]
 800df5e:	2b01      	cmp	r3, #1
 800df60:	d8eb      	bhi.n	800df3a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800df62:	7bfb      	ldrb	r3, [r7, #15]
}
 800df64:	4618      	mov	r0, r3
 800df66:	3718      	adds	r7, #24
 800df68:	46bd      	mov	sp, r7
 800df6a:	bd80      	pop	{r7, pc}

0800df6c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800df6c:	b580      	push	{r7, lr}
 800df6e:	b084      	sub	sp, #16
 800df70:	af00      	add	r7, sp, #0
 800df72:	6078      	str	r0, [r7, #4]
 800df74:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800df76:	2300      	movs	r3, #0
 800df78:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df7e:	683a      	ldr	r2, [r7, #0]
 800df80:	429a      	cmp	r2, r3
 800df82:	d01b      	beq.n	800dfbc <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800df84:	6878      	ldr	r0, [r7, #4]
 800df86:	f7ff ffad 	bl	800dee4 <sync_window>
 800df8a:	4603      	mov	r3, r0
 800df8c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800df8e:	7bfb      	ldrb	r3, [r7, #15]
 800df90:	2b00      	cmp	r3, #0
 800df92:	d113      	bne.n	800dfbc <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	7858      	ldrb	r0, [r3, #1]
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800df9e:	2301      	movs	r3, #1
 800dfa0:	683a      	ldr	r2, [r7, #0]
 800dfa2:	f7ff fcd5 	bl	800d950 <disk_read>
 800dfa6:	4603      	mov	r3, r0
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d004      	beq.n	800dfb6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800dfac:	f04f 33ff 	mov.w	r3, #4294967295
 800dfb0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800dfb2:	2301      	movs	r3, #1
 800dfb4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	683a      	ldr	r2, [r7, #0]
 800dfba:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800dfbc:	7bfb      	ldrb	r3, [r7, #15]
}
 800dfbe:	4618      	mov	r0, r3
 800dfc0:	3710      	adds	r7, #16
 800dfc2:	46bd      	mov	sp, r7
 800dfc4:	bd80      	pop	{r7, pc}
	...

0800dfc8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800dfc8:	b580      	push	{r7, lr}
 800dfca:	b084      	sub	sp, #16
 800dfcc:	af00      	add	r7, sp, #0
 800dfce:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800dfd0:	6878      	ldr	r0, [r7, #4]
 800dfd2:	f7ff ff87 	bl	800dee4 <sync_window>
 800dfd6:	4603      	mov	r3, r0
 800dfd8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800dfda:	7bfb      	ldrb	r3, [r7, #15]
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d158      	bne.n	800e092 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	781b      	ldrb	r3, [r3, #0]
 800dfe4:	2b03      	cmp	r3, #3
 800dfe6:	d148      	bne.n	800e07a <sync_fs+0xb2>
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	791b      	ldrb	r3, [r3, #4]
 800dfec:	2b01      	cmp	r3, #1
 800dfee:	d144      	bne.n	800e07a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	3334      	adds	r3, #52	; 0x34
 800dff4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dff8:	2100      	movs	r1, #0
 800dffa:	4618      	mov	r0, r3
 800dffc:	f7ff fda9 	bl	800db52 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	3334      	adds	r3, #52	; 0x34
 800e004:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e008:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800e00c:	4618      	mov	r0, r3
 800e00e:	f7ff fd38 	bl	800da82 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	3334      	adds	r3, #52	; 0x34
 800e016:	4921      	ldr	r1, [pc, #132]	; (800e09c <sync_fs+0xd4>)
 800e018:	4618      	mov	r0, r3
 800e01a:	f7ff fd4d 	bl	800dab8 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	3334      	adds	r3, #52	; 0x34
 800e022:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800e026:	491e      	ldr	r1, [pc, #120]	; (800e0a0 <sync_fs+0xd8>)
 800e028:	4618      	mov	r0, r3
 800e02a:	f7ff fd45 	bl	800dab8 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	3334      	adds	r3, #52	; 0x34
 800e032:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	695b      	ldr	r3, [r3, #20]
 800e03a:	4619      	mov	r1, r3
 800e03c:	4610      	mov	r0, r2
 800e03e:	f7ff fd3b 	bl	800dab8 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	3334      	adds	r3, #52	; 0x34
 800e046:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	691b      	ldr	r3, [r3, #16]
 800e04e:	4619      	mov	r1, r3
 800e050:	4610      	mov	r0, r2
 800e052:	f7ff fd31 	bl	800dab8 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	6a1b      	ldr	r3, [r3, #32]
 800e05a:	1c5a      	adds	r2, r3, #1
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	7858      	ldrb	r0, [r3, #1]
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e06e:	2301      	movs	r3, #1
 800e070:	f7ff fc8e 	bl	800d990 <disk_write>
			fs->fsi_flag = 0;
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	2200      	movs	r2, #0
 800e078:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	785b      	ldrb	r3, [r3, #1]
 800e07e:	2200      	movs	r2, #0
 800e080:	2100      	movs	r1, #0
 800e082:	4618      	mov	r0, r3
 800e084:	f7ff fca4 	bl	800d9d0 <disk_ioctl>
 800e088:	4603      	mov	r3, r0
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d001      	beq.n	800e092 <sync_fs+0xca>
 800e08e:	2301      	movs	r3, #1
 800e090:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800e092:	7bfb      	ldrb	r3, [r7, #15]
}
 800e094:	4618      	mov	r0, r3
 800e096:	3710      	adds	r7, #16
 800e098:	46bd      	mov	sp, r7
 800e09a:	bd80      	pop	{r7, pc}
 800e09c:	41615252 	.word	0x41615252
 800e0a0:	61417272 	.word	0x61417272

0800e0a4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800e0a4:	b480      	push	{r7}
 800e0a6:	b083      	sub	sp, #12
 800e0a8:	af00      	add	r7, sp, #0
 800e0aa:	6078      	str	r0, [r7, #4]
 800e0ac:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800e0ae:	683b      	ldr	r3, [r7, #0]
 800e0b0:	3b02      	subs	r3, #2
 800e0b2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	699b      	ldr	r3, [r3, #24]
 800e0b8:	3b02      	subs	r3, #2
 800e0ba:	683a      	ldr	r2, [r7, #0]
 800e0bc:	429a      	cmp	r2, r3
 800e0be:	d301      	bcc.n	800e0c4 <clust2sect+0x20>
 800e0c0:	2300      	movs	r3, #0
 800e0c2:	e008      	b.n	800e0d6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	895b      	ldrh	r3, [r3, #10]
 800e0c8:	461a      	mov	r2, r3
 800e0ca:	683b      	ldr	r3, [r7, #0]
 800e0cc:	fb03 f202 	mul.w	r2, r3, r2
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0d4:	4413      	add	r3, r2
}
 800e0d6:	4618      	mov	r0, r3
 800e0d8:	370c      	adds	r7, #12
 800e0da:	46bd      	mov	sp, r7
 800e0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e0:	4770      	bx	lr

0800e0e2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800e0e2:	b580      	push	{r7, lr}
 800e0e4:	b086      	sub	sp, #24
 800e0e6:	af00      	add	r7, sp, #0
 800e0e8:	6078      	str	r0, [r7, #4]
 800e0ea:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e0f2:	683b      	ldr	r3, [r7, #0]
 800e0f4:	2b01      	cmp	r3, #1
 800e0f6:	d904      	bls.n	800e102 <get_fat+0x20>
 800e0f8:	693b      	ldr	r3, [r7, #16]
 800e0fa:	699b      	ldr	r3, [r3, #24]
 800e0fc:	683a      	ldr	r2, [r7, #0]
 800e0fe:	429a      	cmp	r2, r3
 800e100:	d302      	bcc.n	800e108 <get_fat+0x26>
		val = 1;	/* Internal error */
 800e102:	2301      	movs	r3, #1
 800e104:	617b      	str	r3, [r7, #20]
 800e106:	e08f      	b.n	800e228 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800e108:	f04f 33ff 	mov.w	r3, #4294967295
 800e10c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800e10e:	693b      	ldr	r3, [r7, #16]
 800e110:	781b      	ldrb	r3, [r3, #0]
 800e112:	2b03      	cmp	r3, #3
 800e114:	d062      	beq.n	800e1dc <get_fat+0xfa>
 800e116:	2b03      	cmp	r3, #3
 800e118:	dc7c      	bgt.n	800e214 <get_fat+0x132>
 800e11a:	2b01      	cmp	r3, #1
 800e11c:	d002      	beq.n	800e124 <get_fat+0x42>
 800e11e:	2b02      	cmp	r3, #2
 800e120:	d042      	beq.n	800e1a8 <get_fat+0xc6>
 800e122:	e077      	b.n	800e214 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800e124:	683b      	ldr	r3, [r7, #0]
 800e126:	60fb      	str	r3, [r7, #12]
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	085b      	lsrs	r3, r3, #1
 800e12c:	68fa      	ldr	r2, [r7, #12]
 800e12e:	4413      	add	r3, r2
 800e130:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e132:	693b      	ldr	r3, [r7, #16]
 800e134:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	0a5b      	lsrs	r3, r3, #9
 800e13a:	4413      	add	r3, r2
 800e13c:	4619      	mov	r1, r3
 800e13e:	6938      	ldr	r0, [r7, #16]
 800e140:	f7ff ff14 	bl	800df6c <move_window>
 800e144:	4603      	mov	r3, r0
 800e146:	2b00      	cmp	r3, #0
 800e148:	d167      	bne.n	800e21a <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	1c5a      	adds	r2, r3, #1
 800e14e:	60fa      	str	r2, [r7, #12]
 800e150:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e154:	693a      	ldr	r2, [r7, #16]
 800e156:	4413      	add	r3, r2
 800e158:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e15c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e15e:	693b      	ldr	r3, [r7, #16]
 800e160:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e162:	68fb      	ldr	r3, [r7, #12]
 800e164:	0a5b      	lsrs	r3, r3, #9
 800e166:	4413      	add	r3, r2
 800e168:	4619      	mov	r1, r3
 800e16a:	6938      	ldr	r0, [r7, #16]
 800e16c:	f7ff fefe 	bl	800df6c <move_window>
 800e170:	4603      	mov	r3, r0
 800e172:	2b00      	cmp	r3, #0
 800e174:	d153      	bne.n	800e21e <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e17c:	693a      	ldr	r2, [r7, #16]
 800e17e:	4413      	add	r3, r2
 800e180:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e184:	021b      	lsls	r3, r3, #8
 800e186:	461a      	mov	r2, r3
 800e188:	68bb      	ldr	r3, [r7, #8]
 800e18a:	4313      	orrs	r3, r2
 800e18c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800e18e:	683b      	ldr	r3, [r7, #0]
 800e190:	f003 0301 	and.w	r3, r3, #1
 800e194:	2b00      	cmp	r3, #0
 800e196:	d002      	beq.n	800e19e <get_fat+0xbc>
 800e198:	68bb      	ldr	r3, [r7, #8]
 800e19a:	091b      	lsrs	r3, r3, #4
 800e19c:	e002      	b.n	800e1a4 <get_fat+0xc2>
 800e19e:	68bb      	ldr	r3, [r7, #8]
 800e1a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e1a4:	617b      	str	r3, [r7, #20]
			break;
 800e1a6:	e03f      	b.n	800e228 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e1a8:	693b      	ldr	r3, [r7, #16]
 800e1aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e1ac:	683b      	ldr	r3, [r7, #0]
 800e1ae:	0a1b      	lsrs	r3, r3, #8
 800e1b0:	4413      	add	r3, r2
 800e1b2:	4619      	mov	r1, r3
 800e1b4:	6938      	ldr	r0, [r7, #16]
 800e1b6:	f7ff fed9 	bl	800df6c <move_window>
 800e1ba:	4603      	mov	r3, r0
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d130      	bne.n	800e222 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800e1c0:	693b      	ldr	r3, [r7, #16]
 800e1c2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e1c6:	683b      	ldr	r3, [r7, #0]
 800e1c8:	005b      	lsls	r3, r3, #1
 800e1ca:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800e1ce:	4413      	add	r3, r2
 800e1d0:	4618      	mov	r0, r3
 800e1d2:	f7ff fc1b 	bl	800da0c <ld_word>
 800e1d6:	4603      	mov	r3, r0
 800e1d8:	617b      	str	r3, [r7, #20]
			break;
 800e1da:	e025      	b.n	800e228 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e1dc:	693b      	ldr	r3, [r7, #16]
 800e1de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e1e0:	683b      	ldr	r3, [r7, #0]
 800e1e2:	09db      	lsrs	r3, r3, #7
 800e1e4:	4413      	add	r3, r2
 800e1e6:	4619      	mov	r1, r3
 800e1e8:	6938      	ldr	r0, [r7, #16]
 800e1ea:	f7ff febf 	bl	800df6c <move_window>
 800e1ee:	4603      	mov	r3, r0
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d118      	bne.n	800e226 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e1f4:	693b      	ldr	r3, [r7, #16]
 800e1f6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e1fa:	683b      	ldr	r3, [r7, #0]
 800e1fc:	009b      	lsls	r3, r3, #2
 800e1fe:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800e202:	4413      	add	r3, r2
 800e204:	4618      	mov	r0, r3
 800e206:	f7ff fc19 	bl	800da3c <ld_dword>
 800e20a:	4603      	mov	r3, r0
 800e20c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800e210:	617b      	str	r3, [r7, #20]
			break;
 800e212:	e009      	b.n	800e228 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800e214:	2301      	movs	r3, #1
 800e216:	617b      	str	r3, [r7, #20]
 800e218:	e006      	b.n	800e228 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e21a:	bf00      	nop
 800e21c:	e004      	b.n	800e228 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e21e:	bf00      	nop
 800e220:	e002      	b.n	800e228 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e222:	bf00      	nop
 800e224:	e000      	b.n	800e228 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e226:	bf00      	nop
		}
	}

	return val;
 800e228:	697b      	ldr	r3, [r7, #20]
}
 800e22a:	4618      	mov	r0, r3
 800e22c:	3718      	adds	r7, #24
 800e22e:	46bd      	mov	sp, r7
 800e230:	bd80      	pop	{r7, pc}

0800e232 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800e232:	b590      	push	{r4, r7, lr}
 800e234:	b089      	sub	sp, #36	; 0x24
 800e236:	af00      	add	r7, sp, #0
 800e238:	60f8      	str	r0, [r7, #12]
 800e23a:	60b9      	str	r1, [r7, #8]
 800e23c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800e23e:	2302      	movs	r3, #2
 800e240:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800e242:	68bb      	ldr	r3, [r7, #8]
 800e244:	2b01      	cmp	r3, #1
 800e246:	f240 80d9 	bls.w	800e3fc <put_fat+0x1ca>
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	699b      	ldr	r3, [r3, #24]
 800e24e:	68ba      	ldr	r2, [r7, #8]
 800e250:	429a      	cmp	r2, r3
 800e252:	f080 80d3 	bcs.w	800e3fc <put_fat+0x1ca>
		switch (fs->fs_type) {
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	781b      	ldrb	r3, [r3, #0]
 800e25a:	2b03      	cmp	r3, #3
 800e25c:	f000 8096 	beq.w	800e38c <put_fat+0x15a>
 800e260:	2b03      	cmp	r3, #3
 800e262:	f300 80cb 	bgt.w	800e3fc <put_fat+0x1ca>
 800e266:	2b01      	cmp	r3, #1
 800e268:	d002      	beq.n	800e270 <put_fat+0x3e>
 800e26a:	2b02      	cmp	r3, #2
 800e26c:	d06e      	beq.n	800e34c <put_fat+0x11a>
 800e26e:	e0c5      	b.n	800e3fc <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800e270:	68bb      	ldr	r3, [r7, #8]
 800e272:	61bb      	str	r3, [r7, #24]
 800e274:	69bb      	ldr	r3, [r7, #24]
 800e276:	085b      	lsrs	r3, r3, #1
 800e278:	69ba      	ldr	r2, [r7, #24]
 800e27a:	4413      	add	r3, r2
 800e27c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e27e:	68fb      	ldr	r3, [r7, #12]
 800e280:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e282:	69bb      	ldr	r3, [r7, #24]
 800e284:	0a5b      	lsrs	r3, r3, #9
 800e286:	4413      	add	r3, r2
 800e288:	4619      	mov	r1, r3
 800e28a:	68f8      	ldr	r0, [r7, #12]
 800e28c:	f7ff fe6e 	bl	800df6c <move_window>
 800e290:	4603      	mov	r3, r0
 800e292:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e294:	7ffb      	ldrb	r3, [r7, #31]
 800e296:	2b00      	cmp	r3, #0
 800e298:	f040 80a9 	bne.w	800e3ee <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e2a2:	69bb      	ldr	r3, [r7, #24]
 800e2a4:	1c59      	adds	r1, r3, #1
 800e2a6:	61b9      	str	r1, [r7, #24]
 800e2a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e2ac:	4413      	add	r3, r2
 800e2ae:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800e2b0:	68bb      	ldr	r3, [r7, #8]
 800e2b2:	f003 0301 	and.w	r3, r3, #1
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d00d      	beq.n	800e2d6 <put_fat+0xa4>
 800e2ba:	697b      	ldr	r3, [r7, #20]
 800e2bc:	781b      	ldrb	r3, [r3, #0]
 800e2be:	b25b      	sxtb	r3, r3
 800e2c0:	f003 030f 	and.w	r3, r3, #15
 800e2c4:	b25a      	sxtb	r2, r3
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	b2db      	uxtb	r3, r3
 800e2ca:	011b      	lsls	r3, r3, #4
 800e2cc:	b25b      	sxtb	r3, r3
 800e2ce:	4313      	orrs	r3, r2
 800e2d0:	b25b      	sxtb	r3, r3
 800e2d2:	b2db      	uxtb	r3, r3
 800e2d4:	e001      	b.n	800e2da <put_fat+0xa8>
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	b2db      	uxtb	r3, r3
 800e2da:	697a      	ldr	r2, [r7, #20]
 800e2dc:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800e2de:	68fb      	ldr	r3, [r7, #12]
 800e2e0:	2201      	movs	r2, #1
 800e2e2:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e2e8:	69bb      	ldr	r3, [r7, #24]
 800e2ea:	0a5b      	lsrs	r3, r3, #9
 800e2ec:	4413      	add	r3, r2
 800e2ee:	4619      	mov	r1, r3
 800e2f0:	68f8      	ldr	r0, [r7, #12]
 800e2f2:	f7ff fe3b 	bl	800df6c <move_window>
 800e2f6:	4603      	mov	r3, r0
 800e2f8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e2fa:	7ffb      	ldrb	r3, [r7, #31]
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d178      	bne.n	800e3f2 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800e300:	68fb      	ldr	r3, [r7, #12]
 800e302:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e306:	69bb      	ldr	r3, [r7, #24]
 800e308:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e30c:	4413      	add	r3, r2
 800e30e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800e310:	68bb      	ldr	r3, [r7, #8]
 800e312:	f003 0301 	and.w	r3, r3, #1
 800e316:	2b00      	cmp	r3, #0
 800e318:	d003      	beq.n	800e322 <put_fat+0xf0>
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	091b      	lsrs	r3, r3, #4
 800e31e:	b2db      	uxtb	r3, r3
 800e320:	e00e      	b.n	800e340 <put_fat+0x10e>
 800e322:	697b      	ldr	r3, [r7, #20]
 800e324:	781b      	ldrb	r3, [r3, #0]
 800e326:	b25b      	sxtb	r3, r3
 800e328:	f023 030f 	bic.w	r3, r3, #15
 800e32c:	b25a      	sxtb	r2, r3
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	0a1b      	lsrs	r3, r3, #8
 800e332:	b25b      	sxtb	r3, r3
 800e334:	f003 030f 	and.w	r3, r3, #15
 800e338:	b25b      	sxtb	r3, r3
 800e33a:	4313      	orrs	r3, r2
 800e33c:	b25b      	sxtb	r3, r3
 800e33e:	b2db      	uxtb	r3, r3
 800e340:	697a      	ldr	r2, [r7, #20]
 800e342:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	2201      	movs	r2, #1
 800e348:	70da      	strb	r2, [r3, #3]
			break;
 800e34a:	e057      	b.n	800e3fc <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e350:	68bb      	ldr	r3, [r7, #8]
 800e352:	0a1b      	lsrs	r3, r3, #8
 800e354:	4413      	add	r3, r2
 800e356:	4619      	mov	r1, r3
 800e358:	68f8      	ldr	r0, [r7, #12]
 800e35a:	f7ff fe07 	bl	800df6c <move_window>
 800e35e:	4603      	mov	r3, r0
 800e360:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e362:	7ffb      	ldrb	r3, [r7, #31]
 800e364:	2b00      	cmp	r3, #0
 800e366:	d146      	bne.n	800e3f6 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e36e:	68bb      	ldr	r3, [r7, #8]
 800e370:	005b      	lsls	r3, r3, #1
 800e372:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800e376:	4413      	add	r3, r2
 800e378:	687a      	ldr	r2, [r7, #4]
 800e37a:	b292      	uxth	r2, r2
 800e37c:	4611      	mov	r1, r2
 800e37e:	4618      	mov	r0, r3
 800e380:	f7ff fb7f 	bl	800da82 <st_word>
			fs->wflag = 1;
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	2201      	movs	r2, #1
 800e388:	70da      	strb	r2, [r3, #3]
			break;
 800e38a:	e037      	b.n	800e3fc <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800e38c:	68fb      	ldr	r3, [r7, #12]
 800e38e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e390:	68bb      	ldr	r3, [r7, #8]
 800e392:	09db      	lsrs	r3, r3, #7
 800e394:	4413      	add	r3, r2
 800e396:	4619      	mov	r1, r3
 800e398:	68f8      	ldr	r0, [r7, #12]
 800e39a:	f7ff fde7 	bl	800df6c <move_window>
 800e39e:	4603      	mov	r3, r0
 800e3a0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e3a2:	7ffb      	ldrb	r3, [r7, #31]
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d128      	bne.n	800e3fa <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800e3ae:	68fb      	ldr	r3, [r7, #12]
 800e3b0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e3b4:	68bb      	ldr	r3, [r7, #8]
 800e3b6:	009b      	lsls	r3, r3, #2
 800e3b8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800e3bc:	4413      	add	r3, r2
 800e3be:	4618      	mov	r0, r3
 800e3c0:	f7ff fb3c 	bl	800da3c <ld_dword>
 800e3c4:	4603      	mov	r3, r0
 800e3c6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800e3ca:	4323      	orrs	r3, r4
 800e3cc:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800e3ce:	68fb      	ldr	r3, [r7, #12]
 800e3d0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e3d4:	68bb      	ldr	r3, [r7, #8]
 800e3d6:	009b      	lsls	r3, r3, #2
 800e3d8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800e3dc:	4413      	add	r3, r2
 800e3de:	6879      	ldr	r1, [r7, #4]
 800e3e0:	4618      	mov	r0, r3
 800e3e2:	f7ff fb69 	bl	800dab8 <st_dword>
			fs->wflag = 1;
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	2201      	movs	r2, #1
 800e3ea:	70da      	strb	r2, [r3, #3]
			break;
 800e3ec:	e006      	b.n	800e3fc <put_fat+0x1ca>
			if (res != FR_OK) break;
 800e3ee:	bf00      	nop
 800e3f0:	e004      	b.n	800e3fc <put_fat+0x1ca>
			if (res != FR_OK) break;
 800e3f2:	bf00      	nop
 800e3f4:	e002      	b.n	800e3fc <put_fat+0x1ca>
			if (res != FR_OK) break;
 800e3f6:	bf00      	nop
 800e3f8:	e000      	b.n	800e3fc <put_fat+0x1ca>
			if (res != FR_OK) break;
 800e3fa:	bf00      	nop
		}
	}
	return res;
 800e3fc:	7ffb      	ldrb	r3, [r7, #31]
}
 800e3fe:	4618      	mov	r0, r3
 800e400:	3724      	adds	r7, #36	; 0x24
 800e402:	46bd      	mov	sp, r7
 800e404:	bd90      	pop	{r4, r7, pc}

0800e406 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800e406:	b580      	push	{r7, lr}
 800e408:	b088      	sub	sp, #32
 800e40a:	af00      	add	r7, sp, #0
 800e40c:	60f8      	str	r0, [r7, #12]
 800e40e:	60b9      	str	r1, [r7, #8]
 800e410:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800e412:	2300      	movs	r3, #0
 800e414:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800e41c:	68bb      	ldr	r3, [r7, #8]
 800e41e:	2b01      	cmp	r3, #1
 800e420:	d904      	bls.n	800e42c <remove_chain+0x26>
 800e422:	69bb      	ldr	r3, [r7, #24]
 800e424:	699b      	ldr	r3, [r3, #24]
 800e426:	68ba      	ldr	r2, [r7, #8]
 800e428:	429a      	cmp	r2, r3
 800e42a:	d301      	bcc.n	800e430 <remove_chain+0x2a>
 800e42c:	2302      	movs	r3, #2
 800e42e:	e04b      	b.n	800e4c8 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	2b00      	cmp	r3, #0
 800e434:	d00c      	beq.n	800e450 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800e436:	f04f 32ff 	mov.w	r2, #4294967295
 800e43a:	6879      	ldr	r1, [r7, #4]
 800e43c:	69b8      	ldr	r0, [r7, #24]
 800e43e:	f7ff fef8 	bl	800e232 <put_fat>
 800e442:	4603      	mov	r3, r0
 800e444:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800e446:	7ffb      	ldrb	r3, [r7, #31]
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d001      	beq.n	800e450 <remove_chain+0x4a>
 800e44c:	7ffb      	ldrb	r3, [r7, #31]
 800e44e:	e03b      	b.n	800e4c8 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800e450:	68b9      	ldr	r1, [r7, #8]
 800e452:	68f8      	ldr	r0, [r7, #12]
 800e454:	f7ff fe45 	bl	800e0e2 <get_fat>
 800e458:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800e45a:	697b      	ldr	r3, [r7, #20]
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d031      	beq.n	800e4c4 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800e460:	697b      	ldr	r3, [r7, #20]
 800e462:	2b01      	cmp	r3, #1
 800e464:	d101      	bne.n	800e46a <remove_chain+0x64>
 800e466:	2302      	movs	r3, #2
 800e468:	e02e      	b.n	800e4c8 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800e46a:	697b      	ldr	r3, [r7, #20]
 800e46c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e470:	d101      	bne.n	800e476 <remove_chain+0x70>
 800e472:	2301      	movs	r3, #1
 800e474:	e028      	b.n	800e4c8 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800e476:	2200      	movs	r2, #0
 800e478:	68b9      	ldr	r1, [r7, #8]
 800e47a:	69b8      	ldr	r0, [r7, #24]
 800e47c:	f7ff fed9 	bl	800e232 <put_fat>
 800e480:	4603      	mov	r3, r0
 800e482:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800e484:	7ffb      	ldrb	r3, [r7, #31]
 800e486:	2b00      	cmp	r3, #0
 800e488:	d001      	beq.n	800e48e <remove_chain+0x88>
 800e48a:	7ffb      	ldrb	r3, [r7, #31]
 800e48c:	e01c      	b.n	800e4c8 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800e48e:	69bb      	ldr	r3, [r7, #24]
 800e490:	695a      	ldr	r2, [r3, #20]
 800e492:	69bb      	ldr	r3, [r7, #24]
 800e494:	699b      	ldr	r3, [r3, #24]
 800e496:	3b02      	subs	r3, #2
 800e498:	429a      	cmp	r2, r3
 800e49a:	d20b      	bcs.n	800e4b4 <remove_chain+0xae>
			fs->free_clst++;
 800e49c:	69bb      	ldr	r3, [r7, #24]
 800e49e:	695b      	ldr	r3, [r3, #20]
 800e4a0:	1c5a      	adds	r2, r3, #1
 800e4a2:	69bb      	ldr	r3, [r7, #24]
 800e4a4:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800e4a6:	69bb      	ldr	r3, [r7, #24]
 800e4a8:	791b      	ldrb	r3, [r3, #4]
 800e4aa:	f043 0301 	orr.w	r3, r3, #1
 800e4ae:	b2da      	uxtb	r2, r3
 800e4b0:	69bb      	ldr	r3, [r7, #24]
 800e4b2:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800e4b4:	697b      	ldr	r3, [r7, #20]
 800e4b6:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800e4b8:	69bb      	ldr	r3, [r7, #24]
 800e4ba:	699b      	ldr	r3, [r3, #24]
 800e4bc:	68ba      	ldr	r2, [r7, #8]
 800e4be:	429a      	cmp	r2, r3
 800e4c0:	d3c6      	bcc.n	800e450 <remove_chain+0x4a>
 800e4c2:	e000      	b.n	800e4c6 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800e4c4:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800e4c6:	2300      	movs	r3, #0
}
 800e4c8:	4618      	mov	r0, r3
 800e4ca:	3720      	adds	r7, #32
 800e4cc:	46bd      	mov	sp, r7
 800e4ce:	bd80      	pop	{r7, pc}

0800e4d0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800e4d0:	b580      	push	{r7, lr}
 800e4d2:	b088      	sub	sp, #32
 800e4d4:	af00      	add	r7, sp, #0
 800e4d6:	6078      	str	r0, [r7, #4]
 800e4d8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800e4e0:	683b      	ldr	r3, [r7, #0]
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d10d      	bne.n	800e502 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800e4e6:	693b      	ldr	r3, [r7, #16]
 800e4e8:	691b      	ldr	r3, [r3, #16]
 800e4ea:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800e4ec:	69bb      	ldr	r3, [r7, #24]
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d004      	beq.n	800e4fc <create_chain+0x2c>
 800e4f2:	693b      	ldr	r3, [r7, #16]
 800e4f4:	699b      	ldr	r3, [r3, #24]
 800e4f6:	69ba      	ldr	r2, [r7, #24]
 800e4f8:	429a      	cmp	r2, r3
 800e4fa:	d31b      	bcc.n	800e534 <create_chain+0x64>
 800e4fc:	2301      	movs	r3, #1
 800e4fe:	61bb      	str	r3, [r7, #24]
 800e500:	e018      	b.n	800e534 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800e502:	6839      	ldr	r1, [r7, #0]
 800e504:	6878      	ldr	r0, [r7, #4]
 800e506:	f7ff fdec 	bl	800e0e2 <get_fat>
 800e50a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	2b01      	cmp	r3, #1
 800e510:	d801      	bhi.n	800e516 <create_chain+0x46>
 800e512:	2301      	movs	r3, #1
 800e514:	e070      	b.n	800e5f8 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e51c:	d101      	bne.n	800e522 <create_chain+0x52>
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	e06a      	b.n	800e5f8 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800e522:	693b      	ldr	r3, [r7, #16]
 800e524:	699b      	ldr	r3, [r3, #24]
 800e526:	68fa      	ldr	r2, [r7, #12]
 800e528:	429a      	cmp	r2, r3
 800e52a:	d201      	bcs.n	800e530 <create_chain+0x60>
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	e063      	b.n	800e5f8 <create_chain+0x128>
		scl = clst;
 800e530:	683b      	ldr	r3, [r7, #0]
 800e532:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800e534:	69bb      	ldr	r3, [r7, #24]
 800e536:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800e538:	69fb      	ldr	r3, [r7, #28]
 800e53a:	3301      	adds	r3, #1
 800e53c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800e53e:	693b      	ldr	r3, [r7, #16]
 800e540:	699b      	ldr	r3, [r3, #24]
 800e542:	69fa      	ldr	r2, [r7, #28]
 800e544:	429a      	cmp	r2, r3
 800e546:	d307      	bcc.n	800e558 <create_chain+0x88>
				ncl = 2;
 800e548:	2302      	movs	r3, #2
 800e54a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800e54c:	69fa      	ldr	r2, [r7, #28]
 800e54e:	69bb      	ldr	r3, [r7, #24]
 800e550:	429a      	cmp	r2, r3
 800e552:	d901      	bls.n	800e558 <create_chain+0x88>
 800e554:	2300      	movs	r3, #0
 800e556:	e04f      	b.n	800e5f8 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800e558:	69f9      	ldr	r1, [r7, #28]
 800e55a:	6878      	ldr	r0, [r7, #4]
 800e55c:	f7ff fdc1 	bl	800e0e2 <get_fat>
 800e560:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	2b00      	cmp	r3, #0
 800e566:	d00e      	beq.n	800e586 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800e568:	68fb      	ldr	r3, [r7, #12]
 800e56a:	2b01      	cmp	r3, #1
 800e56c:	d003      	beq.n	800e576 <create_chain+0xa6>
 800e56e:	68fb      	ldr	r3, [r7, #12]
 800e570:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e574:	d101      	bne.n	800e57a <create_chain+0xaa>
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	e03e      	b.n	800e5f8 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800e57a:	69fa      	ldr	r2, [r7, #28]
 800e57c:	69bb      	ldr	r3, [r7, #24]
 800e57e:	429a      	cmp	r2, r3
 800e580:	d1da      	bne.n	800e538 <create_chain+0x68>
 800e582:	2300      	movs	r3, #0
 800e584:	e038      	b.n	800e5f8 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800e586:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800e588:	f04f 32ff 	mov.w	r2, #4294967295
 800e58c:	69f9      	ldr	r1, [r7, #28]
 800e58e:	6938      	ldr	r0, [r7, #16]
 800e590:	f7ff fe4f 	bl	800e232 <put_fat>
 800e594:	4603      	mov	r3, r0
 800e596:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800e598:	7dfb      	ldrb	r3, [r7, #23]
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d109      	bne.n	800e5b2 <create_chain+0xe2>
 800e59e:	683b      	ldr	r3, [r7, #0]
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d006      	beq.n	800e5b2 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800e5a4:	69fa      	ldr	r2, [r7, #28]
 800e5a6:	6839      	ldr	r1, [r7, #0]
 800e5a8:	6938      	ldr	r0, [r7, #16]
 800e5aa:	f7ff fe42 	bl	800e232 <put_fat>
 800e5ae:	4603      	mov	r3, r0
 800e5b0:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800e5b2:	7dfb      	ldrb	r3, [r7, #23]
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d116      	bne.n	800e5e6 <create_chain+0x116>
		fs->last_clst = ncl;
 800e5b8:	693b      	ldr	r3, [r7, #16]
 800e5ba:	69fa      	ldr	r2, [r7, #28]
 800e5bc:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800e5be:	693b      	ldr	r3, [r7, #16]
 800e5c0:	695a      	ldr	r2, [r3, #20]
 800e5c2:	693b      	ldr	r3, [r7, #16]
 800e5c4:	699b      	ldr	r3, [r3, #24]
 800e5c6:	3b02      	subs	r3, #2
 800e5c8:	429a      	cmp	r2, r3
 800e5ca:	d804      	bhi.n	800e5d6 <create_chain+0x106>
 800e5cc:	693b      	ldr	r3, [r7, #16]
 800e5ce:	695b      	ldr	r3, [r3, #20]
 800e5d0:	1e5a      	subs	r2, r3, #1
 800e5d2:	693b      	ldr	r3, [r7, #16]
 800e5d4:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800e5d6:	693b      	ldr	r3, [r7, #16]
 800e5d8:	791b      	ldrb	r3, [r3, #4]
 800e5da:	f043 0301 	orr.w	r3, r3, #1
 800e5de:	b2da      	uxtb	r2, r3
 800e5e0:	693b      	ldr	r3, [r7, #16]
 800e5e2:	711a      	strb	r2, [r3, #4]
 800e5e4:	e007      	b.n	800e5f6 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800e5e6:	7dfb      	ldrb	r3, [r7, #23]
 800e5e8:	2b01      	cmp	r3, #1
 800e5ea:	d102      	bne.n	800e5f2 <create_chain+0x122>
 800e5ec:	f04f 33ff 	mov.w	r3, #4294967295
 800e5f0:	e000      	b.n	800e5f4 <create_chain+0x124>
 800e5f2:	2301      	movs	r3, #1
 800e5f4:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800e5f6:	69fb      	ldr	r3, [r7, #28]
}
 800e5f8:	4618      	mov	r0, r3
 800e5fa:	3720      	adds	r7, #32
 800e5fc:	46bd      	mov	sp, r7
 800e5fe:	bd80      	pop	{r7, pc}

0800e600 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800e600:	b480      	push	{r7}
 800e602:	b087      	sub	sp, #28
 800e604:	af00      	add	r7, sp, #0
 800e606:	6078      	str	r0, [r7, #4]
 800e608:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	681b      	ldr	r3, [r3, #0]
 800e60e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e614:	3304      	adds	r3, #4
 800e616:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800e618:	683b      	ldr	r3, [r7, #0]
 800e61a:	0a5b      	lsrs	r3, r3, #9
 800e61c:	68fa      	ldr	r2, [r7, #12]
 800e61e:	8952      	ldrh	r2, [r2, #10]
 800e620:	fbb3 f3f2 	udiv	r3, r3, r2
 800e624:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800e626:	693b      	ldr	r3, [r7, #16]
 800e628:	1d1a      	adds	r2, r3, #4
 800e62a:	613a      	str	r2, [r7, #16]
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800e630:	68bb      	ldr	r3, [r7, #8]
 800e632:	2b00      	cmp	r3, #0
 800e634:	d101      	bne.n	800e63a <clmt_clust+0x3a>
 800e636:	2300      	movs	r3, #0
 800e638:	e010      	b.n	800e65c <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800e63a:	697a      	ldr	r2, [r7, #20]
 800e63c:	68bb      	ldr	r3, [r7, #8]
 800e63e:	429a      	cmp	r2, r3
 800e640:	d307      	bcc.n	800e652 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800e642:	697a      	ldr	r2, [r7, #20]
 800e644:	68bb      	ldr	r3, [r7, #8]
 800e646:	1ad3      	subs	r3, r2, r3
 800e648:	617b      	str	r3, [r7, #20]
 800e64a:	693b      	ldr	r3, [r7, #16]
 800e64c:	3304      	adds	r3, #4
 800e64e:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800e650:	e7e9      	b.n	800e626 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800e652:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800e654:	693b      	ldr	r3, [r7, #16]
 800e656:	681a      	ldr	r2, [r3, #0]
 800e658:	697b      	ldr	r3, [r7, #20]
 800e65a:	4413      	add	r3, r2
}
 800e65c:	4618      	mov	r0, r3
 800e65e:	371c      	adds	r7, #28
 800e660:	46bd      	mov	sp, r7
 800e662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e666:	4770      	bx	lr

0800e668 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800e668:	b580      	push	{r7, lr}
 800e66a:	b086      	sub	sp, #24
 800e66c:	af00      	add	r7, sp, #0
 800e66e:	6078      	str	r0, [r7, #4]
 800e670:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800e678:	683b      	ldr	r3, [r7, #0]
 800e67a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e67e:	d204      	bcs.n	800e68a <dir_sdi+0x22>
 800e680:	683b      	ldr	r3, [r7, #0]
 800e682:	f003 031f 	and.w	r3, r3, #31
 800e686:	2b00      	cmp	r3, #0
 800e688:	d001      	beq.n	800e68e <dir_sdi+0x26>
		return FR_INT_ERR;
 800e68a:	2302      	movs	r3, #2
 800e68c:	e063      	b.n	800e756 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	683a      	ldr	r2, [r7, #0]
 800e692:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	689b      	ldr	r3, [r3, #8]
 800e698:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800e69a:	697b      	ldr	r3, [r7, #20]
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d106      	bne.n	800e6ae <dir_sdi+0x46>
 800e6a0:	693b      	ldr	r3, [r7, #16]
 800e6a2:	781b      	ldrb	r3, [r3, #0]
 800e6a4:	2b02      	cmp	r3, #2
 800e6a6:	d902      	bls.n	800e6ae <dir_sdi+0x46>
		clst = fs->dirbase;
 800e6a8:	693b      	ldr	r3, [r7, #16]
 800e6aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e6ac:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800e6ae:	697b      	ldr	r3, [r7, #20]
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d10c      	bne.n	800e6ce <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800e6b4:	683b      	ldr	r3, [r7, #0]
 800e6b6:	095b      	lsrs	r3, r3, #5
 800e6b8:	693a      	ldr	r2, [r7, #16]
 800e6ba:	8912      	ldrh	r2, [r2, #8]
 800e6bc:	4293      	cmp	r3, r2
 800e6be:	d301      	bcc.n	800e6c4 <dir_sdi+0x5c>
 800e6c0:	2302      	movs	r3, #2
 800e6c2:	e048      	b.n	800e756 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800e6c4:	693b      	ldr	r3, [r7, #16]
 800e6c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	61da      	str	r2, [r3, #28]
 800e6cc:	e029      	b.n	800e722 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800e6ce:	693b      	ldr	r3, [r7, #16]
 800e6d0:	895b      	ldrh	r3, [r3, #10]
 800e6d2:	025b      	lsls	r3, r3, #9
 800e6d4:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e6d6:	e019      	b.n	800e70c <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	6979      	ldr	r1, [r7, #20]
 800e6dc:	4618      	mov	r0, r3
 800e6de:	f7ff fd00 	bl	800e0e2 <get_fat>
 800e6e2:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e6e4:	697b      	ldr	r3, [r7, #20]
 800e6e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6ea:	d101      	bne.n	800e6f0 <dir_sdi+0x88>
 800e6ec:	2301      	movs	r3, #1
 800e6ee:	e032      	b.n	800e756 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800e6f0:	697b      	ldr	r3, [r7, #20]
 800e6f2:	2b01      	cmp	r3, #1
 800e6f4:	d904      	bls.n	800e700 <dir_sdi+0x98>
 800e6f6:	693b      	ldr	r3, [r7, #16]
 800e6f8:	699b      	ldr	r3, [r3, #24]
 800e6fa:	697a      	ldr	r2, [r7, #20]
 800e6fc:	429a      	cmp	r2, r3
 800e6fe:	d301      	bcc.n	800e704 <dir_sdi+0x9c>
 800e700:	2302      	movs	r3, #2
 800e702:	e028      	b.n	800e756 <dir_sdi+0xee>
			ofs -= csz;
 800e704:	683a      	ldr	r2, [r7, #0]
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	1ad3      	subs	r3, r2, r3
 800e70a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e70c:	683a      	ldr	r2, [r7, #0]
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	429a      	cmp	r2, r3
 800e712:	d2e1      	bcs.n	800e6d8 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800e714:	6979      	ldr	r1, [r7, #20]
 800e716:	6938      	ldr	r0, [r7, #16]
 800e718:	f7ff fcc4 	bl	800e0a4 <clust2sect>
 800e71c:	4602      	mov	r2, r0
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	697a      	ldr	r2, [r7, #20]
 800e726:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	69db      	ldr	r3, [r3, #28]
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	d101      	bne.n	800e734 <dir_sdi+0xcc>
 800e730:	2302      	movs	r3, #2
 800e732:	e010      	b.n	800e756 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	69da      	ldr	r2, [r3, #28]
 800e738:	683b      	ldr	r3, [r7, #0]
 800e73a:	0a5b      	lsrs	r3, r3, #9
 800e73c:	441a      	add	r2, r3
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800e742:	693b      	ldr	r3, [r7, #16]
 800e744:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e748:	683b      	ldr	r3, [r7, #0]
 800e74a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e74e:	441a      	add	r2, r3
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800e754:	2300      	movs	r3, #0
}
 800e756:	4618      	mov	r0, r3
 800e758:	3718      	adds	r7, #24
 800e75a:	46bd      	mov	sp, r7
 800e75c:	bd80      	pop	{r7, pc}

0800e75e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800e75e:	b580      	push	{r7, lr}
 800e760:	b086      	sub	sp, #24
 800e762:	af00      	add	r7, sp, #0
 800e764:	6078      	str	r0, [r7, #4]
 800e766:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	695b      	ldr	r3, [r3, #20]
 800e772:	3320      	adds	r3, #32
 800e774:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	69db      	ldr	r3, [r3, #28]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d003      	beq.n	800e786 <dir_next+0x28>
 800e77e:	68bb      	ldr	r3, [r7, #8]
 800e780:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e784:	d301      	bcc.n	800e78a <dir_next+0x2c>
 800e786:	2304      	movs	r3, #4
 800e788:	e0aa      	b.n	800e8e0 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800e78a:	68bb      	ldr	r3, [r7, #8]
 800e78c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e790:	2b00      	cmp	r3, #0
 800e792:	f040 8098 	bne.w	800e8c6 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	69db      	ldr	r3, [r3, #28]
 800e79a:	1c5a      	adds	r2, r3, #1
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	699b      	ldr	r3, [r3, #24]
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d10b      	bne.n	800e7c0 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800e7a8:	68bb      	ldr	r3, [r7, #8]
 800e7aa:	095b      	lsrs	r3, r3, #5
 800e7ac:	68fa      	ldr	r2, [r7, #12]
 800e7ae:	8912      	ldrh	r2, [r2, #8]
 800e7b0:	4293      	cmp	r3, r2
 800e7b2:	f0c0 8088 	bcc.w	800e8c6 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	2200      	movs	r2, #0
 800e7ba:	61da      	str	r2, [r3, #28]
 800e7bc:	2304      	movs	r3, #4
 800e7be:	e08f      	b.n	800e8e0 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800e7c0:	68bb      	ldr	r3, [r7, #8]
 800e7c2:	0a5b      	lsrs	r3, r3, #9
 800e7c4:	68fa      	ldr	r2, [r7, #12]
 800e7c6:	8952      	ldrh	r2, [r2, #10]
 800e7c8:	3a01      	subs	r2, #1
 800e7ca:	4013      	ands	r3, r2
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d17a      	bne.n	800e8c6 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800e7d0:	687a      	ldr	r2, [r7, #4]
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	699b      	ldr	r3, [r3, #24]
 800e7d6:	4619      	mov	r1, r3
 800e7d8:	4610      	mov	r0, r2
 800e7da:	f7ff fc82 	bl	800e0e2 <get_fat>
 800e7de:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800e7e0:	697b      	ldr	r3, [r7, #20]
 800e7e2:	2b01      	cmp	r3, #1
 800e7e4:	d801      	bhi.n	800e7ea <dir_next+0x8c>
 800e7e6:	2302      	movs	r3, #2
 800e7e8:	e07a      	b.n	800e8e0 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800e7ea:	697b      	ldr	r3, [r7, #20]
 800e7ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7f0:	d101      	bne.n	800e7f6 <dir_next+0x98>
 800e7f2:	2301      	movs	r3, #1
 800e7f4:	e074      	b.n	800e8e0 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	699b      	ldr	r3, [r3, #24]
 800e7fa:	697a      	ldr	r2, [r7, #20]
 800e7fc:	429a      	cmp	r2, r3
 800e7fe:	d358      	bcc.n	800e8b2 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800e800:	683b      	ldr	r3, [r7, #0]
 800e802:	2b00      	cmp	r3, #0
 800e804:	d104      	bne.n	800e810 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	2200      	movs	r2, #0
 800e80a:	61da      	str	r2, [r3, #28]
 800e80c:	2304      	movs	r3, #4
 800e80e:	e067      	b.n	800e8e0 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800e810:	687a      	ldr	r2, [r7, #4]
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	699b      	ldr	r3, [r3, #24]
 800e816:	4619      	mov	r1, r3
 800e818:	4610      	mov	r0, r2
 800e81a:	f7ff fe59 	bl	800e4d0 <create_chain>
 800e81e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800e820:	697b      	ldr	r3, [r7, #20]
 800e822:	2b00      	cmp	r3, #0
 800e824:	d101      	bne.n	800e82a <dir_next+0xcc>
 800e826:	2307      	movs	r3, #7
 800e828:	e05a      	b.n	800e8e0 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800e82a:	697b      	ldr	r3, [r7, #20]
 800e82c:	2b01      	cmp	r3, #1
 800e82e:	d101      	bne.n	800e834 <dir_next+0xd6>
 800e830:	2302      	movs	r3, #2
 800e832:	e055      	b.n	800e8e0 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e834:	697b      	ldr	r3, [r7, #20]
 800e836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e83a:	d101      	bne.n	800e840 <dir_next+0xe2>
 800e83c:	2301      	movs	r3, #1
 800e83e:	e04f      	b.n	800e8e0 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800e840:	68f8      	ldr	r0, [r7, #12]
 800e842:	f7ff fb4f 	bl	800dee4 <sync_window>
 800e846:	4603      	mov	r3, r0
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d001      	beq.n	800e850 <dir_next+0xf2>
 800e84c:	2301      	movs	r3, #1
 800e84e:	e047      	b.n	800e8e0 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	3334      	adds	r3, #52	; 0x34
 800e854:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e858:	2100      	movs	r1, #0
 800e85a:	4618      	mov	r0, r3
 800e85c:	f7ff f979 	bl	800db52 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e860:	2300      	movs	r3, #0
 800e862:	613b      	str	r3, [r7, #16]
 800e864:	6979      	ldr	r1, [r7, #20]
 800e866:	68f8      	ldr	r0, [r7, #12]
 800e868:	f7ff fc1c 	bl	800e0a4 <clust2sect>
 800e86c:	4602      	mov	r2, r0
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	631a      	str	r2, [r3, #48]	; 0x30
 800e872:	e012      	b.n	800e89a <dir_next+0x13c>
						fs->wflag = 1;
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	2201      	movs	r2, #1
 800e878:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800e87a:	68f8      	ldr	r0, [r7, #12]
 800e87c:	f7ff fb32 	bl	800dee4 <sync_window>
 800e880:	4603      	mov	r3, r0
 800e882:	2b00      	cmp	r3, #0
 800e884:	d001      	beq.n	800e88a <dir_next+0x12c>
 800e886:	2301      	movs	r3, #1
 800e888:	e02a      	b.n	800e8e0 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e88a:	693b      	ldr	r3, [r7, #16]
 800e88c:	3301      	adds	r3, #1
 800e88e:	613b      	str	r3, [r7, #16]
 800e890:	68fb      	ldr	r3, [r7, #12]
 800e892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e894:	1c5a      	adds	r2, r3, #1
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	631a      	str	r2, [r3, #48]	; 0x30
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	895b      	ldrh	r3, [r3, #10]
 800e89e:	461a      	mov	r2, r3
 800e8a0:	693b      	ldr	r3, [r7, #16]
 800e8a2:	4293      	cmp	r3, r2
 800e8a4:	d3e6      	bcc.n	800e874 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e8aa:	693b      	ldr	r3, [r7, #16]
 800e8ac:	1ad2      	subs	r2, r2, r3
 800e8ae:	68fb      	ldr	r3, [r7, #12]
 800e8b0:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	697a      	ldr	r2, [r7, #20]
 800e8b6:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800e8b8:	6979      	ldr	r1, [r7, #20]
 800e8ba:	68f8      	ldr	r0, [r7, #12]
 800e8bc:	f7ff fbf2 	bl	800e0a4 <clust2sect>
 800e8c0:	4602      	mov	r2, r0
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	68ba      	ldr	r2, [r7, #8]
 800e8ca:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800e8cc:	68fb      	ldr	r3, [r7, #12]
 800e8ce:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e8d2:	68bb      	ldr	r3, [r7, #8]
 800e8d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e8d8:	441a      	add	r2, r3
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800e8de:	2300      	movs	r3, #0
}
 800e8e0:	4618      	mov	r0, r3
 800e8e2:	3718      	adds	r7, #24
 800e8e4:	46bd      	mov	sp, r7
 800e8e6:	bd80      	pop	{r7, pc}

0800e8e8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800e8e8:	b580      	push	{r7, lr}
 800e8ea:	b086      	sub	sp, #24
 800e8ec:	af00      	add	r7, sp, #0
 800e8ee:	6078      	str	r0, [r7, #4]
 800e8f0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	681b      	ldr	r3, [r3, #0]
 800e8f6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800e8f8:	2100      	movs	r1, #0
 800e8fa:	6878      	ldr	r0, [r7, #4]
 800e8fc:	f7ff feb4 	bl	800e668 <dir_sdi>
 800e900:	4603      	mov	r3, r0
 800e902:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e904:	7dfb      	ldrb	r3, [r7, #23]
 800e906:	2b00      	cmp	r3, #0
 800e908:	d12b      	bne.n	800e962 <dir_alloc+0x7a>
		n = 0;
 800e90a:	2300      	movs	r3, #0
 800e90c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	69db      	ldr	r3, [r3, #28]
 800e912:	4619      	mov	r1, r3
 800e914:	68f8      	ldr	r0, [r7, #12]
 800e916:	f7ff fb29 	bl	800df6c <move_window>
 800e91a:	4603      	mov	r3, r0
 800e91c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800e91e:	7dfb      	ldrb	r3, [r7, #23]
 800e920:	2b00      	cmp	r3, #0
 800e922:	d11d      	bne.n	800e960 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	6a1b      	ldr	r3, [r3, #32]
 800e928:	781b      	ldrb	r3, [r3, #0]
 800e92a:	2be5      	cmp	r3, #229	; 0xe5
 800e92c:	d004      	beq.n	800e938 <dir_alloc+0x50>
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	6a1b      	ldr	r3, [r3, #32]
 800e932:	781b      	ldrb	r3, [r3, #0]
 800e934:	2b00      	cmp	r3, #0
 800e936:	d107      	bne.n	800e948 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800e938:	693b      	ldr	r3, [r7, #16]
 800e93a:	3301      	adds	r3, #1
 800e93c:	613b      	str	r3, [r7, #16]
 800e93e:	693a      	ldr	r2, [r7, #16]
 800e940:	683b      	ldr	r3, [r7, #0]
 800e942:	429a      	cmp	r2, r3
 800e944:	d102      	bne.n	800e94c <dir_alloc+0x64>
 800e946:	e00c      	b.n	800e962 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800e948:	2300      	movs	r3, #0
 800e94a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800e94c:	2101      	movs	r1, #1
 800e94e:	6878      	ldr	r0, [r7, #4]
 800e950:	f7ff ff05 	bl	800e75e <dir_next>
 800e954:	4603      	mov	r3, r0
 800e956:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800e958:	7dfb      	ldrb	r3, [r7, #23]
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	d0d7      	beq.n	800e90e <dir_alloc+0x26>
 800e95e:	e000      	b.n	800e962 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800e960:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800e962:	7dfb      	ldrb	r3, [r7, #23]
 800e964:	2b04      	cmp	r3, #4
 800e966:	d101      	bne.n	800e96c <dir_alloc+0x84>
 800e968:	2307      	movs	r3, #7
 800e96a:	75fb      	strb	r3, [r7, #23]
	return res;
 800e96c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e96e:	4618      	mov	r0, r3
 800e970:	3718      	adds	r7, #24
 800e972:	46bd      	mov	sp, r7
 800e974:	bd80      	pop	{r7, pc}

0800e976 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800e976:	b580      	push	{r7, lr}
 800e978:	b084      	sub	sp, #16
 800e97a:	af00      	add	r7, sp, #0
 800e97c:	6078      	str	r0, [r7, #4]
 800e97e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800e980:	683b      	ldr	r3, [r7, #0]
 800e982:	331a      	adds	r3, #26
 800e984:	4618      	mov	r0, r3
 800e986:	f7ff f841 	bl	800da0c <ld_word>
 800e98a:	4603      	mov	r3, r0
 800e98c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	781b      	ldrb	r3, [r3, #0]
 800e992:	2b03      	cmp	r3, #3
 800e994:	d109      	bne.n	800e9aa <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800e996:	683b      	ldr	r3, [r7, #0]
 800e998:	3314      	adds	r3, #20
 800e99a:	4618      	mov	r0, r3
 800e99c:	f7ff f836 	bl	800da0c <ld_word>
 800e9a0:	4603      	mov	r3, r0
 800e9a2:	041b      	lsls	r3, r3, #16
 800e9a4:	68fa      	ldr	r2, [r7, #12]
 800e9a6:	4313      	orrs	r3, r2
 800e9a8:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800e9aa:	68fb      	ldr	r3, [r7, #12]
}
 800e9ac:	4618      	mov	r0, r3
 800e9ae:	3710      	adds	r7, #16
 800e9b0:	46bd      	mov	sp, r7
 800e9b2:	bd80      	pop	{r7, pc}

0800e9b4 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800e9b4:	b580      	push	{r7, lr}
 800e9b6:	b084      	sub	sp, #16
 800e9b8:	af00      	add	r7, sp, #0
 800e9ba:	60f8      	str	r0, [r7, #12]
 800e9bc:	60b9      	str	r1, [r7, #8]
 800e9be:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800e9c0:	68bb      	ldr	r3, [r7, #8]
 800e9c2:	331a      	adds	r3, #26
 800e9c4:	687a      	ldr	r2, [r7, #4]
 800e9c6:	b292      	uxth	r2, r2
 800e9c8:	4611      	mov	r1, r2
 800e9ca:	4618      	mov	r0, r3
 800e9cc:	f7ff f859 	bl	800da82 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	781b      	ldrb	r3, [r3, #0]
 800e9d4:	2b03      	cmp	r3, #3
 800e9d6:	d109      	bne.n	800e9ec <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800e9d8:	68bb      	ldr	r3, [r7, #8]
 800e9da:	f103 0214 	add.w	r2, r3, #20
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	0c1b      	lsrs	r3, r3, #16
 800e9e2:	b29b      	uxth	r3, r3
 800e9e4:	4619      	mov	r1, r3
 800e9e6:	4610      	mov	r0, r2
 800e9e8:	f7ff f84b 	bl	800da82 <st_word>
	}
}
 800e9ec:	bf00      	nop
 800e9ee:	3710      	adds	r7, #16
 800e9f0:	46bd      	mov	sp, r7
 800e9f2:	bd80      	pop	{r7, pc}

0800e9f4 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800e9f4:	b590      	push	{r4, r7, lr}
 800e9f6:	b087      	sub	sp, #28
 800e9f8:	af00      	add	r7, sp, #0
 800e9fa:	6078      	str	r0, [r7, #4]
 800e9fc:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800e9fe:	683b      	ldr	r3, [r7, #0]
 800ea00:	331a      	adds	r3, #26
 800ea02:	4618      	mov	r0, r3
 800ea04:	f7ff f802 	bl	800da0c <ld_word>
 800ea08:	4603      	mov	r3, r0
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	d001      	beq.n	800ea12 <cmp_lfn+0x1e>
 800ea0e:	2300      	movs	r3, #0
 800ea10:	e059      	b.n	800eac6 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800ea12:	683b      	ldr	r3, [r7, #0]
 800ea14:	781b      	ldrb	r3, [r3, #0]
 800ea16:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ea1a:	1e5a      	subs	r2, r3, #1
 800ea1c:	4613      	mov	r3, r2
 800ea1e:	005b      	lsls	r3, r3, #1
 800ea20:	4413      	add	r3, r2
 800ea22:	009b      	lsls	r3, r3, #2
 800ea24:	4413      	add	r3, r2
 800ea26:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ea28:	2301      	movs	r3, #1
 800ea2a:	81fb      	strh	r3, [r7, #14]
 800ea2c:	2300      	movs	r3, #0
 800ea2e:	613b      	str	r3, [r7, #16]
 800ea30:	e033      	b.n	800ea9a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800ea32:	4a27      	ldr	r2, [pc, #156]	; (800ead0 <cmp_lfn+0xdc>)
 800ea34:	693b      	ldr	r3, [r7, #16]
 800ea36:	4413      	add	r3, r2
 800ea38:	781b      	ldrb	r3, [r3, #0]
 800ea3a:	461a      	mov	r2, r3
 800ea3c:	683b      	ldr	r3, [r7, #0]
 800ea3e:	4413      	add	r3, r2
 800ea40:	4618      	mov	r0, r3
 800ea42:	f7fe ffe3 	bl	800da0c <ld_word>
 800ea46:	4603      	mov	r3, r0
 800ea48:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800ea4a:	89fb      	ldrh	r3, [r7, #14]
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d01a      	beq.n	800ea86 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800ea50:	697b      	ldr	r3, [r7, #20]
 800ea52:	2bfe      	cmp	r3, #254	; 0xfe
 800ea54:	d812      	bhi.n	800ea7c <cmp_lfn+0x88>
 800ea56:	89bb      	ldrh	r3, [r7, #12]
 800ea58:	4618      	mov	r0, r3
 800ea5a:	f002 f99f 	bl	8010d9c <ff_wtoupper>
 800ea5e:	4603      	mov	r3, r0
 800ea60:	461c      	mov	r4, r3
 800ea62:	697b      	ldr	r3, [r7, #20]
 800ea64:	1c5a      	adds	r2, r3, #1
 800ea66:	617a      	str	r2, [r7, #20]
 800ea68:	005b      	lsls	r3, r3, #1
 800ea6a:	687a      	ldr	r2, [r7, #4]
 800ea6c:	4413      	add	r3, r2
 800ea6e:	881b      	ldrh	r3, [r3, #0]
 800ea70:	4618      	mov	r0, r3
 800ea72:	f002 f993 	bl	8010d9c <ff_wtoupper>
 800ea76:	4603      	mov	r3, r0
 800ea78:	429c      	cmp	r4, r3
 800ea7a:	d001      	beq.n	800ea80 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800ea7c:	2300      	movs	r3, #0
 800ea7e:	e022      	b.n	800eac6 <cmp_lfn+0xd2>
			}
			wc = uc;
 800ea80:	89bb      	ldrh	r3, [r7, #12]
 800ea82:	81fb      	strh	r3, [r7, #14]
 800ea84:	e006      	b.n	800ea94 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800ea86:	89bb      	ldrh	r3, [r7, #12]
 800ea88:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ea8c:	4293      	cmp	r3, r2
 800ea8e:	d001      	beq.n	800ea94 <cmp_lfn+0xa0>
 800ea90:	2300      	movs	r3, #0
 800ea92:	e018      	b.n	800eac6 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ea94:	693b      	ldr	r3, [r7, #16]
 800ea96:	3301      	adds	r3, #1
 800ea98:	613b      	str	r3, [r7, #16]
 800ea9a:	693b      	ldr	r3, [r7, #16]
 800ea9c:	2b0c      	cmp	r3, #12
 800ea9e:	d9c8      	bls.n	800ea32 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800eaa0:	683b      	ldr	r3, [r7, #0]
 800eaa2:	781b      	ldrb	r3, [r3, #0]
 800eaa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	d00b      	beq.n	800eac4 <cmp_lfn+0xd0>
 800eaac:	89fb      	ldrh	r3, [r7, #14]
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	d008      	beq.n	800eac4 <cmp_lfn+0xd0>
 800eab2:	697b      	ldr	r3, [r7, #20]
 800eab4:	005b      	lsls	r3, r3, #1
 800eab6:	687a      	ldr	r2, [r7, #4]
 800eab8:	4413      	add	r3, r2
 800eaba:	881b      	ldrh	r3, [r3, #0]
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d001      	beq.n	800eac4 <cmp_lfn+0xd0>
 800eac0:	2300      	movs	r3, #0
 800eac2:	e000      	b.n	800eac6 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800eac4:	2301      	movs	r3, #1
}
 800eac6:	4618      	mov	r0, r3
 800eac8:	371c      	adds	r7, #28
 800eaca:	46bd      	mov	sp, r7
 800eacc:	bd90      	pop	{r4, r7, pc}
 800eace:	bf00      	nop
 800ead0:	08012f64 	.word	0x08012f64

0800ead4 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800ead4:	b580      	push	{r7, lr}
 800ead6:	b086      	sub	sp, #24
 800ead8:	af00      	add	r7, sp, #0
 800eada:	6078      	str	r0, [r7, #4]
 800eadc:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800eade:	683b      	ldr	r3, [r7, #0]
 800eae0:	331a      	adds	r3, #26
 800eae2:	4618      	mov	r0, r3
 800eae4:	f7fe ff92 	bl	800da0c <ld_word>
 800eae8:	4603      	mov	r3, r0
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	d001      	beq.n	800eaf2 <pick_lfn+0x1e>
 800eaee:	2300      	movs	r3, #0
 800eaf0:	e04d      	b.n	800eb8e <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800eaf2:	683b      	ldr	r3, [r7, #0]
 800eaf4:	781b      	ldrb	r3, [r3, #0]
 800eaf6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800eafa:	1e5a      	subs	r2, r3, #1
 800eafc:	4613      	mov	r3, r2
 800eafe:	005b      	lsls	r3, r3, #1
 800eb00:	4413      	add	r3, r2
 800eb02:	009b      	lsls	r3, r3, #2
 800eb04:	4413      	add	r3, r2
 800eb06:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800eb08:	2301      	movs	r3, #1
 800eb0a:	81fb      	strh	r3, [r7, #14]
 800eb0c:	2300      	movs	r3, #0
 800eb0e:	613b      	str	r3, [r7, #16]
 800eb10:	e028      	b.n	800eb64 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800eb12:	4a21      	ldr	r2, [pc, #132]	; (800eb98 <pick_lfn+0xc4>)
 800eb14:	693b      	ldr	r3, [r7, #16]
 800eb16:	4413      	add	r3, r2
 800eb18:	781b      	ldrb	r3, [r3, #0]
 800eb1a:	461a      	mov	r2, r3
 800eb1c:	683b      	ldr	r3, [r7, #0]
 800eb1e:	4413      	add	r3, r2
 800eb20:	4618      	mov	r0, r3
 800eb22:	f7fe ff73 	bl	800da0c <ld_word>
 800eb26:	4603      	mov	r3, r0
 800eb28:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800eb2a:	89fb      	ldrh	r3, [r7, #14]
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	d00f      	beq.n	800eb50 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800eb30:	697b      	ldr	r3, [r7, #20]
 800eb32:	2bfe      	cmp	r3, #254	; 0xfe
 800eb34:	d901      	bls.n	800eb3a <pick_lfn+0x66>
 800eb36:	2300      	movs	r3, #0
 800eb38:	e029      	b.n	800eb8e <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800eb3a:	89bb      	ldrh	r3, [r7, #12]
 800eb3c:	81fb      	strh	r3, [r7, #14]
 800eb3e:	697b      	ldr	r3, [r7, #20]
 800eb40:	1c5a      	adds	r2, r3, #1
 800eb42:	617a      	str	r2, [r7, #20]
 800eb44:	005b      	lsls	r3, r3, #1
 800eb46:	687a      	ldr	r2, [r7, #4]
 800eb48:	4413      	add	r3, r2
 800eb4a:	89fa      	ldrh	r2, [r7, #14]
 800eb4c:	801a      	strh	r2, [r3, #0]
 800eb4e:	e006      	b.n	800eb5e <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800eb50:	89bb      	ldrh	r3, [r7, #12]
 800eb52:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800eb56:	4293      	cmp	r3, r2
 800eb58:	d001      	beq.n	800eb5e <pick_lfn+0x8a>
 800eb5a:	2300      	movs	r3, #0
 800eb5c:	e017      	b.n	800eb8e <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800eb5e:	693b      	ldr	r3, [r7, #16]
 800eb60:	3301      	adds	r3, #1
 800eb62:	613b      	str	r3, [r7, #16]
 800eb64:	693b      	ldr	r3, [r7, #16]
 800eb66:	2b0c      	cmp	r3, #12
 800eb68:	d9d3      	bls.n	800eb12 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800eb6a:	683b      	ldr	r3, [r7, #0]
 800eb6c:	781b      	ldrb	r3, [r3, #0]
 800eb6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d00a      	beq.n	800eb8c <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800eb76:	697b      	ldr	r3, [r7, #20]
 800eb78:	2bfe      	cmp	r3, #254	; 0xfe
 800eb7a:	d901      	bls.n	800eb80 <pick_lfn+0xac>
 800eb7c:	2300      	movs	r3, #0
 800eb7e:	e006      	b.n	800eb8e <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800eb80:	697b      	ldr	r3, [r7, #20]
 800eb82:	005b      	lsls	r3, r3, #1
 800eb84:	687a      	ldr	r2, [r7, #4]
 800eb86:	4413      	add	r3, r2
 800eb88:	2200      	movs	r2, #0
 800eb8a:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800eb8c:	2301      	movs	r3, #1
}
 800eb8e:	4618      	mov	r0, r3
 800eb90:	3718      	adds	r7, #24
 800eb92:	46bd      	mov	sp, r7
 800eb94:	bd80      	pop	{r7, pc}
 800eb96:	bf00      	nop
 800eb98:	08012f64 	.word	0x08012f64

0800eb9c <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800eb9c:	b580      	push	{r7, lr}
 800eb9e:	b088      	sub	sp, #32
 800eba0:	af00      	add	r7, sp, #0
 800eba2:	60f8      	str	r0, [r7, #12]
 800eba4:	60b9      	str	r1, [r7, #8]
 800eba6:	4611      	mov	r1, r2
 800eba8:	461a      	mov	r2, r3
 800ebaa:	460b      	mov	r3, r1
 800ebac:	71fb      	strb	r3, [r7, #7]
 800ebae:	4613      	mov	r3, r2
 800ebb0:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800ebb2:	68bb      	ldr	r3, [r7, #8]
 800ebb4:	330d      	adds	r3, #13
 800ebb6:	79ba      	ldrb	r2, [r7, #6]
 800ebb8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800ebba:	68bb      	ldr	r3, [r7, #8]
 800ebbc:	330b      	adds	r3, #11
 800ebbe:	220f      	movs	r2, #15
 800ebc0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800ebc2:	68bb      	ldr	r3, [r7, #8]
 800ebc4:	330c      	adds	r3, #12
 800ebc6:	2200      	movs	r2, #0
 800ebc8:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800ebca:	68bb      	ldr	r3, [r7, #8]
 800ebcc:	331a      	adds	r3, #26
 800ebce:	2100      	movs	r1, #0
 800ebd0:	4618      	mov	r0, r3
 800ebd2:	f7fe ff56 	bl	800da82 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800ebd6:	79fb      	ldrb	r3, [r7, #7]
 800ebd8:	1e5a      	subs	r2, r3, #1
 800ebda:	4613      	mov	r3, r2
 800ebdc:	005b      	lsls	r3, r3, #1
 800ebde:	4413      	add	r3, r2
 800ebe0:	009b      	lsls	r3, r3, #2
 800ebe2:	4413      	add	r3, r2
 800ebe4:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800ebe6:	2300      	movs	r3, #0
 800ebe8:	82fb      	strh	r3, [r7, #22]
 800ebea:	2300      	movs	r3, #0
 800ebec:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800ebee:	8afb      	ldrh	r3, [r7, #22]
 800ebf0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ebf4:	4293      	cmp	r3, r2
 800ebf6:	d007      	beq.n	800ec08 <put_lfn+0x6c>
 800ebf8:	69fb      	ldr	r3, [r7, #28]
 800ebfa:	1c5a      	adds	r2, r3, #1
 800ebfc:	61fa      	str	r2, [r7, #28]
 800ebfe:	005b      	lsls	r3, r3, #1
 800ec00:	68fa      	ldr	r2, [r7, #12]
 800ec02:	4413      	add	r3, r2
 800ec04:	881b      	ldrh	r3, [r3, #0]
 800ec06:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800ec08:	4a17      	ldr	r2, [pc, #92]	; (800ec68 <put_lfn+0xcc>)
 800ec0a:	69bb      	ldr	r3, [r7, #24]
 800ec0c:	4413      	add	r3, r2
 800ec0e:	781b      	ldrb	r3, [r3, #0]
 800ec10:	461a      	mov	r2, r3
 800ec12:	68bb      	ldr	r3, [r7, #8]
 800ec14:	4413      	add	r3, r2
 800ec16:	8afa      	ldrh	r2, [r7, #22]
 800ec18:	4611      	mov	r1, r2
 800ec1a:	4618      	mov	r0, r3
 800ec1c:	f7fe ff31 	bl	800da82 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800ec20:	8afb      	ldrh	r3, [r7, #22]
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d102      	bne.n	800ec2c <put_lfn+0x90>
 800ec26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ec2a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800ec2c:	69bb      	ldr	r3, [r7, #24]
 800ec2e:	3301      	adds	r3, #1
 800ec30:	61bb      	str	r3, [r7, #24]
 800ec32:	69bb      	ldr	r3, [r7, #24]
 800ec34:	2b0c      	cmp	r3, #12
 800ec36:	d9da      	bls.n	800ebee <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800ec38:	8afb      	ldrh	r3, [r7, #22]
 800ec3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ec3e:	4293      	cmp	r3, r2
 800ec40:	d006      	beq.n	800ec50 <put_lfn+0xb4>
 800ec42:	69fb      	ldr	r3, [r7, #28]
 800ec44:	005b      	lsls	r3, r3, #1
 800ec46:	68fa      	ldr	r2, [r7, #12]
 800ec48:	4413      	add	r3, r2
 800ec4a:	881b      	ldrh	r3, [r3, #0]
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d103      	bne.n	800ec58 <put_lfn+0xbc>
 800ec50:	79fb      	ldrb	r3, [r7, #7]
 800ec52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ec56:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800ec58:	68bb      	ldr	r3, [r7, #8]
 800ec5a:	79fa      	ldrb	r2, [r7, #7]
 800ec5c:	701a      	strb	r2, [r3, #0]
}
 800ec5e:	bf00      	nop
 800ec60:	3720      	adds	r7, #32
 800ec62:	46bd      	mov	sp, r7
 800ec64:	bd80      	pop	{r7, pc}
 800ec66:	bf00      	nop
 800ec68:	08012f64 	.word	0x08012f64

0800ec6c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800ec6c:	b580      	push	{r7, lr}
 800ec6e:	b08c      	sub	sp, #48	; 0x30
 800ec70:	af00      	add	r7, sp, #0
 800ec72:	60f8      	str	r0, [r7, #12]
 800ec74:	60b9      	str	r1, [r7, #8]
 800ec76:	607a      	str	r2, [r7, #4]
 800ec78:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800ec7a:	220b      	movs	r2, #11
 800ec7c:	68b9      	ldr	r1, [r7, #8]
 800ec7e:	68f8      	ldr	r0, [r7, #12]
 800ec80:	f7fe ff46 	bl	800db10 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800ec84:	683b      	ldr	r3, [r7, #0]
 800ec86:	2b05      	cmp	r3, #5
 800ec88:	d92b      	bls.n	800ece2 <gen_numname+0x76>
		sr = seq;
 800ec8a:	683b      	ldr	r3, [r7, #0]
 800ec8c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800ec8e:	e022      	b.n	800ecd6 <gen_numname+0x6a>
			wc = *lfn++;
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	1c9a      	adds	r2, r3, #2
 800ec94:	607a      	str	r2, [r7, #4]
 800ec96:	881b      	ldrh	r3, [r3, #0]
 800ec98:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800ec9a:	2300      	movs	r3, #0
 800ec9c:	62bb      	str	r3, [r7, #40]	; 0x28
 800ec9e:	e017      	b.n	800ecd0 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800eca0:	69fb      	ldr	r3, [r7, #28]
 800eca2:	005a      	lsls	r2, r3, #1
 800eca4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800eca6:	f003 0301 	and.w	r3, r3, #1
 800ecaa:	4413      	add	r3, r2
 800ecac:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800ecae:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ecb0:	085b      	lsrs	r3, r3, #1
 800ecb2:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800ecb4:	69fb      	ldr	r3, [r7, #28]
 800ecb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d005      	beq.n	800ecca <gen_numname+0x5e>
 800ecbe:	69fb      	ldr	r3, [r7, #28]
 800ecc0:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800ecc4:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800ecc8:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800ecca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eccc:	3301      	adds	r3, #1
 800ecce:	62bb      	str	r3, [r7, #40]	; 0x28
 800ecd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecd2:	2b0f      	cmp	r3, #15
 800ecd4:	d9e4      	bls.n	800eca0 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	881b      	ldrh	r3, [r3, #0]
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d1d8      	bne.n	800ec90 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800ecde:	69fb      	ldr	r3, [r7, #28]
 800ece0:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800ece2:	2307      	movs	r3, #7
 800ece4:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800ece6:	683b      	ldr	r3, [r7, #0]
 800ece8:	b2db      	uxtb	r3, r3
 800ecea:	f003 030f 	and.w	r3, r3, #15
 800ecee:	b2db      	uxtb	r3, r3
 800ecf0:	3330      	adds	r3, #48	; 0x30
 800ecf2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800ecf6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ecfa:	2b39      	cmp	r3, #57	; 0x39
 800ecfc:	d904      	bls.n	800ed08 <gen_numname+0x9c>
 800ecfe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ed02:	3307      	adds	r3, #7
 800ed04:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800ed08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed0a:	1e5a      	subs	r2, r3, #1
 800ed0c:	62ba      	str	r2, [r7, #40]	; 0x28
 800ed0e:	3330      	adds	r3, #48	; 0x30
 800ed10:	443b      	add	r3, r7
 800ed12:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800ed16:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800ed1a:	683b      	ldr	r3, [r7, #0]
 800ed1c:	091b      	lsrs	r3, r3, #4
 800ed1e:	603b      	str	r3, [r7, #0]
	} while (seq);
 800ed20:	683b      	ldr	r3, [r7, #0]
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d1df      	bne.n	800ece6 <gen_numname+0x7a>
	ns[i] = '~';
 800ed26:	f107 0214 	add.w	r2, r7, #20
 800ed2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed2c:	4413      	add	r3, r2
 800ed2e:	227e      	movs	r2, #126	; 0x7e
 800ed30:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800ed32:	2300      	movs	r3, #0
 800ed34:	627b      	str	r3, [r7, #36]	; 0x24
 800ed36:	e002      	b.n	800ed3e <gen_numname+0xd2>
 800ed38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed3a:	3301      	adds	r3, #1
 800ed3c:	627b      	str	r3, [r7, #36]	; 0x24
 800ed3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ed40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed42:	429a      	cmp	r2, r3
 800ed44:	d205      	bcs.n	800ed52 <gen_numname+0xe6>
 800ed46:	68fa      	ldr	r2, [r7, #12]
 800ed48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed4a:	4413      	add	r3, r2
 800ed4c:	781b      	ldrb	r3, [r3, #0]
 800ed4e:	2b20      	cmp	r3, #32
 800ed50:	d1f2      	bne.n	800ed38 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800ed52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed54:	2b07      	cmp	r3, #7
 800ed56:	d807      	bhi.n	800ed68 <gen_numname+0xfc>
 800ed58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed5a:	1c5a      	adds	r2, r3, #1
 800ed5c:	62ba      	str	r2, [r7, #40]	; 0x28
 800ed5e:	3330      	adds	r3, #48	; 0x30
 800ed60:	443b      	add	r3, r7
 800ed62:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800ed66:	e000      	b.n	800ed6a <gen_numname+0xfe>
 800ed68:	2120      	movs	r1, #32
 800ed6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed6c:	1c5a      	adds	r2, r3, #1
 800ed6e:	627a      	str	r2, [r7, #36]	; 0x24
 800ed70:	68fa      	ldr	r2, [r7, #12]
 800ed72:	4413      	add	r3, r2
 800ed74:	460a      	mov	r2, r1
 800ed76:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800ed78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed7a:	2b07      	cmp	r3, #7
 800ed7c:	d9e9      	bls.n	800ed52 <gen_numname+0xe6>
}
 800ed7e:	bf00      	nop
 800ed80:	bf00      	nop
 800ed82:	3730      	adds	r7, #48	; 0x30
 800ed84:	46bd      	mov	sp, r7
 800ed86:	bd80      	pop	{r7, pc}

0800ed88 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800ed88:	b480      	push	{r7}
 800ed8a:	b085      	sub	sp, #20
 800ed8c:	af00      	add	r7, sp, #0
 800ed8e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800ed90:	2300      	movs	r3, #0
 800ed92:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800ed94:	230b      	movs	r3, #11
 800ed96:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800ed98:	7bfb      	ldrb	r3, [r7, #15]
 800ed9a:	b2da      	uxtb	r2, r3
 800ed9c:	0852      	lsrs	r2, r2, #1
 800ed9e:	01db      	lsls	r3, r3, #7
 800eda0:	4313      	orrs	r3, r2
 800eda2:	b2da      	uxtb	r2, r3
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	1c59      	adds	r1, r3, #1
 800eda8:	6079      	str	r1, [r7, #4]
 800edaa:	781b      	ldrb	r3, [r3, #0]
 800edac:	4413      	add	r3, r2
 800edae:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800edb0:	68bb      	ldr	r3, [r7, #8]
 800edb2:	3b01      	subs	r3, #1
 800edb4:	60bb      	str	r3, [r7, #8]
 800edb6:	68bb      	ldr	r3, [r7, #8]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d1ed      	bne.n	800ed98 <sum_sfn+0x10>
	return sum;
 800edbc:	7bfb      	ldrb	r3, [r7, #15]
}
 800edbe:	4618      	mov	r0, r3
 800edc0:	3714      	adds	r7, #20
 800edc2:	46bd      	mov	sp, r7
 800edc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edc8:	4770      	bx	lr

0800edca <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800edca:	b580      	push	{r7, lr}
 800edcc:	b086      	sub	sp, #24
 800edce:	af00      	add	r7, sp, #0
 800edd0:	6078      	str	r0, [r7, #4]
 800edd2:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800edd4:	2304      	movs	r3, #4
 800edd6:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	681b      	ldr	r3, [r3, #0]
 800eddc:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800edde:	23ff      	movs	r3, #255	; 0xff
 800ede0:	757b      	strb	r3, [r7, #21]
 800ede2:	23ff      	movs	r3, #255	; 0xff
 800ede4:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800ede6:	e081      	b.n	800eeec <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	69db      	ldr	r3, [r3, #28]
 800edec:	4619      	mov	r1, r3
 800edee:	6938      	ldr	r0, [r7, #16]
 800edf0:	f7ff f8bc 	bl	800df6c <move_window>
 800edf4:	4603      	mov	r3, r0
 800edf6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800edf8:	7dfb      	ldrb	r3, [r7, #23]
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d17c      	bne.n	800eef8 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	6a1b      	ldr	r3, [r3, #32]
 800ee02:	781b      	ldrb	r3, [r3, #0]
 800ee04:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800ee06:	7dbb      	ldrb	r3, [r7, #22]
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d102      	bne.n	800ee12 <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800ee0c:	2304      	movs	r3, #4
 800ee0e:	75fb      	strb	r3, [r7, #23]
 800ee10:	e077      	b.n	800ef02 <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	6a1b      	ldr	r3, [r3, #32]
 800ee16:	330b      	adds	r3, #11
 800ee18:	781b      	ldrb	r3, [r3, #0]
 800ee1a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ee1e:	73fb      	strb	r3, [r7, #15]
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	7bfa      	ldrb	r2, [r7, #15]
 800ee24:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800ee26:	7dbb      	ldrb	r3, [r7, #22]
 800ee28:	2be5      	cmp	r3, #229	; 0xe5
 800ee2a:	d00e      	beq.n	800ee4a <dir_read+0x80>
 800ee2c:	7dbb      	ldrb	r3, [r7, #22]
 800ee2e:	2b2e      	cmp	r3, #46	; 0x2e
 800ee30:	d00b      	beq.n	800ee4a <dir_read+0x80>
 800ee32:	7bfb      	ldrb	r3, [r7, #15]
 800ee34:	f023 0320 	bic.w	r3, r3, #32
 800ee38:	2b08      	cmp	r3, #8
 800ee3a:	bf0c      	ite	eq
 800ee3c:	2301      	moveq	r3, #1
 800ee3e:	2300      	movne	r3, #0
 800ee40:	b2db      	uxtb	r3, r3
 800ee42:	461a      	mov	r2, r3
 800ee44:	683b      	ldr	r3, [r7, #0]
 800ee46:	4293      	cmp	r3, r2
 800ee48:	d002      	beq.n	800ee50 <dir_read+0x86>
				ord = 0xFF;
 800ee4a:	23ff      	movs	r3, #255	; 0xff
 800ee4c:	757b      	strb	r3, [r7, #21]
 800ee4e:	e044      	b.n	800eeda <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800ee50:	7bfb      	ldrb	r3, [r7, #15]
 800ee52:	2b0f      	cmp	r3, #15
 800ee54:	d12f      	bne.n	800eeb6 <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800ee56:	7dbb      	ldrb	r3, [r7, #22]
 800ee58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d00d      	beq.n	800ee7c <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	6a1b      	ldr	r3, [r3, #32]
 800ee64:	7b5b      	ldrb	r3, [r3, #13]
 800ee66:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800ee68:	7dbb      	ldrb	r3, [r7, #22]
 800ee6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ee6e:	75bb      	strb	r3, [r7, #22]
 800ee70:	7dbb      	ldrb	r3, [r7, #22]
 800ee72:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	695a      	ldr	r2, [r3, #20]
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800ee7c:	7dba      	ldrb	r2, [r7, #22]
 800ee7e:	7d7b      	ldrb	r3, [r7, #21]
 800ee80:	429a      	cmp	r2, r3
 800ee82:	d115      	bne.n	800eeb0 <dir_read+0xe6>
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	6a1b      	ldr	r3, [r3, #32]
 800ee88:	330d      	adds	r3, #13
 800ee8a:	781b      	ldrb	r3, [r3, #0]
 800ee8c:	7d3a      	ldrb	r2, [r7, #20]
 800ee8e:	429a      	cmp	r2, r3
 800ee90:	d10e      	bne.n	800eeb0 <dir_read+0xe6>
 800ee92:	693b      	ldr	r3, [r7, #16]
 800ee94:	68da      	ldr	r2, [r3, #12]
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	6a1b      	ldr	r3, [r3, #32]
 800ee9a:	4619      	mov	r1, r3
 800ee9c:	4610      	mov	r0, r2
 800ee9e:	f7ff fe19 	bl	800ead4 <pick_lfn>
 800eea2:	4603      	mov	r3, r0
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d003      	beq.n	800eeb0 <dir_read+0xe6>
 800eea8:	7d7b      	ldrb	r3, [r7, #21]
 800eeaa:	3b01      	subs	r3, #1
 800eeac:	b2db      	uxtb	r3, r3
 800eeae:	e000      	b.n	800eeb2 <dir_read+0xe8>
 800eeb0:	23ff      	movs	r3, #255	; 0xff
 800eeb2:	757b      	strb	r3, [r7, #21]
 800eeb4:	e011      	b.n	800eeda <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800eeb6:	7d7b      	ldrb	r3, [r7, #21]
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d109      	bne.n	800eed0 <dir_read+0x106>
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	6a1b      	ldr	r3, [r3, #32]
 800eec0:	4618      	mov	r0, r3
 800eec2:	f7ff ff61 	bl	800ed88 <sum_sfn>
 800eec6:	4603      	mov	r3, r0
 800eec8:	461a      	mov	r2, r3
 800eeca:	7d3b      	ldrb	r3, [r7, #20]
 800eecc:	4293      	cmp	r3, r2
 800eece:	d015      	beq.n	800eefc <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	f04f 32ff 	mov.w	r2, #4294967295
 800eed6:	631a      	str	r2, [r3, #48]	; 0x30
					}
					break;
 800eed8:	e010      	b.n	800eefc <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800eeda:	2100      	movs	r1, #0
 800eedc:	6878      	ldr	r0, [r7, #4]
 800eede:	f7ff fc3e 	bl	800e75e <dir_next>
 800eee2:	4603      	mov	r3, r0
 800eee4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800eee6:	7dfb      	ldrb	r3, [r7, #23]
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d109      	bne.n	800ef00 <dir_read+0x136>
	while (dp->sect) {
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	69db      	ldr	r3, [r3, #28]
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	f47f af79 	bne.w	800ede8 <dir_read+0x1e>
 800eef6:	e004      	b.n	800ef02 <dir_read+0x138>
		if (res != FR_OK) break;
 800eef8:	bf00      	nop
 800eefa:	e002      	b.n	800ef02 <dir_read+0x138>
					break;
 800eefc:	bf00      	nop
 800eefe:	e000      	b.n	800ef02 <dir_read+0x138>
		if (res != FR_OK) break;
 800ef00:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800ef02:	7dfb      	ldrb	r3, [r7, #23]
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d002      	beq.n	800ef0e <dir_read+0x144>
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	2200      	movs	r2, #0
 800ef0c:	61da      	str	r2, [r3, #28]
	return res;
 800ef0e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ef10:	4618      	mov	r0, r3
 800ef12:	3718      	adds	r7, #24
 800ef14:	46bd      	mov	sp, r7
 800ef16:	bd80      	pop	{r7, pc}

0800ef18 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800ef18:	b580      	push	{r7, lr}
 800ef1a:	b086      	sub	sp, #24
 800ef1c:	af00      	add	r7, sp, #0
 800ef1e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	681b      	ldr	r3, [r3, #0]
 800ef24:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800ef26:	2100      	movs	r1, #0
 800ef28:	6878      	ldr	r0, [r7, #4]
 800ef2a:	f7ff fb9d 	bl	800e668 <dir_sdi>
 800ef2e:	4603      	mov	r3, r0
 800ef30:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800ef32:	7dfb      	ldrb	r3, [r7, #23]
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d001      	beq.n	800ef3c <dir_find+0x24>
 800ef38:	7dfb      	ldrb	r3, [r7, #23]
 800ef3a:	e0a9      	b.n	800f090 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ef3c:	23ff      	movs	r3, #255	; 0xff
 800ef3e:	753b      	strb	r3, [r7, #20]
 800ef40:	7d3b      	ldrb	r3, [r7, #20]
 800ef42:	757b      	strb	r3, [r7, #21]
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	f04f 32ff 	mov.w	r2, #4294967295
 800ef4a:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	69db      	ldr	r3, [r3, #28]
 800ef50:	4619      	mov	r1, r3
 800ef52:	6938      	ldr	r0, [r7, #16]
 800ef54:	f7ff f80a 	bl	800df6c <move_window>
 800ef58:	4603      	mov	r3, r0
 800ef5a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ef5c:	7dfb      	ldrb	r3, [r7, #23]
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	f040 8090 	bne.w	800f084 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	6a1b      	ldr	r3, [r3, #32]
 800ef68:	781b      	ldrb	r3, [r3, #0]
 800ef6a:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ef6c:	7dbb      	ldrb	r3, [r7, #22]
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	d102      	bne.n	800ef78 <dir_find+0x60>
 800ef72:	2304      	movs	r3, #4
 800ef74:	75fb      	strb	r3, [r7, #23]
 800ef76:	e08a      	b.n	800f08e <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	6a1b      	ldr	r3, [r3, #32]
 800ef7c:	330b      	adds	r3, #11
 800ef7e:	781b      	ldrb	r3, [r3, #0]
 800ef80:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ef84:	73fb      	strb	r3, [r7, #15]
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	7bfa      	ldrb	r2, [r7, #15]
 800ef8a:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800ef8c:	7dbb      	ldrb	r3, [r7, #22]
 800ef8e:	2be5      	cmp	r3, #229	; 0xe5
 800ef90:	d007      	beq.n	800efa2 <dir_find+0x8a>
 800ef92:	7bfb      	ldrb	r3, [r7, #15]
 800ef94:	f003 0308 	and.w	r3, r3, #8
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d009      	beq.n	800efb0 <dir_find+0x98>
 800ef9c:	7bfb      	ldrb	r3, [r7, #15]
 800ef9e:	2b0f      	cmp	r3, #15
 800efa0:	d006      	beq.n	800efb0 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800efa2:	23ff      	movs	r3, #255	; 0xff
 800efa4:	757b      	strb	r3, [r7, #21]
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	f04f 32ff 	mov.w	r2, #4294967295
 800efac:	631a      	str	r2, [r3, #48]	; 0x30
 800efae:	e05e      	b.n	800f06e <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800efb0:	7bfb      	ldrb	r3, [r7, #15]
 800efb2:	2b0f      	cmp	r3, #15
 800efb4:	d136      	bne.n	800f024 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800efbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d154      	bne.n	800f06e <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800efc4:	7dbb      	ldrb	r3, [r7, #22]
 800efc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d00d      	beq.n	800efea <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	6a1b      	ldr	r3, [r3, #32]
 800efd2:	7b5b      	ldrb	r3, [r3, #13]
 800efd4:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800efd6:	7dbb      	ldrb	r3, [r7, #22]
 800efd8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800efdc:	75bb      	strb	r3, [r7, #22]
 800efde:	7dbb      	ldrb	r3, [r7, #22]
 800efe0:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	695a      	ldr	r2, [r3, #20]
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800efea:	7dba      	ldrb	r2, [r7, #22]
 800efec:	7d7b      	ldrb	r3, [r7, #21]
 800efee:	429a      	cmp	r2, r3
 800eff0:	d115      	bne.n	800f01e <dir_find+0x106>
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	6a1b      	ldr	r3, [r3, #32]
 800eff6:	330d      	adds	r3, #13
 800eff8:	781b      	ldrb	r3, [r3, #0]
 800effa:	7d3a      	ldrb	r2, [r7, #20]
 800effc:	429a      	cmp	r2, r3
 800effe:	d10e      	bne.n	800f01e <dir_find+0x106>
 800f000:	693b      	ldr	r3, [r7, #16]
 800f002:	68da      	ldr	r2, [r3, #12]
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	6a1b      	ldr	r3, [r3, #32]
 800f008:	4619      	mov	r1, r3
 800f00a:	4610      	mov	r0, r2
 800f00c:	f7ff fcf2 	bl	800e9f4 <cmp_lfn>
 800f010:	4603      	mov	r3, r0
 800f012:	2b00      	cmp	r3, #0
 800f014:	d003      	beq.n	800f01e <dir_find+0x106>
 800f016:	7d7b      	ldrb	r3, [r7, #21]
 800f018:	3b01      	subs	r3, #1
 800f01a:	b2db      	uxtb	r3, r3
 800f01c:	e000      	b.n	800f020 <dir_find+0x108>
 800f01e:	23ff      	movs	r3, #255	; 0xff
 800f020:	757b      	strb	r3, [r7, #21]
 800f022:	e024      	b.n	800f06e <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800f024:	7d7b      	ldrb	r3, [r7, #21]
 800f026:	2b00      	cmp	r3, #0
 800f028:	d109      	bne.n	800f03e <dir_find+0x126>
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	6a1b      	ldr	r3, [r3, #32]
 800f02e:	4618      	mov	r0, r3
 800f030:	f7ff feaa 	bl	800ed88 <sum_sfn>
 800f034:	4603      	mov	r3, r0
 800f036:	461a      	mov	r2, r3
 800f038:	7d3b      	ldrb	r3, [r7, #20]
 800f03a:	4293      	cmp	r3, r2
 800f03c:	d024      	beq.n	800f088 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f044:	f003 0301 	and.w	r3, r3, #1
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d10a      	bne.n	800f062 <dir_find+0x14a>
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	6a18      	ldr	r0, [r3, #32]
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	3324      	adds	r3, #36	; 0x24
 800f054:	220b      	movs	r2, #11
 800f056:	4619      	mov	r1, r3
 800f058:	f7fe fd96 	bl	800db88 <mem_cmp>
 800f05c:	4603      	mov	r3, r0
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d014      	beq.n	800f08c <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800f062:	23ff      	movs	r3, #255	; 0xff
 800f064:	757b      	strb	r3, [r7, #21]
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	f04f 32ff 	mov.w	r2, #4294967295
 800f06c:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800f06e:	2100      	movs	r1, #0
 800f070:	6878      	ldr	r0, [r7, #4]
 800f072:	f7ff fb74 	bl	800e75e <dir_next>
 800f076:	4603      	mov	r3, r0
 800f078:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800f07a:	7dfb      	ldrb	r3, [r7, #23]
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	f43f af65 	beq.w	800ef4c <dir_find+0x34>
 800f082:	e004      	b.n	800f08e <dir_find+0x176>
		if (res != FR_OK) break;
 800f084:	bf00      	nop
 800f086:	e002      	b.n	800f08e <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800f088:	bf00      	nop
 800f08a:	e000      	b.n	800f08e <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800f08c:	bf00      	nop

	return res;
 800f08e:	7dfb      	ldrb	r3, [r7, #23]
}
 800f090:	4618      	mov	r0, r3
 800f092:	3718      	adds	r7, #24
 800f094:	46bd      	mov	sp, r7
 800f096:	bd80      	pop	{r7, pc}

0800f098 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800f098:	b580      	push	{r7, lr}
 800f09a:	b08c      	sub	sp, #48	; 0x30
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f0ac:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	d001      	beq.n	800f0b8 <dir_register+0x20>
 800f0b4:	2306      	movs	r3, #6
 800f0b6:	e0e0      	b.n	800f27a <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800f0b8:	2300      	movs	r3, #0
 800f0ba:	627b      	str	r3, [r7, #36]	; 0x24
 800f0bc:	e002      	b.n	800f0c4 <dir_register+0x2c>
 800f0be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0c0:	3301      	adds	r3, #1
 800f0c2:	627b      	str	r3, [r7, #36]	; 0x24
 800f0c4:	69fb      	ldr	r3, [r7, #28]
 800f0c6:	68da      	ldr	r2, [r3, #12]
 800f0c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0ca:	005b      	lsls	r3, r3, #1
 800f0cc:	4413      	add	r3, r2
 800f0ce:	881b      	ldrh	r3, [r3, #0]
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d1f4      	bne.n	800f0be <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800f0da:	f107 030c 	add.w	r3, r7, #12
 800f0de:	220c      	movs	r2, #12
 800f0e0:	4618      	mov	r0, r3
 800f0e2:	f7fe fd15 	bl	800db10 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800f0e6:	7dfb      	ldrb	r3, [r7, #23]
 800f0e8:	f003 0301 	and.w	r3, r3, #1
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d032      	beq.n	800f156 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	2240      	movs	r2, #64	; 0x40
 800f0f4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800f0f8:	2301      	movs	r3, #1
 800f0fa:	62bb      	str	r3, [r7, #40]	; 0x28
 800f0fc:	e016      	b.n	800f12c <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800f104:	69fb      	ldr	r3, [r7, #28]
 800f106:	68da      	ldr	r2, [r3, #12]
 800f108:	f107 010c 	add.w	r1, r7, #12
 800f10c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f10e:	f7ff fdad 	bl	800ec6c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800f112:	6878      	ldr	r0, [r7, #4]
 800f114:	f7ff ff00 	bl	800ef18 <dir_find>
 800f118:	4603      	mov	r3, r0
 800f11a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800f11e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f122:	2b00      	cmp	r3, #0
 800f124:	d106      	bne.n	800f134 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800f126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f128:	3301      	adds	r3, #1
 800f12a:	62bb      	str	r3, [r7, #40]	; 0x28
 800f12c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f12e:	2b63      	cmp	r3, #99	; 0x63
 800f130:	d9e5      	bls.n	800f0fe <dir_register+0x66>
 800f132:	e000      	b.n	800f136 <dir_register+0x9e>
			if (res != FR_OK) break;
 800f134:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800f136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f138:	2b64      	cmp	r3, #100	; 0x64
 800f13a:	d101      	bne.n	800f140 <dir_register+0xa8>
 800f13c:	2307      	movs	r3, #7
 800f13e:	e09c      	b.n	800f27a <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800f140:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f144:	2b04      	cmp	r3, #4
 800f146:	d002      	beq.n	800f14e <dir_register+0xb6>
 800f148:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f14c:	e095      	b.n	800f27a <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800f14e:	7dfa      	ldrb	r2, [r7, #23]
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800f156:	7dfb      	ldrb	r3, [r7, #23]
 800f158:	f003 0302 	and.w	r3, r3, #2
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	d007      	beq.n	800f170 <dir_register+0xd8>
 800f160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f162:	330c      	adds	r3, #12
 800f164:	4a47      	ldr	r2, [pc, #284]	; (800f284 <dir_register+0x1ec>)
 800f166:	fba2 2303 	umull	r2, r3, r2, r3
 800f16a:	089b      	lsrs	r3, r3, #2
 800f16c:	3301      	adds	r3, #1
 800f16e:	e000      	b.n	800f172 <dir_register+0xda>
 800f170:	2301      	movs	r3, #1
 800f172:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800f174:	6a39      	ldr	r1, [r7, #32]
 800f176:	6878      	ldr	r0, [r7, #4]
 800f178:	f7ff fbb6 	bl	800e8e8 <dir_alloc>
 800f17c:	4603      	mov	r3, r0
 800f17e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800f182:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f186:	2b00      	cmp	r3, #0
 800f188:	d148      	bne.n	800f21c <dir_register+0x184>
 800f18a:	6a3b      	ldr	r3, [r7, #32]
 800f18c:	3b01      	subs	r3, #1
 800f18e:	623b      	str	r3, [r7, #32]
 800f190:	6a3b      	ldr	r3, [r7, #32]
 800f192:	2b00      	cmp	r3, #0
 800f194:	d042      	beq.n	800f21c <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	695a      	ldr	r2, [r3, #20]
 800f19a:	6a3b      	ldr	r3, [r7, #32]
 800f19c:	015b      	lsls	r3, r3, #5
 800f19e:	1ad3      	subs	r3, r2, r3
 800f1a0:	4619      	mov	r1, r3
 800f1a2:	6878      	ldr	r0, [r7, #4]
 800f1a4:	f7ff fa60 	bl	800e668 <dir_sdi>
 800f1a8:	4603      	mov	r3, r0
 800f1aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800f1ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d132      	bne.n	800f21c <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	3324      	adds	r3, #36	; 0x24
 800f1ba:	4618      	mov	r0, r3
 800f1bc:	f7ff fde4 	bl	800ed88 <sum_sfn>
 800f1c0:	4603      	mov	r3, r0
 800f1c2:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	69db      	ldr	r3, [r3, #28]
 800f1c8:	4619      	mov	r1, r3
 800f1ca:	69f8      	ldr	r0, [r7, #28]
 800f1cc:	f7fe fece 	bl	800df6c <move_window>
 800f1d0:	4603      	mov	r3, r0
 800f1d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800f1d6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d11d      	bne.n	800f21a <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800f1de:	69fb      	ldr	r3, [r7, #28]
 800f1e0:	68d8      	ldr	r0, [r3, #12]
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	6a19      	ldr	r1, [r3, #32]
 800f1e6:	6a3b      	ldr	r3, [r7, #32]
 800f1e8:	b2da      	uxtb	r2, r3
 800f1ea:	7efb      	ldrb	r3, [r7, #27]
 800f1ec:	f7ff fcd6 	bl	800eb9c <put_lfn>
				fs->wflag = 1;
 800f1f0:	69fb      	ldr	r3, [r7, #28]
 800f1f2:	2201      	movs	r2, #1
 800f1f4:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800f1f6:	2100      	movs	r1, #0
 800f1f8:	6878      	ldr	r0, [r7, #4]
 800f1fa:	f7ff fab0 	bl	800e75e <dir_next>
 800f1fe:	4603      	mov	r3, r0
 800f200:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800f204:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d107      	bne.n	800f21c <dir_register+0x184>
 800f20c:	6a3b      	ldr	r3, [r7, #32]
 800f20e:	3b01      	subs	r3, #1
 800f210:	623b      	str	r3, [r7, #32]
 800f212:	6a3b      	ldr	r3, [r7, #32]
 800f214:	2b00      	cmp	r3, #0
 800f216:	d1d5      	bne.n	800f1c4 <dir_register+0x12c>
 800f218:	e000      	b.n	800f21c <dir_register+0x184>
				if (res != FR_OK) break;
 800f21a:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800f21c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f220:	2b00      	cmp	r3, #0
 800f222:	d128      	bne.n	800f276 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	69db      	ldr	r3, [r3, #28]
 800f228:	4619      	mov	r1, r3
 800f22a:	69f8      	ldr	r0, [r7, #28]
 800f22c:	f7fe fe9e 	bl	800df6c <move_window>
 800f230:	4603      	mov	r3, r0
 800f232:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800f236:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	d11b      	bne.n	800f276 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	6a1b      	ldr	r3, [r3, #32]
 800f242:	2220      	movs	r2, #32
 800f244:	2100      	movs	r1, #0
 800f246:	4618      	mov	r0, r3
 800f248:	f7fe fc83 	bl	800db52 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	6a18      	ldr	r0, [r3, #32]
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	3324      	adds	r3, #36	; 0x24
 800f254:	220b      	movs	r2, #11
 800f256:	4619      	mov	r1, r3
 800f258:	f7fe fc5a 	bl	800db10 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	6a1b      	ldr	r3, [r3, #32]
 800f266:	330c      	adds	r3, #12
 800f268:	f002 0218 	and.w	r2, r2, #24
 800f26c:	b2d2      	uxtb	r2, r2
 800f26e:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800f270:	69fb      	ldr	r3, [r7, #28]
 800f272:	2201      	movs	r2, #1
 800f274:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800f276:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800f27a:	4618      	mov	r0, r3
 800f27c:	3730      	adds	r7, #48	; 0x30
 800f27e:	46bd      	mov	sp, r7
 800f280:	bd80      	pop	{r7, pc}
 800f282:	bf00      	nop
 800f284:	4ec4ec4f 	.word	0x4ec4ec4f

0800f288 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800f288:	b580      	push	{r7, lr}
 800f28a:	b088      	sub	sp, #32
 800f28c:	af00      	add	r7, sp, #0
 800f28e:	6078      	str	r0, [r7, #4]
 800f290:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	681b      	ldr	r3, [r3, #0]
 800f296:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800f298:	683b      	ldr	r3, [r7, #0]
 800f29a:	2200      	movs	r2, #0
 800f29c:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	69db      	ldr	r3, [r3, #28]
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	f000 80c9 	beq.w	800f43a <get_fileinfo+0x1b2>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f2ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2b0:	d032      	beq.n	800f318 <get_fileinfo+0x90>
			i = j = 0;
 800f2b2:	2300      	movs	r3, #0
 800f2b4:	61bb      	str	r3, [r7, #24]
 800f2b6:	69bb      	ldr	r3, [r7, #24]
 800f2b8:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800f2ba:	e01b      	b.n	800f2f4 <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800f2bc:	89fb      	ldrh	r3, [r7, #14]
 800f2be:	2100      	movs	r1, #0
 800f2c0:	4618      	mov	r0, r3
 800f2c2:	f001 fd2f 	bl	8010d24 <ff_convert>
 800f2c6:	4603      	mov	r3, r0
 800f2c8:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800f2ca:	89fb      	ldrh	r3, [r7, #14]
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d102      	bne.n	800f2d6 <get_fileinfo+0x4e>
 800f2d0:	2300      	movs	r3, #0
 800f2d2:	61fb      	str	r3, [r7, #28]
 800f2d4:	e01a      	b.n	800f30c <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800f2d6:	69fb      	ldr	r3, [r7, #28]
 800f2d8:	2bfe      	cmp	r3, #254	; 0xfe
 800f2da:	d902      	bls.n	800f2e2 <get_fileinfo+0x5a>
 800f2dc:	2300      	movs	r3, #0
 800f2de:	61fb      	str	r3, [r7, #28]
 800f2e0:	e014      	b.n	800f30c <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 800f2e2:	69fb      	ldr	r3, [r7, #28]
 800f2e4:	1c5a      	adds	r2, r3, #1
 800f2e6:	61fa      	str	r2, [r7, #28]
 800f2e8:	89fa      	ldrh	r2, [r7, #14]
 800f2ea:	b2d1      	uxtb	r1, r2
 800f2ec:	683a      	ldr	r2, [r7, #0]
 800f2ee:	4413      	add	r3, r2
 800f2f0:	460a      	mov	r2, r1
 800f2f2:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800f2f4:	693b      	ldr	r3, [r7, #16]
 800f2f6:	68da      	ldr	r2, [r3, #12]
 800f2f8:	69bb      	ldr	r3, [r7, #24]
 800f2fa:	1c59      	adds	r1, r3, #1
 800f2fc:	61b9      	str	r1, [r7, #24]
 800f2fe:	005b      	lsls	r3, r3, #1
 800f300:	4413      	add	r3, r2
 800f302:	881b      	ldrh	r3, [r3, #0]
 800f304:	81fb      	strh	r3, [r7, #14]
 800f306:	89fb      	ldrh	r3, [r7, #14]
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d1d7      	bne.n	800f2bc <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800f30c:	683a      	ldr	r2, [r7, #0]
 800f30e:	69fb      	ldr	r3, [r7, #28]
 800f310:	4413      	add	r3, r2
 800f312:	3316      	adds	r3, #22
 800f314:	2200      	movs	r2, #0
 800f316:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800f318:	2300      	movs	r3, #0
 800f31a:	61bb      	str	r3, [r7, #24]
 800f31c:	69bb      	ldr	r3, [r7, #24]
 800f31e:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800f320:	683a      	ldr	r2, [r7, #0]
 800f322:	69fb      	ldr	r3, [r7, #28]
 800f324:	4413      	add	r3, r2
 800f326:	3316      	adds	r3, #22
 800f328:	781b      	ldrb	r3, [r3, #0]
 800f32a:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800f32c:	e04c      	b.n	800f3c8 <get_fileinfo+0x140>
		c = (TCHAR)dp->dir[i++];
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	6a1a      	ldr	r2, [r3, #32]
 800f332:	69fb      	ldr	r3, [r7, #28]
 800f334:	1c59      	adds	r1, r3, #1
 800f336:	61f9      	str	r1, [r7, #28]
 800f338:	4413      	add	r3, r2
 800f33a:	781b      	ldrb	r3, [r3, #0]
 800f33c:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800f33e:	7dfb      	ldrb	r3, [r7, #23]
 800f340:	2b20      	cmp	r3, #32
 800f342:	d100      	bne.n	800f346 <get_fileinfo+0xbe>
 800f344:	e040      	b.n	800f3c8 <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800f346:	7dfb      	ldrb	r3, [r7, #23]
 800f348:	2b05      	cmp	r3, #5
 800f34a:	d101      	bne.n	800f350 <get_fileinfo+0xc8>
 800f34c:	23e5      	movs	r3, #229	; 0xe5
 800f34e:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800f350:	69fb      	ldr	r3, [r7, #28]
 800f352:	2b09      	cmp	r3, #9
 800f354:	d10f      	bne.n	800f376 <get_fileinfo+0xee>
			if (!lfv) fno->fname[j] = '.';
 800f356:	89bb      	ldrh	r3, [r7, #12]
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d105      	bne.n	800f368 <get_fileinfo+0xe0>
 800f35c:	683a      	ldr	r2, [r7, #0]
 800f35e:	69bb      	ldr	r3, [r7, #24]
 800f360:	4413      	add	r3, r2
 800f362:	3316      	adds	r3, #22
 800f364:	222e      	movs	r2, #46	; 0x2e
 800f366:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800f368:	69bb      	ldr	r3, [r7, #24]
 800f36a:	1c5a      	adds	r2, r3, #1
 800f36c:	61ba      	str	r2, [r7, #24]
 800f36e:	683a      	ldr	r2, [r7, #0]
 800f370:	4413      	add	r3, r2
 800f372:	222e      	movs	r2, #46	; 0x2e
 800f374:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800f376:	683a      	ldr	r2, [r7, #0]
 800f378:	69bb      	ldr	r3, [r7, #24]
 800f37a:	4413      	add	r3, r2
 800f37c:	3309      	adds	r3, #9
 800f37e:	7dfa      	ldrb	r2, [r7, #23]
 800f380:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800f382:	89bb      	ldrh	r3, [r7, #12]
 800f384:	2b00      	cmp	r3, #0
 800f386:	d11c      	bne.n	800f3c2 <get_fileinfo+0x13a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800f388:	7dfb      	ldrb	r3, [r7, #23]
 800f38a:	2b40      	cmp	r3, #64	; 0x40
 800f38c:	d913      	bls.n	800f3b6 <get_fileinfo+0x12e>
 800f38e:	7dfb      	ldrb	r3, [r7, #23]
 800f390:	2b5a      	cmp	r3, #90	; 0x5a
 800f392:	d810      	bhi.n	800f3b6 <get_fileinfo+0x12e>
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	6a1b      	ldr	r3, [r3, #32]
 800f398:	330c      	adds	r3, #12
 800f39a:	781b      	ldrb	r3, [r3, #0]
 800f39c:	461a      	mov	r2, r3
 800f39e:	69fb      	ldr	r3, [r7, #28]
 800f3a0:	2b08      	cmp	r3, #8
 800f3a2:	d901      	bls.n	800f3a8 <get_fileinfo+0x120>
 800f3a4:	2310      	movs	r3, #16
 800f3a6:	e000      	b.n	800f3aa <get_fileinfo+0x122>
 800f3a8:	2308      	movs	r3, #8
 800f3aa:	4013      	ands	r3, r2
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d002      	beq.n	800f3b6 <get_fileinfo+0x12e>
				c += 0x20;			/* To lower */
 800f3b0:	7dfb      	ldrb	r3, [r7, #23]
 800f3b2:	3320      	adds	r3, #32
 800f3b4:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800f3b6:	683a      	ldr	r2, [r7, #0]
 800f3b8:	69bb      	ldr	r3, [r7, #24]
 800f3ba:	4413      	add	r3, r2
 800f3bc:	3316      	adds	r3, #22
 800f3be:	7dfa      	ldrb	r2, [r7, #23]
 800f3c0:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800f3c2:	69bb      	ldr	r3, [r7, #24]
 800f3c4:	3301      	adds	r3, #1
 800f3c6:	61bb      	str	r3, [r7, #24]
	while (i < 11) {		/* Copy name body and extension */
 800f3c8:	69fb      	ldr	r3, [r7, #28]
 800f3ca:	2b0a      	cmp	r3, #10
 800f3cc:	d9af      	bls.n	800f32e <get_fileinfo+0xa6>
	}
	if (!lfv) {
 800f3ce:	89bb      	ldrh	r3, [r7, #12]
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d10d      	bne.n	800f3f0 <get_fileinfo+0x168>
		fno->fname[j] = 0;
 800f3d4:	683a      	ldr	r2, [r7, #0]
 800f3d6:	69bb      	ldr	r3, [r7, #24]
 800f3d8:	4413      	add	r3, r2
 800f3da:	3316      	adds	r3, #22
 800f3dc:	2200      	movs	r2, #0
 800f3de:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	6a1b      	ldr	r3, [r3, #32]
 800f3e4:	330c      	adds	r3, #12
 800f3e6:	781b      	ldrb	r3, [r3, #0]
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d101      	bne.n	800f3f0 <get_fileinfo+0x168>
 800f3ec:	2300      	movs	r3, #0
 800f3ee:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800f3f0:	683a      	ldr	r2, [r7, #0]
 800f3f2:	69bb      	ldr	r3, [r7, #24]
 800f3f4:	4413      	add	r3, r2
 800f3f6:	3309      	adds	r3, #9
 800f3f8:	2200      	movs	r2, #0
 800f3fa:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	6a1b      	ldr	r3, [r3, #32]
 800f400:	7ada      	ldrb	r2, [r3, #11]
 800f402:	683b      	ldr	r3, [r7, #0]
 800f404:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	6a1b      	ldr	r3, [r3, #32]
 800f40a:	331c      	adds	r3, #28
 800f40c:	4618      	mov	r0, r3
 800f40e:	f7fe fb15 	bl	800da3c <ld_dword>
 800f412:	4602      	mov	r2, r0
 800f414:	683b      	ldr	r3, [r7, #0]
 800f416:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	6a1b      	ldr	r3, [r3, #32]
 800f41c:	3316      	adds	r3, #22
 800f41e:	4618      	mov	r0, r3
 800f420:	f7fe fb0c 	bl	800da3c <ld_dword>
 800f424:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800f426:	68bb      	ldr	r3, [r7, #8]
 800f428:	b29a      	uxth	r2, r3
 800f42a:	683b      	ldr	r3, [r7, #0]
 800f42c:	80da      	strh	r2, [r3, #6]
 800f42e:	68bb      	ldr	r3, [r7, #8]
 800f430:	0c1b      	lsrs	r3, r3, #16
 800f432:	b29a      	uxth	r2, r3
 800f434:	683b      	ldr	r3, [r7, #0]
 800f436:	809a      	strh	r2, [r3, #4]
 800f438:	e000      	b.n	800f43c <get_fileinfo+0x1b4>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800f43a:	bf00      	nop
}
 800f43c:	3720      	adds	r7, #32
 800f43e:	46bd      	mov	sp, r7
 800f440:	bd80      	pop	{r7, pc}
	...

0800f444 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800f444:	b580      	push	{r7, lr}
 800f446:	b08a      	sub	sp, #40	; 0x28
 800f448:	af00      	add	r7, sp, #0
 800f44a:	6078      	str	r0, [r7, #4]
 800f44c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800f44e:	683b      	ldr	r3, [r7, #0]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	613b      	str	r3, [r7, #16]
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	68db      	ldr	r3, [r3, #12]
 800f45a:	60fb      	str	r3, [r7, #12]
 800f45c:	2300      	movs	r3, #0
 800f45e:	617b      	str	r3, [r7, #20]
 800f460:	697b      	ldr	r3, [r7, #20]
 800f462:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800f464:	69bb      	ldr	r3, [r7, #24]
 800f466:	1c5a      	adds	r2, r3, #1
 800f468:	61ba      	str	r2, [r7, #24]
 800f46a:	693a      	ldr	r2, [r7, #16]
 800f46c:	4413      	add	r3, r2
 800f46e:	781b      	ldrb	r3, [r3, #0]
 800f470:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800f472:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f474:	2b1f      	cmp	r3, #31
 800f476:	d940      	bls.n	800f4fa <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800f478:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f47a:	2b2f      	cmp	r3, #47	; 0x2f
 800f47c:	d006      	beq.n	800f48c <create_name+0x48>
 800f47e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f480:	2b5c      	cmp	r3, #92	; 0x5c
 800f482:	d110      	bne.n	800f4a6 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800f484:	e002      	b.n	800f48c <create_name+0x48>
 800f486:	69bb      	ldr	r3, [r7, #24]
 800f488:	3301      	adds	r3, #1
 800f48a:	61bb      	str	r3, [r7, #24]
 800f48c:	693a      	ldr	r2, [r7, #16]
 800f48e:	69bb      	ldr	r3, [r7, #24]
 800f490:	4413      	add	r3, r2
 800f492:	781b      	ldrb	r3, [r3, #0]
 800f494:	2b2f      	cmp	r3, #47	; 0x2f
 800f496:	d0f6      	beq.n	800f486 <create_name+0x42>
 800f498:	693a      	ldr	r2, [r7, #16]
 800f49a:	69bb      	ldr	r3, [r7, #24]
 800f49c:	4413      	add	r3, r2
 800f49e:	781b      	ldrb	r3, [r3, #0]
 800f4a0:	2b5c      	cmp	r3, #92	; 0x5c
 800f4a2:	d0f0      	beq.n	800f486 <create_name+0x42>
			break;
 800f4a4:	e02a      	b.n	800f4fc <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800f4a6:	697b      	ldr	r3, [r7, #20]
 800f4a8:	2bfe      	cmp	r3, #254	; 0xfe
 800f4aa:	d901      	bls.n	800f4b0 <create_name+0x6c>
 800f4ac:	2306      	movs	r3, #6
 800f4ae:	e17d      	b.n	800f7ac <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800f4b0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f4b2:	b2db      	uxtb	r3, r3
 800f4b4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800f4b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f4b8:	2101      	movs	r1, #1
 800f4ba:	4618      	mov	r0, r3
 800f4bc:	f001 fc32 	bl	8010d24 <ff_convert>
 800f4c0:	4603      	mov	r3, r0
 800f4c2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800f4c4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	d101      	bne.n	800f4ce <create_name+0x8a>
 800f4ca:	2306      	movs	r3, #6
 800f4cc:	e16e      	b.n	800f7ac <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800f4ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f4d0:	2b7f      	cmp	r3, #127	; 0x7f
 800f4d2:	d809      	bhi.n	800f4e8 <create_name+0xa4>
 800f4d4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f4d6:	4619      	mov	r1, r3
 800f4d8:	488d      	ldr	r0, [pc, #564]	; (800f710 <create_name+0x2cc>)
 800f4da:	f7fe fb7c 	bl	800dbd6 <chk_chr>
 800f4de:	4603      	mov	r3, r0
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	d001      	beq.n	800f4e8 <create_name+0xa4>
 800f4e4:	2306      	movs	r3, #6
 800f4e6:	e161      	b.n	800f7ac <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800f4e8:	697b      	ldr	r3, [r7, #20]
 800f4ea:	1c5a      	adds	r2, r3, #1
 800f4ec:	617a      	str	r2, [r7, #20]
 800f4ee:	005b      	lsls	r3, r3, #1
 800f4f0:	68fa      	ldr	r2, [r7, #12]
 800f4f2:	4413      	add	r3, r2
 800f4f4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800f4f6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800f4f8:	e7b4      	b.n	800f464 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800f4fa:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800f4fc:	693a      	ldr	r2, [r7, #16]
 800f4fe:	69bb      	ldr	r3, [r7, #24]
 800f500:	441a      	add	r2, r3
 800f502:	683b      	ldr	r3, [r7, #0]
 800f504:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800f506:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f508:	2b1f      	cmp	r3, #31
 800f50a:	d801      	bhi.n	800f510 <create_name+0xcc>
 800f50c:	2304      	movs	r3, #4
 800f50e:	e000      	b.n	800f512 <create_name+0xce>
 800f510:	2300      	movs	r3, #0
 800f512:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800f516:	e011      	b.n	800f53c <create_name+0xf8>
		w = lfn[di - 1];
 800f518:	697b      	ldr	r3, [r7, #20]
 800f51a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f51e:	3b01      	subs	r3, #1
 800f520:	005b      	lsls	r3, r3, #1
 800f522:	68fa      	ldr	r2, [r7, #12]
 800f524:	4413      	add	r3, r2
 800f526:	881b      	ldrh	r3, [r3, #0]
 800f528:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800f52a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f52c:	2b20      	cmp	r3, #32
 800f52e:	d002      	beq.n	800f536 <create_name+0xf2>
 800f530:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f532:	2b2e      	cmp	r3, #46	; 0x2e
 800f534:	d106      	bne.n	800f544 <create_name+0x100>
		di--;
 800f536:	697b      	ldr	r3, [r7, #20]
 800f538:	3b01      	subs	r3, #1
 800f53a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800f53c:	697b      	ldr	r3, [r7, #20]
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d1ea      	bne.n	800f518 <create_name+0xd4>
 800f542:	e000      	b.n	800f546 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800f544:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800f546:	697b      	ldr	r3, [r7, #20]
 800f548:	005b      	lsls	r3, r3, #1
 800f54a:	68fa      	ldr	r2, [r7, #12]
 800f54c:	4413      	add	r3, r2
 800f54e:	2200      	movs	r2, #0
 800f550:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800f552:	697b      	ldr	r3, [r7, #20]
 800f554:	2b00      	cmp	r3, #0
 800f556:	d101      	bne.n	800f55c <create_name+0x118>
 800f558:	2306      	movs	r3, #6
 800f55a:	e127      	b.n	800f7ac <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	3324      	adds	r3, #36	; 0x24
 800f560:	220b      	movs	r2, #11
 800f562:	2120      	movs	r1, #32
 800f564:	4618      	mov	r0, r3
 800f566:	f7fe faf4 	bl	800db52 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800f56a:	2300      	movs	r3, #0
 800f56c:	61bb      	str	r3, [r7, #24]
 800f56e:	e002      	b.n	800f576 <create_name+0x132>
 800f570:	69bb      	ldr	r3, [r7, #24]
 800f572:	3301      	adds	r3, #1
 800f574:	61bb      	str	r3, [r7, #24]
 800f576:	69bb      	ldr	r3, [r7, #24]
 800f578:	005b      	lsls	r3, r3, #1
 800f57a:	68fa      	ldr	r2, [r7, #12]
 800f57c:	4413      	add	r3, r2
 800f57e:	881b      	ldrh	r3, [r3, #0]
 800f580:	2b20      	cmp	r3, #32
 800f582:	d0f5      	beq.n	800f570 <create_name+0x12c>
 800f584:	69bb      	ldr	r3, [r7, #24]
 800f586:	005b      	lsls	r3, r3, #1
 800f588:	68fa      	ldr	r2, [r7, #12]
 800f58a:	4413      	add	r3, r2
 800f58c:	881b      	ldrh	r3, [r3, #0]
 800f58e:	2b2e      	cmp	r3, #46	; 0x2e
 800f590:	d0ee      	beq.n	800f570 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800f592:	69bb      	ldr	r3, [r7, #24]
 800f594:	2b00      	cmp	r3, #0
 800f596:	d009      	beq.n	800f5ac <create_name+0x168>
 800f598:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f59c:	f043 0303 	orr.w	r3, r3, #3
 800f5a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800f5a4:	e002      	b.n	800f5ac <create_name+0x168>
 800f5a6:	697b      	ldr	r3, [r7, #20]
 800f5a8:	3b01      	subs	r3, #1
 800f5aa:	617b      	str	r3, [r7, #20]
 800f5ac:	697b      	ldr	r3, [r7, #20]
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	d009      	beq.n	800f5c6 <create_name+0x182>
 800f5b2:	697b      	ldr	r3, [r7, #20]
 800f5b4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f5b8:	3b01      	subs	r3, #1
 800f5ba:	005b      	lsls	r3, r3, #1
 800f5bc:	68fa      	ldr	r2, [r7, #12]
 800f5be:	4413      	add	r3, r2
 800f5c0:	881b      	ldrh	r3, [r3, #0]
 800f5c2:	2b2e      	cmp	r3, #46	; 0x2e
 800f5c4:	d1ef      	bne.n	800f5a6 <create_name+0x162>

	i = b = 0; ni = 8;
 800f5c6:	2300      	movs	r3, #0
 800f5c8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800f5cc:	2300      	movs	r3, #0
 800f5ce:	623b      	str	r3, [r7, #32]
 800f5d0:	2308      	movs	r3, #8
 800f5d2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800f5d4:	69bb      	ldr	r3, [r7, #24]
 800f5d6:	1c5a      	adds	r2, r3, #1
 800f5d8:	61ba      	str	r2, [r7, #24]
 800f5da:	005b      	lsls	r3, r3, #1
 800f5dc:	68fa      	ldr	r2, [r7, #12]
 800f5de:	4413      	add	r3, r2
 800f5e0:	881b      	ldrh	r3, [r3, #0]
 800f5e2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800f5e4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	f000 8090 	beq.w	800f70c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800f5ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f5ee:	2b20      	cmp	r3, #32
 800f5f0:	d006      	beq.n	800f600 <create_name+0x1bc>
 800f5f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f5f4:	2b2e      	cmp	r3, #46	; 0x2e
 800f5f6:	d10a      	bne.n	800f60e <create_name+0x1ca>
 800f5f8:	69ba      	ldr	r2, [r7, #24]
 800f5fa:	697b      	ldr	r3, [r7, #20]
 800f5fc:	429a      	cmp	r2, r3
 800f5fe:	d006      	beq.n	800f60e <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800f600:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f604:	f043 0303 	orr.w	r3, r3, #3
 800f608:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f60c:	e07d      	b.n	800f70a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800f60e:	6a3a      	ldr	r2, [r7, #32]
 800f610:	69fb      	ldr	r3, [r7, #28]
 800f612:	429a      	cmp	r2, r3
 800f614:	d203      	bcs.n	800f61e <create_name+0x1da>
 800f616:	69ba      	ldr	r2, [r7, #24]
 800f618:	697b      	ldr	r3, [r7, #20]
 800f61a:	429a      	cmp	r2, r3
 800f61c:	d123      	bne.n	800f666 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800f61e:	69fb      	ldr	r3, [r7, #28]
 800f620:	2b0b      	cmp	r3, #11
 800f622:	d106      	bne.n	800f632 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800f624:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f628:	f043 0303 	orr.w	r3, r3, #3
 800f62c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f630:	e075      	b.n	800f71e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800f632:	69ba      	ldr	r2, [r7, #24]
 800f634:	697b      	ldr	r3, [r7, #20]
 800f636:	429a      	cmp	r2, r3
 800f638:	d005      	beq.n	800f646 <create_name+0x202>
 800f63a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f63e:	f043 0303 	orr.w	r3, r3, #3
 800f642:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800f646:	69ba      	ldr	r2, [r7, #24]
 800f648:	697b      	ldr	r3, [r7, #20]
 800f64a:	429a      	cmp	r2, r3
 800f64c:	d866      	bhi.n	800f71c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800f64e:	697b      	ldr	r3, [r7, #20]
 800f650:	61bb      	str	r3, [r7, #24]
 800f652:	2308      	movs	r3, #8
 800f654:	623b      	str	r3, [r7, #32]
 800f656:	230b      	movs	r3, #11
 800f658:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800f65a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f65e:	009b      	lsls	r3, r3, #2
 800f660:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800f664:	e051      	b.n	800f70a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800f666:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f668:	2b7f      	cmp	r3, #127	; 0x7f
 800f66a:	d914      	bls.n	800f696 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800f66c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f66e:	2100      	movs	r1, #0
 800f670:	4618      	mov	r0, r3
 800f672:	f001 fb57 	bl	8010d24 <ff_convert>
 800f676:	4603      	mov	r3, r0
 800f678:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800f67a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f67c:	2b00      	cmp	r3, #0
 800f67e:	d004      	beq.n	800f68a <create_name+0x246>
 800f680:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f682:	3b80      	subs	r3, #128	; 0x80
 800f684:	4a23      	ldr	r2, [pc, #140]	; (800f714 <create_name+0x2d0>)
 800f686:	5cd3      	ldrb	r3, [r2, r3]
 800f688:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800f68a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f68e:	f043 0302 	orr.w	r3, r3, #2
 800f692:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800f696:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f698:	2b00      	cmp	r3, #0
 800f69a:	d007      	beq.n	800f6ac <create_name+0x268>
 800f69c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f69e:	4619      	mov	r1, r3
 800f6a0:	481d      	ldr	r0, [pc, #116]	; (800f718 <create_name+0x2d4>)
 800f6a2:	f7fe fa98 	bl	800dbd6 <chk_chr>
 800f6a6:	4603      	mov	r3, r0
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	d008      	beq.n	800f6be <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800f6ac:	235f      	movs	r3, #95	; 0x5f
 800f6ae:	84bb      	strh	r3, [r7, #36]	; 0x24
 800f6b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f6b4:	f043 0303 	orr.w	r3, r3, #3
 800f6b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f6bc:	e01b      	b.n	800f6f6 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800f6be:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f6c0:	2b40      	cmp	r3, #64	; 0x40
 800f6c2:	d909      	bls.n	800f6d8 <create_name+0x294>
 800f6c4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f6c6:	2b5a      	cmp	r3, #90	; 0x5a
 800f6c8:	d806      	bhi.n	800f6d8 <create_name+0x294>
					b |= 2;
 800f6ca:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f6ce:	f043 0302 	orr.w	r3, r3, #2
 800f6d2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800f6d6:	e00e      	b.n	800f6f6 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800f6d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f6da:	2b60      	cmp	r3, #96	; 0x60
 800f6dc:	d90b      	bls.n	800f6f6 <create_name+0x2b2>
 800f6de:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f6e0:	2b7a      	cmp	r3, #122	; 0x7a
 800f6e2:	d808      	bhi.n	800f6f6 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800f6e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f6e8:	f043 0301 	orr.w	r3, r3, #1
 800f6ec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800f6f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f6f2:	3b20      	subs	r3, #32
 800f6f4:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800f6f6:	6a3b      	ldr	r3, [r7, #32]
 800f6f8:	1c5a      	adds	r2, r3, #1
 800f6fa:	623a      	str	r2, [r7, #32]
 800f6fc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800f6fe:	b2d1      	uxtb	r1, r2
 800f700:	687a      	ldr	r2, [r7, #4]
 800f702:	4413      	add	r3, r2
 800f704:	460a      	mov	r2, r1
 800f706:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800f70a:	e763      	b.n	800f5d4 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800f70c:	bf00      	nop
 800f70e:	e006      	b.n	800f71e <create_name+0x2da>
 800f710:	08011940 	.word	0x08011940
 800f714:	08012ee4 	.word	0x08012ee4
 800f718:	0801194c 	.word	0x0801194c
			if (si > di) break;			/* No extension */
 800f71c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800f724:	2be5      	cmp	r3, #229	; 0xe5
 800f726:	d103      	bne.n	800f730 <create_name+0x2ec>
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	2205      	movs	r2, #5
 800f72c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800f730:	69fb      	ldr	r3, [r7, #28]
 800f732:	2b08      	cmp	r3, #8
 800f734:	d104      	bne.n	800f740 <create_name+0x2fc>
 800f736:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f73a:	009b      	lsls	r3, r3, #2
 800f73c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800f740:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f744:	f003 030c 	and.w	r3, r3, #12
 800f748:	2b0c      	cmp	r3, #12
 800f74a:	d005      	beq.n	800f758 <create_name+0x314>
 800f74c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f750:	f003 0303 	and.w	r3, r3, #3
 800f754:	2b03      	cmp	r3, #3
 800f756:	d105      	bne.n	800f764 <create_name+0x320>
 800f758:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f75c:	f043 0302 	orr.w	r3, r3, #2
 800f760:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800f764:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f768:	f003 0302 	and.w	r3, r3, #2
 800f76c:	2b00      	cmp	r3, #0
 800f76e:	d117      	bne.n	800f7a0 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800f770:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f774:	f003 0303 	and.w	r3, r3, #3
 800f778:	2b01      	cmp	r3, #1
 800f77a:	d105      	bne.n	800f788 <create_name+0x344>
 800f77c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f780:	f043 0310 	orr.w	r3, r3, #16
 800f784:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800f788:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f78c:	f003 030c 	and.w	r3, r3, #12
 800f790:	2b04      	cmp	r3, #4
 800f792:	d105      	bne.n	800f7a0 <create_name+0x35c>
 800f794:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f798:	f043 0308 	orr.w	r3, r3, #8
 800f79c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800f7a6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800f7aa:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800f7ac:	4618      	mov	r0, r3
 800f7ae:	3728      	adds	r7, #40	; 0x28
 800f7b0:	46bd      	mov	sp, r7
 800f7b2:	bd80      	pop	{r7, pc}

0800f7b4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800f7b4:	b580      	push	{r7, lr}
 800f7b6:	b086      	sub	sp, #24
 800f7b8:	af00      	add	r7, sp, #0
 800f7ba:	6078      	str	r0, [r7, #4]
 800f7bc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800f7c2:	693b      	ldr	r3, [r7, #16]
 800f7c4:	681b      	ldr	r3, [r3, #0]
 800f7c6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800f7c8:	e002      	b.n	800f7d0 <follow_path+0x1c>
 800f7ca:	683b      	ldr	r3, [r7, #0]
 800f7cc:	3301      	adds	r3, #1
 800f7ce:	603b      	str	r3, [r7, #0]
 800f7d0:	683b      	ldr	r3, [r7, #0]
 800f7d2:	781b      	ldrb	r3, [r3, #0]
 800f7d4:	2b2f      	cmp	r3, #47	; 0x2f
 800f7d6:	d0f8      	beq.n	800f7ca <follow_path+0x16>
 800f7d8:	683b      	ldr	r3, [r7, #0]
 800f7da:	781b      	ldrb	r3, [r3, #0]
 800f7dc:	2b5c      	cmp	r3, #92	; 0x5c
 800f7de:	d0f4      	beq.n	800f7ca <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800f7e0:	693b      	ldr	r3, [r7, #16]
 800f7e2:	2200      	movs	r2, #0
 800f7e4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800f7e6:	683b      	ldr	r3, [r7, #0]
 800f7e8:	781b      	ldrb	r3, [r3, #0]
 800f7ea:	2b1f      	cmp	r3, #31
 800f7ec:	d80a      	bhi.n	800f804 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	2280      	movs	r2, #128	; 0x80
 800f7f2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800f7f6:	2100      	movs	r1, #0
 800f7f8:	6878      	ldr	r0, [r7, #4]
 800f7fa:	f7fe ff35 	bl	800e668 <dir_sdi>
 800f7fe:	4603      	mov	r3, r0
 800f800:	75fb      	strb	r3, [r7, #23]
 800f802:	e043      	b.n	800f88c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f804:	463b      	mov	r3, r7
 800f806:	4619      	mov	r1, r3
 800f808:	6878      	ldr	r0, [r7, #4]
 800f80a:	f7ff fe1b 	bl	800f444 <create_name>
 800f80e:	4603      	mov	r3, r0
 800f810:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f812:	7dfb      	ldrb	r3, [r7, #23]
 800f814:	2b00      	cmp	r3, #0
 800f816:	d134      	bne.n	800f882 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800f818:	6878      	ldr	r0, [r7, #4]
 800f81a:	f7ff fb7d 	bl	800ef18 <dir_find>
 800f81e:	4603      	mov	r3, r0
 800f820:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f828:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800f82a:	7dfb      	ldrb	r3, [r7, #23]
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	d00a      	beq.n	800f846 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800f830:	7dfb      	ldrb	r3, [r7, #23]
 800f832:	2b04      	cmp	r3, #4
 800f834:	d127      	bne.n	800f886 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800f836:	7afb      	ldrb	r3, [r7, #11]
 800f838:	f003 0304 	and.w	r3, r3, #4
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d122      	bne.n	800f886 <follow_path+0xd2>
 800f840:	2305      	movs	r3, #5
 800f842:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800f844:	e01f      	b.n	800f886 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800f846:	7afb      	ldrb	r3, [r7, #11]
 800f848:	f003 0304 	and.w	r3, r3, #4
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d11c      	bne.n	800f88a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800f850:	693b      	ldr	r3, [r7, #16]
 800f852:	799b      	ldrb	r3, [r3, #6]
 800f854:	f003 0310 	and.w	r3, r3, #16
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d102      	bne.n	800f862 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800f85c:	2305      	movs	r3, #5
 800f85e:	75fb      	strb	r3, [r7, #23]
 800f860:	e014      	b.n	800f88c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	695b      	ldr	r3, [r3, #20]
 800f86c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f870:	4413      	add	r3, r2
 800f872:	4619      	mov	r1, r3
 800f874:	68f8      	ldr	r0, [r7, #12]
 800f876:	f7ff f87e 	bl	800e976 <ld_clust>
 800f87a:	4602      	mov	r2, r0
 800f87c:	693b      	ldr	r3, [r7, #16]
 800f87e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f880:	e7c0      	b.n	800f804 <follow_path+0x50>
			if (res != FR_OK) break;
 800f882:	bf00      	nop
 800f884:	e002      	b.n	800f88c <follow_path+0xd8>
				break;
 800f886:	bf00      	nop
 800f888:	e000      	b.n	800f88c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800f88a:	bf00      	nop
			}
		}
	}

	return res;
 800f88c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f88e:	4618      	mov	r0, r3
 800f890:	3718      	adds	r7, #24
 800f892:	46bd      	mov	sp, r7
 800f894:	bd80      	pop	{r7, pc}

0800f896 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800f896:	b480      	push	{r7}
 800f898:	b087      	sub	sp, #28
 800f89a:	af00      	add	r7, sp, #0
 800f89c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800f89e:	f04f 33ff 	mov.w	r3, #4294967295
 800f8a2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	681b      	ldr	r3, [r3, #0]
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d031      	beq.n	800f910 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	617b      	str	r3, [r7, #20]
 800f8b2:	e002      	b.n	800f8ba <get_ldnumber+0x24>
 800f8b4:	697b      	ldr	r3, [r7, #20]
 800f8b6:	3301      	adds	r3, #1
 800f8b8:	617b      	str	r3, [r7, #20]
 800f8ba:	697b      	ldr	r3, [r7, #20]
 800f8bc:	781b      	ldrb	r3, [r3, #0]
 800f8be:	2b1f      	cmp	r3, #31
 800f8c0:	d903      	bls.n	800f8ca <get_ldnumber+0x34>
 800f8c2:	697b      	ldr	r3, [r7, #20]
 800f8c4:	781b      	ldrb	r3, [r3, #0]
 800f8c6:	2b3a      	cmp	r3, #58	; 0x3a
 800f8c8:	d1f4      	bne.n	800f8b4 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800f8ca:	697b      	ldr	r3, [r7, #20]
 800f8cc:	781b      	ldrb	r3, [r3, #0]
 800f8ce:	2b3a      	cmp	r3, #58	; 0x3a
 800f8d0:	d11c      	bne.n	800f90c <get_ldnumber+0x76>
			tp = *path;
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800f8d8:	68fb      	ldr	r3, [r7, #12]
 800f8da:	1c5a      	adds	r2, r3, #1
 800f8dc:	60fa      	str	r2, [r7, #12]
 800f8de:	781b      	ldrb	r3, [r3, #0]
 800f8e0:	3b30      	subs	r3, #48	; 0x30
 800f8e2:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800f8e4:	68bb      	ldr	r3, [r7, #8]
 800f8e6:	2b09      	cmp	r3, #9
 800f8e8:	d80e      	bhi.n	800f908 <get_ldnumber+0x72>
 800f8ea:	68fa      	ldr	r2, [r7, #12]
 800f8ec:	697b      	ldr	r3, [r7, #20]
 800f8ee:	429a      	cmp	r2, r3
 800f8f0:	d10a      	bne.n	800f908 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800f8f2:	68bb      	ldr	r3, [r7, #8]
 800f8f4:	2b00      	cmp	r3, #0
 800f8f6:	d107      	bne.n	800f908 <get_ldnumber+0x72>
					vol = (int)i;
 800f8f8:	68bb      	ldr	r3, [r7, #8]
 800f8fa:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800f8fc:	697b      	ldr	r3, [r7, #20]
 800f8fe:	3301      	adds	r3, #1
 800f900:	617b      	str	r3, [r7, #20]
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	697a      	ldr	r2, [r7, #20]
 800f906:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800f908:	693b      	ldr	r3, [r7, #16]
 800f90a:	e002      	b.n	800f912 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800f90c:	2300      	movs	r3, #0
 800f90e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800f910:	693b      	ldr	r3, [r7, #16]
}
 800f912:	4618      	mov	r0, r3
 800f914:	371c      	adds	r7, #28
 800f916:	46bd      	mov	sp, r7
 800f918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f91c:	4770      	bx	lr
	...

0800f920 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800f920:	b580      	push	{r7, lr}
 800f922:	b082      	sub	sp, #8
 800f924:	af00      	add	r7, sp, #0
 800f926:	6078      	str	r0, [r7, #4]
 800f928:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	2200      	movs	r2, #0
 800f92e:	70da      	strb	r2, [r3, #3]
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	f04f 32ff 	mov.w	r2, #4294967295
 800f936:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800f938:	6839      	ldr	r1, [r7, #0]
 800f93a:	6878      	ldr	r0, [r7, #4]
 800f93c:	f7fe fb16 	bl	800df6c <move_window>
 800f940:	4603      	mov	r3, r0
 800f942:	2b00      	cmp	r3, #0
 800f944:	d001      	beq.n	800f94a <check_fs+0x2a>
 800f946:	2304      	movs	r3, #4
 800f948:	e038      	b.n	800f9bc <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	3334      	adds	r3, #52	; 0x34
 800f94e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f952:	4618      	mov	r0, r3
 800f954:	f7fe f85a 	bl	800da0c <ld_word>
 800f958:	4603      	mov	r3, r0
 800f95a:	461a      	mov	r2, r3
 800f95c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800f960:	429a      	cmp	r2, r3
 800f962:	d001      	beq.n	800f968 <check_fs+0x48>
 800f964:	2303      	movs	r3, #3
 800f966:	e029      	b.n	800f9bc <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f96e:	2be9      	cmp	r3, #233	; 0xe9
 800f970:	d009      	beq.n	800f986 <check_fs+0x66>
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f978:	2beb      	cmp	r3, #235	; 0xeb
 800f97a:	d11e      	bne.n	800f9ba <check_fs+0x9a>
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800f982:	2b90      	cmp	r3, #144	; 0x90
 800f984:	d119      	bne.n	800f9ba <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	3334      	adds	r3, #52	; 0x34
 800f98a:	3336      	adds	r3, #54	; 0x36
 800f98c:	4618      	mov	r0, r3
 800f98e:	f7fe f855 	bl	800da3c <ld_dword>
 800f992:	4603      	mov	r3, r0
 800f994:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800f998:	4a0a      	ldr	r2, [pc, #40]	; (800f9c4 <check_fs+0xa4>)
 800f99a:	4293      	cmp	r3, r2
 800f99c:	d101      	bne.n	800f9a2 <check_fs+0x82>
 800f99e:	2300      	movs	r3, #0
 800f9a0:	e00c      	b.n	800f9bc <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	3334      	adds	r3, #52	; 0x34
 800f9a6:	3352      	adds	r3, #82	; 0x52
 800f9a8:	4618      	mov	r0, r3
 800f9aa:	f7fe f847 	bl	800da3c <ld_dword>
 800f9ae:	4603      	mov	r3, r0
 800f9b0:	4a05      	ldr	r2, [pc, #20]	; (800f9c8 <check_fs+0xa8>)
 800f9b2:	4293      	cmp	r3, r2
 800f9b4:	d101      	bne.n	800f9ba <check_fs+0x9a>
 800f9b6:	2300      	movs	r3, #0
 800f9b8:	e000      	b.n	800f9bc <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800f9ba:	2302      	movs	r3, #2
}
 800f9bc:	4618      	mov	r0, r3
 800f9be:	3708      	adds	r7, #8
 800f9c0:	46bd      	mov	sp, r7
 800f9c2:	bd80      	pop	{r7, pc}
 800f9c4:	00544146 	.word	0x00544146
 800f9c8:	33544146 	.word	0x33544146

0800f9cc <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800f9cc:	b580      	push	{r7, lr}
 800f9ce:	b096      	sub	sp, #88	; 0x58
 800f9d0:	af00      	add	r7, sp, #0
 800f9d2:	60f8      	str	r0, [r7, #12]
 800f9d4:	60b9      	str	r1, [r7, #8]
 800f9d6:	4613      	mov	r3, r2
 800f9d8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800f9da:	68bb      	ldr	r3, [r7, #8]
 800f9dc:	2200      	movs	r2, #0
 800f9de:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800f9e0:	68f8      	ldr	r0, [r7, #12]
 800f9e2:	f7ff ff58 	bl	800f896 <get_ldnumber>
 800f9e6:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800f9e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	da01      	bge.n	800f9f2 <find_volume+0x26>
 800f9ee:	230b      	movs	r3, #11
 800f9f0:	e230      	b.n	800fe54 <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800f9f2:	4aa1      	ldr	r2, [pc, #644]	; (800fc78 <find_volume+0x2ac>)
 800f9f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f9f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f9fa:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800f9fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9fe:	2b00      	cmp	r3, #0
 800fa00:	d101      	bne.n	800fa06 <find_volume+0x3a>
 800fa02:	230c      	movs	r3, #12
 800fa04:	e226      	b.n	800fe54 <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800fa06:	68bb      	ldr	r3, [r7, #8]
 800fa08:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fa0a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800fa0c:	79fb      	ldrb	r3, [r7, #7]
 800fa0e:	f023 0301 	bic.w	r3, r3, #1
 800fa12:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800fa14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa16:	781b      	ldrb	r3, [r3, #0]
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d01a      	beq.n	800fa52 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800fa1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa1e:	785b      	ldrb	r3, [r3, #1]
 800fa20:	4618      	mov	r0, r3
 800fa22:	f7fd ff55 	bl	800d8d0 <disk_status>
 800fa26:	4603      	mov	r3, r0
 800fa28:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800fa2c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fa30:	f003 0301 	and.w	r3, r3, #1
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d10c      	bne.n	800fa52 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800fa38:	79fb      	ldrb	r3, [r7, #7]
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d007      	beq.n	800fa4e <find_volume+0x82>
 800fa3e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fa42:	f003 0304 	and.w	r3, r3, #4
 800fa46:	2b00      	cmp	r3, #0
 800fa48:	d001      	beq.n	800fa4e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800fa4a:	230a      	movs	r3, #10
 800fa4c:	e202      	b.n	800fe54 <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 800fa4e:	2300      	movs	r3, #0
 800fa50:	e200      	b.n	800fe54 <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800fa52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa54:	2200      	movs	r2, #0
 800fa56:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800fa58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa5a:	b2da      	uxtb	r2, r3
 800fa5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa5e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800fa60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa62:	785b      	ldrb	r3, [r3, #1]
 800fa64:	4618      	mov	r0, r3
 800fa66:	f7fd ff4d 	bl	800d904 <disk_initialize>
 800fa6a:	4603      	mov	r3, r0
 800fa6c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800fa70:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fa74:	f003 0301 	and.w	r3, r3, #1
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	d001      	beq.n	800fa80 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800fa7c:	2303      	movs	r3, #3
 800fa7e:	e1e9      	b.n	800fe54 <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800fa80:	79fb      	ldrb	r3, [r7, #7]
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d007      	beq.n	800fa96 <find_volume+0xca>
 800fa86:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fa8a:	f003 0304 	and.w	r3, r3, #4
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d001      	beq.n	800fa96 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800fa92:	230a      	movs	r3, #10
 800fa94:	e1de      	b.n	800fe54 <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800fa96:	2300      	movs	r3, #0
 800fa98:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800fa9a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800fa9c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800fa9e:	f7ff ff3f 	bl	800f920 <check_fs>
 800faa2:	4603      	mov	r3, r0
 800faa4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800faa8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800faac:	2b02      	cmp	r3, #2
 800faae:	d149      	bne.n	800fb44 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800fab0:	2300      	movs	r3, #0
 800fab2:	643b      	str	r3, [r7, #64]	; 0x40
 800fab4:	e01e      	b.n	800faf4 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800fab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fab8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800fabc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fabe:	011b      	lsls	r3, r3, #4
 800fac0:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800fac4:	4413      	add	r3, r2
 800fac6:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800fac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800faca:	3304      	adds	r3, #4
 800facc:	781b      	ldrb	r3, [r3, #0]
 800face:	2b00      	cmp	r3, #0
 800fad0:	d006      	beq.n	800fae0 <find_volume+0x114>
 800fad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fad4:	3308      	adds	r3, #8
 800fad6:	4618      	mov	r0, r3
 800fad8:	f7fd ffb0 	bl	800da3c <ld_dword>
 800fadc:	4602      	mov	r2, r0
 800fade:	e000      	b.n	800fae2 <find_volume+0x116>
 800fae0:	2200      	movs	r2, #0
 800fae2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fae4:	009b      	lsls	r3, r3, #2
 800fae6:	3358      	adds	r3, #88	; 0x58
 800fae8:	443b      	add	r3, r7
 800faea:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800faee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800faf0:	3301      	adds	r3, #1
 800faf2:	643b      	str	r3, [r7, #64]	; 0x40
 800faf4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800faf6:	2b03      	cmp	r3, #3
 800faf8:	d9dd      	bls.n	800fab6 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800fafa:	2300      	movs	r3, #0
 800fafc:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800fafe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d002      	beq.n	800fb0a <find_volume+0x13e>
 800fb04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fb06:	3b01      	subs	r3, #1
 800fb08:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800fb0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fb0c:	009b      	lsls	r3, r3, #2
 800fb0e:	3358      	adds	r3, #88	; 0x58
 800fb10:	443b      	add	r3, r7
 800fb12:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800fb16:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800fb18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	d005      	beq.n	800fb2a <find_volume+0x15e>
 800fb1e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800fb20:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800fb22:	f7ff fefd 	bl	800f920 <check_fs>
 800fb26:	4603      	mov	r3, r0
 800fb28:	e000      	b.n	800fb2c <find_volume+0x160>
 800fb2a:	2303      	movs	r3, #3
 800fb2c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800fb30:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fb34:	2b01      	cmp	r3, #1
 800fb36:	d905      	bls.n	800fb44 <find_volume+0x178>
 800fb38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fb3a:	3301      	adds	r3, #1
 800fb3c:	643b      	str	r3, [r7, #64]	; 0x40
 800fb3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fb40:	2b03      	cmp	r3, #3
 800fb42:	d9e2      	bls.n	800fb0a <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800fb44:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fb48:	2b04      	cmp	r3, #4
 800fb4a:	d101      	bne.n	800fb50 <find_volume+0x184>
 800fb4c:	2301      	movs	r3, #1
 800fb4e:	e181      	b.n	800fe54 <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800fb50:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fb54:	2b01      	cmp	r3, #1
 800fb56:	d901      	bls.n	800fb5c <find_volume+0x190>
 800fb58:	230d      	movs	r3, #13
 800fb5a:	e17b      	b.n	800fe54 <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800fb5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb5e:	3334      	adds	r3, #52	; 0x34
 800fb60:	330b      	adds	r3, #11
 800fb62:	4618      	mov	r0, r3
 800fb64:	f7fd ff52 	bl	800da0c <ld_word>
 800fb68:	4603      	mov	r3, r0
 800fb6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fb6e:	d001      	beq.n	800fb74 <find_volume+0x1a8>
 800fb70:	230d      	movs	r3, #13
 800fb72:	e16f      	b.n	800fe54 <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800fb74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb76:	3334      	adds	r3, #52	; 0x34
 800fb78:	3316      	adds	r3, #22
 800fb7a:	4618      	mov	r0, r3
 800fb7c:	f7fd ff46 	bl	800da0c <ld_word>
 800fb80:	4603      	mov	r3, r0
 800fb82:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800fb84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	d106      	bne.n	800fb98 <find_volume+0x1cc>
 800fb8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb8c:	3334      	adds	r3, #52	; 0x34
 800fb8e:	3324      	adds	r3, #36	; 0x24
 800fb90:	4618      	mov	r0, r3
 800fb92:	f7fd ff53 	bl	800da3c <ld_dword>
 800fb96:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800fb98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb9a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fb9c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800fb9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fba0:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800fba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fba6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800fba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbaa:	789b      	ldrb	r3, [r3, #2]
 800fbac:	2b01      	cmp	r3, #1
 800fbae:	d005      	beq.n	800fbbc <find_volume+0x1f0>
 800fbb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbb2:	789b      	ldrb	r3, [r3, #2]
 800fbb4:	2b02      	cmp	r3, #2
 800fbb6:	d001      	beq.n	800fbbc <find_volume+0x1f0>
 800fbb8:	230d      	movs	r3, #13
 800fbba:	e14b      	b.n	800fe54 <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800fbbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbbe:	789b      	ldrb	r3, [r3, #2]
 800fbc0:	461a      	mov	r2, r3
 800fbc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fbc4:	fb02 f303 	mul.w	r3, r2, r3
 800fbc8:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800fbca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbcc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800fbd0:	b29a      	uxth	r2, r3
 800fbd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbd4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800fbd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbd8:	895b      	ldrh	r3, [r3, #10]
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d008      	beq.n	800fbf0 <find_volume+0x224>
 800fbde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbe0:	895b      	ldrh	r3, [r3, #10]
 800fbe2:	461a      	mov	r2, r3
 800fbe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbe6:	895b      	ldrh	r3, [r3, #10]
 800fbe8:	3b01      	subs	r3, #1
 800fbea:	4013      	ands	r3, r2
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	d001      	beq.n	800fbf4 <find_volume+0x228>
 800fbf0:	230d      	movs	r3, #13
 800fbf2:	e12f      	b.n	800fe54 <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800fbf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbf6:	3334      	adds	r3, #52	; 0x34
 800fbf8:	3311      	adds	r3, #17
 800fbfa:	4618      	mov	r0, r3
 800fbfc:	f7fd ff06 	bl	800da0c <ld_word>
 800fc00:	4603      	mov	r3, r0
 800fc02:	461a      	mov	r2, r3
 800fc04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc06:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800fc08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc0a:	891b      	ldrh	r3, [r3, #8]
 800fc0c:	f003 030f 	and.w	r3, r3, #15
 800fc10:	b29b      	uxth	r3, r3
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	d001      	beq.n	800fc1a <find_volume+0x24e>
 800fc16:	230d      	movs	r3, #13
 800fc18:	e11c      	b.n	800fe54 <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800fc1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc1c:	3334      	adds	r3, #52	; 0x34
 800fc1e:	3313      	adds	r3, #19
 800fc20:	4618      	mov	r0, r3
 800fc22:	f7fd fef3 	bl	800da0c <ld_word>
 800fc26:	4603      	mov	r3, r0
 800fc28:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800fc2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fc2c:	2b00      	cmp	r3, #0
 800fc2e:	d106      	bne.n	800fc3e <find_volume+0x272>
 800fc30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc32:	3334      	adds	r3, #52	; 0x34
 800fc34:	3320      	adds	r3, #32
 800fc36:	4618      	mov	r0, r3
 800fc38:	f7fd ff00 	bl	800da3c <ld_dword>
 800fc3c:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800fc3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc40:	3334      	adds	r3, #52	; 0x34
 800fc42:	330e      	adds	r3, #14
 800fc44:	4618      	mov	r0, r3
 800fc46:	f7fd fee1 	bl	800da0c <ld_word>
 800fc4a:	4603      	mov	r3, r0
 800fc4c:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800fc4e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d101      	bne.n	800fc58 <find_volume+0x28c>
 800fc54:	230d      	movs	r3, #13
 800fc56:	e0fd      	b.n	800fe54 <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800fc58:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800fc5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fc5c:	4413      	add	r3, r2
 800fc5e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fc60:	8912      	ldrh	r2, [r2, #8]
 800fc62:	0912      	lsrs	r2, r2, #4
 800fc64:	b292      	uxth	r2, r2
 800fc66:	4413      	add	r3, r2
 800fc68:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800fc6a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fc6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc6e:	429a      	cmp	r2, r3
 800fc70:	d204      	bcs.n	800fc7c <find_volume+0x2b0>
 800fc72:	230d      	movs	r3, #13
 800fc74:	e0ee      	b.n	800fe54 <find_volume+0x488>
 800fc76:	bf00      	nop
 800fc78:	200020b8 	.word	0x200020b8
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800fc7c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fc7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc80:	1ad3      	subs	r3, r2, r3
 800fc82:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fc84:	8952      	ldrh	r2, [r2, #10]
 800fc86:	fbb3 f3f2 	udiv	r3, r3, r2
 800fc8a:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800fc8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	d101      	bne.n	800fc96 <find_volume+0x2ca>
 800fc92:	230d      	movs	r3, #13
 800fc94:	e0de      	b.n	800fe54 <find_volume+0x488>
		fmt = FS_FAT32;
 800fc96:	2303      	movs	r3, #3
 800fc98:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800fc9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc9e:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800fca2:	4293      	cmp	r3, r2
 800fca4:	d802      	bhi.n	800fcac <find_volume+0x2e0>
 800fca6:	2302      	movs	r3, #2
 800fca8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800fcac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fcae:	f640 72f5 	movw	r2, #4085	; 0xff5
 800fcb2:	4293      	cmp	r3, r2
 800fcb4:	d802      	bhi.n	800fcbc <find_volume+0x2f0>
 800fcb6:	2301      	movs	r3, #1
 800fcb8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800fcbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fcbe:	1c9a      	adds	r2, r3, #2
 800fcc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcc2:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800fcc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcc6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800fcc8:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800fcca:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800fccc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fcce:	441a      	add	r2, r3
 800fcd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcd2:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800fcd4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800fcd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fcd8:	441a      	add	r2, r3
 800fcda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcdc:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800fcde:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fce2:	2b03      	cmp	r3, #3
 800fce4:	d11e      	bne.n	800fd24 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800fce6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fce8:	3334      	adds	r3, #52	; 0x34
 800fcea:	332a      	adds	r3, #42	; 0x2a
 800fcec:	4618      	mov	r0, r3
 800fcee:	f7fd fe8d 	bl	800da0c <ld_word>
 800fcf2:	4603      	mov	r3, r0
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d001      	beq.n	800fcfc <find_volume+0x330>
 800fcf8:	230d      	movs	r3, #13
 800fcfa:	e0ab      	b.n	800fe54 <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800fcfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcfe:	891b      	ldrh	r3, [r3, #8]
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	d001      	beq.n	800fd08 <find_volume+0x33c>
 800fd04:	230d      	movs	r3, #13
 800fd06:	e0a5      	b.n	800fe54 <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800fd08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd0a:	3334      	adds	r3, #52	; 0x34
 800fd0c:	332c      	adds	r3, #44	; 0x2c
 800fd0e:	4618      	mov	r0, r3
 800fd10:	f7fd fe94 	bl	800da3c <ld_dword>
 800fd14:	4602      	mov	r2, r0
 800fd16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd18:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800fd1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd1c:	699b      	ldr	r3, [r3, #24]
 800fd1e:	009b      	lsls	r3, r3, #2
 800fd20:	647b      	str	r3, [r7, #68]	; 0x44
 800fd22:	e01f      	b.n	800fd64 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800fd24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd26:	891b      	ldrh	r3, [r3, #8]
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	d101      	bne.n	800fd30 <find_volume+0x364>
 800fd2c:	230d      	movs	r3, #13
 800fd2e:	e091      	b.n	800fe54 <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800fd30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd32:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fd34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fd36:	441a      	add	r2, r3
 800fd38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd3a:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800fd3c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fd40:	2b02      	cmp	r3, #2
 800fd42:	d103      	bne.n	800fd4c <find_volume+0x380>
 800fd44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd46:	699b      	ldr	r3, [r3, #24]
 800fd48:	005b      	lsls	r3, r3, #1
 800fd4a:	e00a      	b.n	800fd62 <find_volume+0x396>
 800fd4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd4e:	699a      	ldr	r2, [r3, #24]
 800fd50:	4613      	mov	r3, r2
 800fd52:	005b      	lsls	r3, r3, #1
 800fd54:	4413      	add	r3, r2
 800fd56:	085a      	lsrs	r2, r3, #1
 800fd58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd5a:	699b      	ldr	r3, [r3, #24]
 800fd5c:	f003 0301 	and.w	r3, r3, #1
 800fd60:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800fd62:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800fd64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd66:	69da      	ldr	r2, [r3, #28]
 800fd68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fd6a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800fd6e:	0a5b      	lsrs	r3, r3, #9
 800fd70:	429a      	cmp	r2, r3
 800fd72:	d201      	bcs.n	800fd78 <find_volume+0x3ac>
 800fd74:	230d      	movs	r3, #13
 800fd76:	e06d      	b.n	800fe54 <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800fd78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd7a:	f04f 32ff 	mov.w	r2, #4294967295
 800fd7e:	615a      	str	r2, [r3, #20]
 800fd80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd82:	695a      	ldr	r2, [r3, #20]
 800fd84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd86:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800fd88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd8a:	2280      	movs	r2, #128	; 0x80
 800fd8c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800fd8e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fd92:	2b03      	cmp	r3, #3
 800fd94:	d149      	bne.n	800fe2a <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800fd96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd98:	3334      	adds	r3, #52	; 0x34
 800fd9a:	3330      	adds	r3, #48	; 0x30
 800fd9c:	4618      	mov	r0, r3
 800fd9e:	f7fd fe35 	bl	800da0c <ld_word>
 800fda2:	4603      	mov	r3, r0
 800fda4:	2b01      	cmp	r3, #1
 800fda6:	d140      	bne.n	800fe2a <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800fda8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fdaa:	3301      	adds	r3, #1
 800fdac:	4619      	mov	r1, r3
 800fdae:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800fdb0:	f7fe f8dc 	bl	800df6c <move_window>
 800fdb4:	4603      	mov	r3, r0
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	d137      	bne.n	800fe2a <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800fdba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdbc:	2200      	movs	r2, #0
 800fdbe:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800fdc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdc2:	3334      	adds	r3, #52	; 0x34
 800fdc4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800fdc8:	4618      	mov	r0, r3
 800fdca:	f7fd fe1f 	bl	800da0c <ld_word>
 800fdce:	4603      	mov	r3, r0
 800fdd0:	461a      	mov	r2, r3
 800fdd2:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800fdd6:	429a      	cmp	r2, r3
 800fdd8:	d127      	bne.n	800fe2a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800fdda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fddc:	3334      	adds	r3, #52	; 0x34
 800fdde:	4618      	mov	r0, r3
 800fde0:	f7fd fe2c 	bl	800da3c <ld_dword>
 800fde4:	4603      	mov	r3, r0
 800fde6:	4a1d      	ldr	r2, [pc, #116]	; (800fe5c <find_volume+0x490>)
 800fde8:	4293      	cmp	r3, r2
 800fdea:	d11e      	bne.n	800fe2a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800fdec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdee:	3334      	adds	r3, #52	; 0x34
 800fdf0:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800fdf4:	4618      	mov	r0, r3
 800fdf6:	f7fd fe21 	bl	800da3c <ld_dword>
 800fdfa:	4603      	mov	r3, r0
 800fdfc:	4a18      	ldr	r2, [pc, #96]	; (800fe60 <find_volume+0x494>)
 800fdfe:	4293      	cmp	r3, r2
 800fe00:	d113      	bne.n	800fe2a <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800fe02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe04:	3334      	adds	r3, #52	; 0x34
 800fe06:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800fe0a:	4618      	mov	r0, r3
 800fe0c:	f7fd fe16 	bl	800da3c <ld_dword>
 800fe10:	4602      	mov	r2, r0
 800fe12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe14:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800fe16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe18:	3334      	adds	r3, #52	; 0x34
 800fe1a:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800fe1e:	4618      	mov	r0, r3
 800fe20:	f7fd fe0c 	bl	800da3c <ld_dword>
 800fe24:	4602      	mov	r2, r0
 800fe26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe28:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800fe2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe2c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800fe30:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800fe32:	4b0c      	ldr	r3, [pc, #48]	; (800fe64 <find_volume+0x498>)
 800fe34:	881b      	ldrh	r3, [r3, #0]
 800fe36:	3301      	adds	r3, #1
 800fe38:	b29a      	uxth	r2, r3
 800fe3a:	4b0a      	ldr	r3, [pc, #40]	; (800fe64 <find_volume+0x498>)
 800fe3c:	801a      	strh	r2, [r3, #0]
 800fe3e:	4b09      	ldr	r3, [pc, #36]	; (800fe64 <find_volume+0x498>)
 800fe40:	881a      	ldrh	r2, [r3, #0]
 800fe42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe44:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800fe46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe48:	4a07      	ldr	r2, [pc, #28]	; (800fe68 <find_volume+0x49c>)
 800fe4a:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800fe4c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800fe4e:	f7fe f825 	bl	800de9c <clear_lock>
#endif
	return FR_OK;
 800fe52:	2300      	movs	r3, #0
}
 800fe54:	4618      	mov	r0, r3
 800fe56:	3758      	adds	r7, #88	; 0x58
 800fe58:	46bd      	mov	sp, r7
 800fe5a:	bd80      	pop	{r7, pc}
 800fe5c:	41615252 	.word	0x41615252
 800fe60:	61417272 	.word	0x61417272
 800fe64:	200020bc 	.word	0x200020bc
 800fe68:	200020e0 	.word	0x200020e0

0800fe6c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800fe6c:	b580      	push	{r7, lr}
 800fe6e:	b084      	sub	sp, #16
 800fe70:	af00      	add	r7, sp, #0
 800fe72:	6078      	str	r0, [r7, #4]
 800fe74:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800fe76:	2309      	movs	r3, #9
 800fe78:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d01c      	beq.n	800feba <validate+0x4e>
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	d018      	beq.n	800feba <validate+0x4e>
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	681b      	ldr	r3, [r3, #0]
 800fe8c:	781b      	ldrb	r3, [r3, #0]
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	d013      	beq.n	800feba <validate+0x4e>
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	889a      	ldrh	r2, [r3, #4]
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	88db      	ldrh	r3, [r3, #6]
 800fe9c:	429a      	cmp	r2, r3
 800fe9e:	d10c      	bne.n	800feba <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	681b      	ldr	r3, [r3, #0]
 800fea4:	785b      	ldrb	r3, [r3, #1]
 800fea6:	4618      	mov	r0, r3
 800fea8:	f7fd fd12 	bl	800d8d0 <disk_status>
 800feac:	4603      	mov	r3, r0
 800feae:	f003 0301 	and.w	r3, r3, #1
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d101      	bne.n	800feba <validate+0x4e>
			res = FR_OK;
 800feb6:	2300      	movs	r3, #0
 800feb8:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800feba:	7bfb      	ldrb	r3, [r7, #15]
 800febc:	2b00      	cmp	r3, #0
 800febe:	d102      	bne.n	800fec6 <validate+0x5a>
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	681b      	ldr	r3, [r3, #0]
 800fec4:	e000      	b.n	800fec8 <validate+0x5c>
 800fec6:	2300      	movs	r3, #0
 800fec8:	683a      	ldr	r2, [r7, #0]
 800feca:	6013      	str	r3, [r2, #0]
	return res;
 800fecc:	7bfb      	ldrb	r3, [r7, #15]
}
 800fece:	4618      	mov	r0, r3
 800fed0:	3710      	adds	r7, #16
 800fed2:	46bd      	mov	sp, r7
 800fed4:	bd80      	pop	{r7, pc}
	...

0800fed8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800fed8:	b580      	push	{r7, lr}
 800feda:	b088      	sub	sp, #32
 800fedc:	af00      	add	r7, sp, #0
 800fede:	60f8      	str	r0, [r7, #12]
 800fee0:	60b9      	str	r1, [r7, #8]
 800fee2:	4613      	mov	r3, r2
 800fee4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800fee6:	68bb      	ldr	r3, [r7, #8]
 800fee8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800feea:	f107 0310 	add.w	r3, r7, #16
 800feee:	4618      	mov	r0, r3
 800fef0:	f7ff fcd1 	bl	800f896 <get_ldnumber>
 800fef4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800fef6:	69fb      	ldr	r3, [r7, #28]
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	da01      	bge.n	800ff00 <f_mount+0x28>
 800fefc:	230b      	movs	r3, #11
 800fefe:	e02b      	b.n	800ff58 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800ff00:	4a17      	ldr	r2, [pc, #92]	; (800ff60 <f_mount+0x88>)
 800ff02:	69fb      	ldr	r3, [r7, #28]
 800ff04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ff08:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800ff0a:	69bb      	ldr	r3, [r7, #24]
 800ff0c:	2b00      	cmp	r3, #0
 800ff0e:	d005      	beq.n	800ff1c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800ff10:	69b8      	ldr	r0, [r7, #24]
 800ff12:	f7fd ffc3 	bl	800de9c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800ff16:	69bb      	ldr	r3, [r7, #24]
 800ff18:	2200      	movs	r2, #0
 800ff1a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	d002      	beq.n	800ff28 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800ff22:	68fb      	ldr	r3, [r7, #12]
 800ff24:	2200      	movs	r2, #0
 800ff26:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800ff28:	68fa      	ldr	r2, [r7, #12]
 800ff2a:	490d      	ldr	r1, [pc, #52]	; (800ff60 <f_mount+0x88>)
 800ff2c:	69fb      	ldr	r3, [r7, #28]
 800ff2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800ff32:	68fb      	ldr	r3, [r7, #12]
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	d002      	beq.n	800ff3e <f_mount+0x66>
 800ff38:	79fb      	ldrb	r3, [r7, #7]
 800ff3a:	2b01      	cmp	r3, #1
 800ff3c:	d001      	beq.n	800ff42 <f_mount+0x6a>
 800ff3e:	2300      	movs	r3, #0
 800ff40:	e00a      	b.n	800ff58 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800ff42:	f107 010c 	add.w	r1, r7, #12
 800ff46:	f107 0308 	add.w	r3, r7, #8
 800ff4a:	2200      	movs	r2, #0
 800ff4c:	4618      	mov	r0, r3
 800ff4e:	f7ff fd3d 	bl	800f9cc <find_volume>
 800ff52:	4603      	mov	r3, r0
 800ff54:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800ff56:	7dfb      	ldrb	r3, [r7, #23]
}
 800ff58:	4618      	mov	r0, r3
 800ff5a:	3720      	adds	r7, #32
 800ff5c:	46bd      	mov	sp, r7
 800ff5e:	bd80      	pop	{r7, pc}
 800ff60:	200020b8 	.word	0x200020b8

0800ff64 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800ff64:	b580      	push	{r7, lr}
 800ff66:	b09a      	sub	sp, #104	; 0x68
 800ff68:	af00      	add	r7, sp, #0
 800ff6a:	60f8      	str	r0, [r7, #12]
 800ff6c:	60b9      	str	r1, [r7, #8]
 800ff6e:	4613      	mov	r3, r2
 800ff70:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800ff72:	68fb      	ldr	r3, [r7, #12]
 800ff74:	2b00      	cmp	r3, #0
 800ff76:	d101      	bne.n	800ff7c <f_open+0x18>
 800ff78:	2309      	movs	r3, #9
 800ff7a:	e1ad      	b.n	80102d8 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800ff7c:	79fb      	ldrb	r3, [r7, #7]
 800ff7e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ff82:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800ff84:	79fa      	ldrb	r2, [r7, #7]
 800ff86:	f107 0114 	add.w	r1, r7, #20
 800ff8a:	f107 0308 	add.w	r3, r7, #8
 800ff8e:	4618      	mov	r0, r3
 800ff90:	f7ff fd1c 	bl	800f9cc <find_volume>
 800ff94:	4603      	mov	r3, r0
 800ff96:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800ff9a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	f040 8191 	bne.w	80102c6 <f_open+0x362>
		dj.obj.fs = fs;
 800ffa4:	697b      	ldr	r3, [r7, #20]
 800ffa6:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800ffa8:	68ba      	ldr	r2, [r7, #8]
 800ffaa:	f107 0318 	add.w	r3, r7, #24
 800ffae:	4611      	mov	r1, r2
 800ffb0:	4618      	mov	r0, r3
 800ffb2:	f7ff fbff 	bl	800f7b4 <follow_path>
 800ffb6:	4603      	mov	r3, r0
 800ffb8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800ffbc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	d11a      	bne.n	800fffa <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800ffc4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ffc8:	b25b      	sxtb	r3, r3
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	da03      	bge.n	800ffd6 <f_open+0x72>
				res = FR_INVALID_NAME;
 800ffce:	2306      	movs	r3, #6
 800ffd0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800ffd4:	e011      	b.n	800fffa <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ffd6:	79fb      	ldrb	r3, [r7, #7]
 800ffd8:	f023 0301 	bic.w	r3, r3, #1
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	bf14      	ite	ne
 800ffe0:	2301      	movne	r3, #1
 800ffe2:	2300      	moveq	r3, #0
 800ffe4:	b2db      	uxtb	r3, r3
 800ffe6:	461a      	mov	r2, r3
 800ffe8:	f107 0318 	add.w	r3, r7, #24
 800ffec:	4611      	mov	r1, r2
 800ffee:	4618      	mov	r0, r3
 800fff0:	f7fd fe0c 	bl	800dc0c <chk_lock>
 800fff4:	4603      	mov	r3, r0
 800fff6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800fffa:	79fb      	ldrb	r3, [r7, #7]
 800fffc:	f003 031c 	and.w	r3, r3, #28
 8010000:	2b00      	cmp	r3, #0
 8010002:	d07f      	beq.n	8010104 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8010004:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010008:	2b00      	cmp	r3, #0
 801000a:	d017      	beq.n	801003c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 801000c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010010:	2b04      	cmp	r3, #4
 8010012:	d10e      	bne.n	8010032 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8010014:	f7fd fe56 	bl	800dcc4 <enq_lock>
 8010018:	4603      	mov	r3, r0
 801001a:	2b00      	cmp	r3, #0
 801001c:	d006      	beq.n	801002c <f_open+0xc8>
 801001e:	f107 0318 	add.w	r3, r7, #24
 8010022:	4618      	mov	r0, r3
 8010024:	f7ff f838 	bl	800f098 <dir_register>
 8010028:	4603      	mov	r3, r0
 801002a:	e000      	b.n	801002e <f_open+0xca>
 801002c:	2312      	movs	r3, #18
 801002e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8010032:	79fb      	ldrb	r3, [r7, #7]
 8010034:	f043 0308 	orr.w	r3, r3, #8
 8010038:	71fb      	strb	r3, [r7, #7]
 801003a:	e010      	b.n	801005e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 801003c:	7fbb      	ldrb	r3, [r7, #30]
 801003e:	f003 0311 	and.w	r3, r3, #17
 8010042:	2b00      	cmp	r3, #0
 8010044:	d003      	beq.n	801004e <f_open+0xea>
					res = FR_DENIED;
 8010046:	2307      	movs	r3, #7
 8010048:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 801004c:	e007      	b.n	801005e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 801004e:	79fb      	ldrb	r3, [r7, #7]
 8010050:	f003 0304 	and.w	r3, r3, #4
 8010054:	2b00      	cmp	r3, #0
 8010056:	d002      	beq.n	801005e <f_open+0xfa>
 8010058:	2308      	movs	r3, #8
 801005a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 801005e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010062:	2b00      	cmp	r3, #0
 8010064:	d168      	bne.n	8010138 <f_open+0x1d4>
 8010066:	79fb      	ldrb	r3, [r7, #7]
 8010068:	f003 0308 	and.w	r3, r3, #8
 801006c:	2b00      	cmp	r3, #0
 801006e:	d063      	beq.n	8010138 <f_open+0x1d4>
				dw = GET_FATTIME();
 8010070:	f7fa fb1e 	bl	800a6b0 <get_fattime>
 8010074:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8010076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010078:	330e      	adds	r3, #14
 801007a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801007c:	4618      	mov	r0, r3
 801007e:	f7fd fd1b 	bl	800dab8 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8010082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010084:	3316      	adds	r3, #22
 8010086:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8010088:	4618      	mov	r0, r3
 801008a:	f7fd fd15 	bl	800dab8 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 801008e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010090:	330b      	adds	r3, #11
 8010092:	2220      	movs	r2, #32
 8010094:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8010096:	697b      	ldr	r3, [r7, #20]
 8010098:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801009a:	4611      	mov	r1, r2
 801009c:	4618      	mov	r0, r3
 801009e:	f7fe fc6a 	bl	800e976 <ld_clust>
 80100a2:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80100a4:	697b      	ldr	r3, [r7, #20]
 80100a6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80100a8:	2200      	movs	r2, #0
 80100aa:	4618      	mov	r0, r3
 80100ac:	f7fe fc82 	bl	800e9b4 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80100b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100b2:	331c      	adds	r3, #28
 80100b4:	2100      	movs	r1, #0
 80100b6:	4618      	mov	r0, r3
 80100b8:	f7fd fcfe 	bl	800dab8 <st_dword>
					fs->wflag = 1;
 80100bc:	697b      	ldr	r3, [r7, #20]
 80100be:	2201      	movs	r2, #1
 80100c0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80100c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	d037      	beq.n	8010138 <f_open+0x1d4>
						dw = fs->winsect;
 80100c8:	697b      	ldr	r3, [r7, #20]
 80100ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80100cc:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 80100ce:	f107 0318 	add.w	r3, r7, #24
 80100d2:	2200      	movs	r2, #0
 80100d4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80100d6:	4618      	mov	r0, r3
 80100d8:	f7fe f995 	bl	800e406 <remove_chain>
 80100dc:	4603      	mov	r3, r0
 80100de:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 80100e2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	d126      	bne.n	8010138 <f_open+0x1d4>
							res = move_window(fs, dw);
 80100ea:	697b      	ldr	r3, [r7, #20]
 80100ec:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80100ee:	4618      	mov	r0, r3
 80100f0:	f7fd ff3c 	bl	800df6c <move_window>
 80100f4:	4603      	mov	r3, r0
 80100f6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80100fa:	697b      	ldr	r3, [r7, #20]
 80100fc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80100fe:	3a01      	subs	r2, #1
 8010100:	611a      	str	r2, [r3, #16]
 8010102:	e019      	b.n	8010138 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8010104:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010108:	2b00      	cmp	r3, #0
 801010a:	d115      	bne.n	8010138 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 801010c:	7fbb      	ldrb	r3, [r7, #30]
 801010e:	f003 0310 	and.w	r3, r3, #16
 8010112:	2b00      	cmp	r3, #0
 8010114:	d003      	beq.n	801011e <f_open+0x1ba>
					res = FR_NO_FILE;
 8010116:	2304      	movs	r3, #4
 8010118:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 801011c:	e00c      	b.n	8010138 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 801011e:	79fb      	ldrb	r3, [r7, #7]
 8010120:	f003 0302 	and.w	r3, r3, #2
 8010124:	2b00      	cmp	r3, #0
 8010126:	d007      	beq.n	8010138 <f_open+0x1d4>
 8010128:	7fbb      	ldrb	r3, [r7, #30]
 801012a:	f003 0301 	and.w	r3, r3, #1
 801012e:	2b00      	cmp	r3, #0
 8010130:	d002      	beq.n	8010138 <f_open+0x1d4>
						res = FR_DENIED;
 8010132:	2307      	movs	r3, #7
 8010134:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8010138:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801013c:	2b00      	cmp	r3, #0
 801013e:	d128      	bne.n	8010192 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8010140:	79fb      	ldrb	r3, [r7, #7]
 8010142:	f003 0308 	and.w	r3, r3, #8
 8010146:	2b00      	cmp	r3, #0
 8010148:	d003      	beq.n	8010152 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 801014a:	79fb      	ldrb	r3, [r7, #7]
 801014c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010150:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8010152:	697b      	ldr	r3, [r7, #20]
 8010154:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010156:	68fb      	ldr	r3, [r7, #12]
 8010158:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 801015a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010160:	79fb      	ldrb	r3, [r7, #7]
 8010162:	f023 0301 	bic.w	r3, r3, #1
 8010166:	2b00      	cmp	r3, #0
 8010168:	bf14      	ite	ne
 801016a:	2301      	movne	r3, #1
 801016c:	2300      	moveq	r3, #0
 801016e:	b2db      	uxtb	r3, r3
 8010170:	461a      	mov	r2, r3
 8010172:	f107 0318 	add.w	r3, r7, #24
 8010176:	4611      	mov	r1, r2
 8010178:	4618      	mov	r0, r3
 801017a:	f7fd fdc5 	bl	800dd08 <inc_lock>
 801017e:	4602      	mov	r2, r0
 8010180:	68fb      	ldr	r3, [r7, #12]
 8010182:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8010184:	68fb      	ldr	r3, [r7, #12]
 8010186:	691b      	ldr	r3, [r3, #16]
 8010188:	2b00      	cmp	r3, #0
 801018a:	d102      	bne.n	8010192 <f_open+0x22e>
 801018c:	2302      	movs	r3, #2
 801018e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8010192:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010196:	2b00      	cmp	r3, #0
 8010198:	f040 8095 	bne.w	80102c6 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 801019c:	697b      	ldr	r3, [r7, #20]
 801019e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80101a0:	4611      	mov	r1, r2
 80101a2:	4618      	mov	r0, r3
 80101a4:	f7fe fbe7 	bl	800e976 <ld_clust>
 80101a8:	4602      	mov	r2, r0
 80101aa:	68fb      	ldr	r3, [r7, #12]
 80101ac:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80101ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101b0:	331c      	adds	r3, #28
 80101b2:	4618      	mov	r0, r3
 80101b4:	f7fd fc42 	bl	800da3c <ld_dword>
 80101b8:	4602      	mov	r2, r0
 80101ba:	68fb      	ldr	r3, [r7, #12]
 80101bc:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80101be:	68fb      	ldr	r3, [r7, #12]
 80101c0:	2200      	movs	r2, #0
 80101c2:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80101c4:	697a      	ldr	r2, [r7, #20]
 80101c6:	68fb      	ldr	r3, [r7, #12]
 80101c8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80101ca:	697b      	ldr	r3, [r7, #20]
 80101cc:	88da      	ldrh	r2, [r3, #6]
 80101ce:	68fb      	ldr	r3, [r7, #12]
 80101d0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80101d2:	68fb      	ldr	r3, [r7, #12]
 80101d4:	79fa      	ldrb	r2, [r7, #7]
 80101d6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80101d8:	68fb      	ldr	r3, [r7, #12]
 80101da:	2200      	movs	r2, #0
 80101dc:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80101de:	68fb      	ldr	r3, [r7, #12]
 80101e0:	2200      	movs	r2, #0
 80101e2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80101e4:	68fb      	ldr	r3, [r7, #12]
 80101e6:	2200      	movs	r2, #0
 80101e8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80101ea:	68fb      	ldr	r3, [r7, #12]
 80101ec:	3330      	adds	r3, #48	; 0x30
 80101ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80101f2:	2100      	movs	r1, #0
 80101f4:	4618      	mov	r0, r3
 80101f6:	f7fd fcac 	bl	800db52 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80101fa:	79fb      	ldrb	r3, [r7, #7]
 80101fc:	f003 0320 	and.w	r3, r3, #32
 8010200:	2b00      	cmp	r3, #0
 8010202:	d060      	beq.n	80102c6 <f_open+0x362>
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	68db      	ldr	r3, [r3, #12]
 8010208:	2b00      	cmp	r3, #0
 801020a:	d05c      	beq.n	80102c6 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 801020c:	68fb      	ldr	r3, [r7, #12]
 801020e:	68da      	ldr	r2, [r3, #12]
 8010210:	68fb      	ldr	r3, [r7, #12]
 8010212:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8010214:	697b      	ldr	r3, [r7, #20]
 8010216:	895b      	ldrh	r3, [r3, #10]
 8010218:	025b      	lsls	r3, r3, #9
 801021a:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 801021c:	68fb      	ldr	r3, [r7, #12]
 801021e:	689b      	ldr	r3, [r3, #8]
 8010220:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8010222:	68fb      	ldr	r3, [r7, #12]
 8010224:	68db      	ldr	r3, [r3, #12]
 8010226:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010228:	e016      	b.n	8010258 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 801022a:	68fb      	ldr	r3, [r7, #12]
 801022c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 801022e:	4618      	mov	r0, r3
 8010230:	f7fd ff57 	bl	800e0e2 <get_fat>
 8010234:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8010236:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8010238:	2b01      	cmp	r3, #1
 801023a:	d802      	bhi.n	8010242 <f_open+0x2de>
 801023c:	2302      	movs	r3, #2
 801023e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8010242:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8010244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010248:	d102      	bne.n	8010250 <f_open+0x2ec>
 801024a:	2301      	movs	r3, #1
 801024c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8010250:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8010252:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010254:	1ad3      	subs	r3, r2, r3
 8010256:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010258:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801025c:	2b00      	cmp	r3, #0
 801025e:	d103      	bne.n	8010268 <f_open+0x304>
 8010260:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8010262:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010264:	429a      	cmp	r2, r3
 8010266:	d8e0      	bhi.n	801022a <f_open+0x2c6>
				}
				fp->clust = clst;
 8010268:	68fb      	ldr	r3, [r7, #12]
 801026a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801026c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 801026e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010272:	2b00      	cmp	r3, #0
 8010274:	d127      	bne.n	80102c6 <f_open+0x362>
 8010276:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010278:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801027c:	2b00      	cmp	r3, #0
 801027e:	d022      	beq.n	80102c6 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8010280:	697b      	ldr	r3, [r7, #20]
 8010282:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8010284:	4618      	mov	r0, r3
 8010286:	f7fd ff0d 	bl	800e0a4 <clust2sect>
 801028a:	64f8      	str	r0, [r7, #76]	; 0x4c
 801028c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801028e:	2b00      	cmp	r3, #0
 8010290:	d103      	bne.n	801029a <f_open+0x336>
						res = FR_INT_ERR;
 8010292:	2302      	movs	r3, #2
 8010294:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8010298:	e015      	b.n	80102c6 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 801029a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801029c:	0a5a      	lsrs	r2, r3, #9
 801029e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80102a0:	441a      	add	r2, r3
 80102a2:	68fb      	ldr	r3, [r7, #12]
 80102a4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80102a6:	697b      	ldr	r3, [r7, #20]
 80102a8:	7858      	ldrb	r0, [r3, #1]
 80102aa:	68fb      	ldr	r3, [r7, #12]
 80102ac:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80102b0:	68fb      	ldr	r3, [r7, #12]
 80102b2:	6a1a      	ldr	r2, [r3, #32]
 80102b4:	2301      	movs	r3, #1
 80102b6:	f7fd fb4b 	bl	800d950 <disk_read>
 80102ba:	4603      	mov	r3, r0
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d002      	beq.n	80102c6 <f_open+0x362>
 80102c0:	2301      	movs	r3, #1
 80102c2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80102c6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80102ca:	2b00      	cmp	r3, #0
 80102cc:	d002      	beq.n	80102d4 <f_open+0x370>
 80102ce:	68fb      	ldr	r3, [r7, #12]
 80102d0:	2200      	movs	r2, #0
 80102d2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80102d4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80102d8:	4618      	mov	r0, r3
 80102da:	3768      	adds	r7, #104	; 0x68
 80102dc:	46bd      	mov	sp, r7
 80102de:	bd80      	pop	{r7, pc}

080102e0 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80102e0:	b580      	push	{r7, lr}
 80102e2:	b08e      	sub	sp, #56	; 0x38
 80102e4:	af00      	add	r7, sp, #0
 80102e6:	60f8      	str	r0, [r7, #12]
 80102e8:	60b9      	str	r1, [r7, #8]
 80102ea:	607a      	str	r2, [r7, #4]
 80102ec:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80102ee:	68bb      	ldr	r3, [r7, #8]
 80102f0:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 80102f2:	683b      	ldr	r3, [r7, #0]
 80102f4:	2200      	movs	r2, #0
 80102f6:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80102f8:	68fb      	ldr	r3, [r7, #12]
 80102fa:	f107 0214 	add.w	r2, r7, #20
 80102fe:	4611      	mov	r1, r2
 8010300:	4618      	mov	r0, r3
 8010302:	f7ff fdb3 	bl	800fe6c <validate>
 8010306:	4603      	mov	r3, r0
 8010308:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801030c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010310:	2b00      	cmp	r3, #0
 8010312:	d107      	bne.n	8010324 <f_read+0x44>
 8010314:	68fb      	ldr	r3, [r7, #12]
 8010316:	7d5b      	ldrb	r3, [r3, #21]
 8010318:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 801031c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010320:	2b00      	cmp	r3, #0
 8010322:	d002      	beq.n	801032a <f_read+0x4a>
 8010324:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010328:	e115      	b.n	8010556 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 801032a:	68fb      	ldr	r3, [r7, #12]
 801032c:	7d1b      	ldrb	r3, [r3, #20]
 801032e:	f003 0301 	and.w	r3, r3, #1
 8010332:	2b00      	cmp	r3, #0
 8010334:	d101      	bne.n	801033a <f_read+0x5a>
 8010336:	2307      	movs	r3, #7
 8010338:	e10d      	b.n	8010556 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 801033a:	68fb      	ldr	r3, [r7, #12]
 801033c:	68da      	ldr	r2, [r3, #12]
 801033e:	68fb      	ldr	r3, [r7, #12]
 8010340:	699b      	ldr	r3, [r3, #24]
 8010342:	1ad3      	subs	r3, r2, r3
 8010344:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8010346:	687a      	ldr	r2, [r7, #4]
 8010348:	6a3b      	ldr	r3, [r7, #32]
 801034a:	429a      	cmp	r2, r3
 801034c:	f240 80fe 	bls.w	801054c <f_read+0x26c>
 8010350:	6a3b      	ldr	r3, [r7, #32]
 8010352:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8010354:	e0fa      	b.n	801054c <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8010356:	68fb      	ldr	r3, [r7, #12]
 8010358:	699b      	ldr	r3, [r3, #24]
 801035a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801035e:	2b00      	cmp	r3, #0
 8010360:	f040 80c6 	bne.w	80104f0 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8010364:	68fb      	ldr	r3, [r7, #12]
 8010366:	699b      	ldr	r3, [r3, #24]
 8010368:	0a5b      	lsrs	r3, r3, #9
 801036a:	697a      	ldr	r2, [r7, #20]
 801036c:	8952      	ldrh	r2, [r2, #10]
 801036e:	3a01      	subs	r2, #1
 8010370:	4013      	ands	r3, r2
 8010372:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8010374:	69fb      	ldr	r3, [r7, #28]
 8010376:	2b00      	cmp	r3, #0
 8010378:	d12f      	bne.n	80103da <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 801037a:	68fb      	ldr	r3, [r7, #12]
 801037c:	699b      	ldr	r3, [r3, #24]
 801037e:	2b00      	cmp	r3, #0
 8010380:	d103      	bne.n	801038a <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8010382:	68fb      	ldr	r3, [r7, #12]
 8010384:	689b      	ldr	r3, [r3, #8]
 8010386:	633b      	str	r3, [r7, #48]	; 0x30
 8010388:	e013      	b.n	80103b2 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801038a:	68fb      	ldr	r3, [r7, #12]
 801038c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801038e:	2b00      	cmp	r3, #0
 8010390:	d007      	beq.n	80103a2 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8010392:	68fb      	ldr	r3, [r7, #12]
 8010394:	699b      	ldr	r3, [r3, #24]
 8010396:	4619      	mov	r1, r3
 8010398:	68f8      	ldr	r0, [r7, #12]
 801039a:	f7fe f931 	bl	800e600 <clmt_clust>
 801039e:	6338      	str	r0, [r7, #48]	; 0x30
 80103a0:	e007      	b.n	80103b2 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80103a2:	68fa      	ldr	r2, [r7, #12]
 80103a4:	68fb      	ldr	r3, [r7, #12]
 80103a6:	69db      	ldr	r3, [r3, #28]
 80103a8:	4619      	mov	r1, r3
 80103aa:	4610      	mov	r0, r2
 80103ac:	f7fd fe99 	bl	800e0e2 <get_fat>
 80103b0:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80103b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103b4:	2b01      	cmp	r3, #1
 80103b6:	d804      	bhi.n	80103c2 <f_read+0xe2>
 80103b8:	68fb      	ldr	r3, [r7, #12]
 80103ba:	2202      	movs	r2, #2
 80103bc:	755a      	strb	r2, [r3, #21]
 80103be:	2302      	movs	r3, #2
 80103c0:	e0c9      	b.n	8010556 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80103c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80103c8:	d104      	bne.n	80103d4 <f_read+0xf4>
 80103ca:	68fb      	ldr	r3, [r7, #12]
 80103cc:	2201      	movs	r2, #1
 80103ce:	755a      	strb	r2, [r3, #21]
 80103d0:	2301      	movs	r3, #1
 80103d2:	e0c0      	b.n	8010556 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 80103d4:	68fb      	ldr	r3, [r7, #12]
 80103d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80103d8:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80103da:	697a      	ldr	r2, [r7, #20]
 80103dc:	68fb      	ldr	r3, [r7, #12]
 80103de:	69db      	ldr	r3, [r3, #28]
 80103e0:	4619      	mov	r1, r3
 80103e2:	4610      	mov	r0, r2
 80103e4:	f7fd fe5e 	bl	800e0a4 <clust2sect>
 80103e8:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80103ea:	69bb      	ldr	r3, [r7, #24]
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d104      	bne.n	80103fa <f_read+0x11a>
 80103f0:	68fb      	ldr	r3, [r7, #12]
 80103f2:	2202      	movs	r2, #2
 80103f4:	755a      	strb	r2, [r3, #21]
 80103f6:	2302      	movs	r3, #2
 80103f8:	e0ad      	b.n	8010556 <f_read+0x276>
			sect += csect;
 80103fa:	69ba      	ldr	r2, [r7, #24]
 80103fc:	69fb      	ldr	r3, [r7, #28]
 80103fe:	4413      	add	r3, r2
 8010400:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	0a5b      	lsrs	r3, r3, #9
 8010406:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8010408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801040a:	2b00      	cmp	r3, #0
 801040c:	d039      	beq.n	8010482 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801040e:	69fa      	ldr	r2, [r7, #28]
 8010410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010412:	4413      	add	r3, r2
 8010414:	697a      	ldr	r2, [r7, #20]
 8010416:	8952      	ldrh	r2, [r2, #10]
 8010418:	4293      	cmp	r3, r2
 801041a:	d905      	bls.n	8010428 <f_read+0x148>
					cc = fs->csize - csect;
 801041c:	697b      	ldr	r3, [r7, #20]
 801041e:	895b      	ldrh	r3, [r3, #10]
 8010420:	461a      	mov	r2, r3
 8010422:	69fb      	ldr	r3, [r7, #28]
 8010424:	1ad3      	subs	r3, r2, r3
 8010426:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010428:	697b      	ldr	r3, [r7, #20]
 801042a:	7858      	ldrb	r0, [r3, #1]
 801042c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801042e:	69ba      	ldr	r2, [r7, #24]
 8010430:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010432:	f7fd fa8d 	bl	800d950 <disk_read>
 8010436:	4603      	mov	r3, r0
 8010438:	2b00      	cmp	r3, #0
 801043a:	d004      	beq.n	8010446 <f_read+0x166>
 801043c:	68fb      	ldr	r3, [r7, #12]
 801043e:	2201      	movs	r2, #1
 8010440:	755a      	strb	r2, [r3, #21]
 8010442:	2301      	movs	r3, #1
 8010444:	e087      	b.n	8010556 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8010446:	68fb      	ldr	r3, [r7, #12]
 8010448:	7d1b      	ldrb	r3, [r3, #20]
 801044a:	b25b      	sxtb	r3, r3
 801044c:	2b00      	cmp	r3, #0
 801044e:	da14      	bge.n	801047a <f_read+0x19a>
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	6a1a      	ldr	r2, [r3, #32]
 8010454:	69bb      	ldr	r3, [r7, #24]
 8010456:	1ad3      	subs	r3, r2, r3
 8010458:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801045a:	429a      	cmp	r2, r3
 801045c:	d90d      	bls.n	801047a <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 801045e:	68fb      	ldr	r3, [r7, #12]
 8010460:	6a1a      	ldr	r2, [r3, #32]
 8010462:	69bb      	ldr	r3, [r7, #24]
 8010464:	1ad3      	subs	r3, r2, r3
 8010466:	025b      	lsls	r3, r3, #9
 8010468:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801046a:	18d0      	adds	r0, r2, r3
 801046c:	68fb      	ldr	r3, [r7, #12]
 801046e:	3330      	adds	r3, #48	; 0x30
 8010470:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010474:	4619      	mov	r1, r3
 8010476:	f7fd fb4b 	bl	800db10 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 801047a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801047c:	025b      	lsls	r3, r3, #9
 801047e:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8010480:	e050      	b.n	8010524 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8010482:	68fb      	ldr	r3, [r7, #12]
 8010484:	6a1b      	ldr	r3, [r3, #32]
 8010486:	69ba      	ldr	r2, [r7, #24]
 8010488:	429a      	cmp	r2, r3
 801048a:	d02e      	beq.n	80104ea <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 801048c:	68fb      	ldr	r3, [r7, #12]
 801048e:	7d1b      	ldrb	r3, [r3, #20]
 8010490:	b25b      	sxtb	r3, r3
 8010492:	2b00      	cmp	r3, #0
 8010494:	da18      	bge.n	80104c8 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010496:	697b      	ldr	r3, [r7, #20]
 8010498:	7858      	ldrb	r0, [r3, #1]
 801049a:	68fb      	ldr	r3, [r7, #12]
 801049c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80104a0:	68fb      	ldr	r3, [r7, #12]
 80104a2:	6a1a      	ldr	r2, [r3, #32]
 80104a4:	2301      	movs	r3, #1
 80104a6:	f7fd fa73 	bl	800d990 <disk_write>
 80104aa:	4603      	mov	r3, r0
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	d004      	beq.n	80104ba <f_read+0x1da>
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	2201      	movs	r2, #1
 80104b4:	755a      	strb	r2, [r3, #21]
 80104b6:	2301      	movs	r3, #1
 80104b8:	e04d      	b.n	8010556 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 80104ba:	68fb      	ldr	r3, [r7, #12]
 80104bc:	7d1b      	ldrb	r3, [r3, #20]
 80104be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80104c2:	b2da      	uxtb	r2, r3
 80104c4:	68fb      	ldr	r3, [r7, #12]
 80104c6:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80104c8:	697b      	ldr	r3, [r7, #20]
 80104ca:	7858      	ldrb	r0, [r3, #1]
 80104cc:	68fb      	ldr	r3, [r7, #12]
 80104ce:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80104d2:	2301      	movs	r3, #1
 80104d4:	69ba      	ldr	r2, [r7, #24]
 80104d6:	f7fd fa3b 	bl	800d950 <disk_read>
 80104da:	4603      	mov	r3, r0
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d004      	beq.n	80104ea <f_read+0x20a>
 80104e0:	68fb      	ldr	r3, [r7, #12]
 80104e2:	2201      	movs	r2, #1
 80104e4:	755a      	strb	r2, [r3, #21]
 80104e6:	2301      	movs	r3, #1
 80104e8:	e035      	b.n	8010556 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 80104ea:	68fb      	ldr	r3, [r7, #12]
 80104ec:	69ba      	ldr	r2, [r7, #24]
 80104ee:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80104f0:	68fb      	ldr	r3, [r7, #12]
 80104f2:	699b      	ldr	r3, [r3, #24]
 80104f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80104f8:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80104fc:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80104fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	429a      	cmp	r2, r3
 8010504:	d901      	bls.n	801050a <f_read+0x22a>
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 801050a:	68fb      	ldr	r3, [r7, #12]
 801050c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8010510:	68fb      	ldr	r3, [r7, #12]
 8010512:	699b      	ldr	r3, [r3, #24]
 8010514:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010518:	4413      	add	r3, r2
 801051a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801051c:	4619      	mov	r1, r3
 801051e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010520:	f7fd faf6 	bl	800db10 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8010524:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010526:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010528:	4413      	add	r3, r2
 801052a:	627b      	str	r3, [r7, #36]	; 0x24
 801052c:	68fb      	ldr	r3, [r7, #12]
 801052e:	699a      	ldr	r2, [r3, #24]
 8010530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010532:	441a      	add	r2, r3
 8010534:	68fb      	ldr	r3, [r7, #12]
 8010536:	619a      	str	r2, [r3, #24]
 8010538:	683b      	ldr	r3, [r7, #0]
 801053a:	681a      	ldr	r2, [r3, #0]
 801053c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801053e:	441a      	add	r2, r3
 8010540:	683b      	ldr	r3, [r7, #0]
 8010542:	601a      	str	r2, [r3, #0]
 8010544:	687a      	ldr	r2, [r7, #4]
 8010546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010548:	1ad3      	subs	r3, r2, r3
 801054a:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	2b00      	cmp	r3, #0
 8010550:	f47f af01 	bne.w	8010356 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8010554:	2300      	movs	r3, #0
}
 8010556:	4618      	mov	r0, r3
 8010558:	3738      	adds	r7, #56	; 0x38
 801055a:	46bd      	mov	sp, r7
 801055c:	bd80      	pop	{r7, pc}

0801055e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 801055e:	b580      	push	{r7, lr}
 8010560:	b086      	sub	sp, #24
 8010562:	af00      	add	r7, sp, #0
 8010564:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	f107 0208 	add.w	r2, r7, #8
 801056c:	4611      	mov	r1, r2
 801056e:	4618      	mov	r0, r3
 8010570:	f7ff fc7c 	bl	800fe6c <validate>
 8010574:	4603      	mov	r3, r0
 8010576:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010578:	7dfb      	ldrb	r3, [r7, #23]
 801057a:	2b00      	cmp	r3, #0
 801057c:	d168      	bne.n	8010650 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	7d1b      	ldrb	r3, [r3, #20]
 8010582:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010586:	2b00      	cmp	r3, #0
 8010588:	d062      	beq.n	8010650 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	7d1b      	ldrb	r3, [r3, #20]
 801058e:	b25b      	sxtb	r3, r3
 8010590:	2b00      	cmp	r3, #0
 8010592:	da15      	bge.n	80105c0 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8010594:	68bb      	ldr	r3, [r7, #8]
 8010596:	7858      	ldrb	r0, [r3, #1]
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	6a1a      	ldr	r2, [r3, #32]
 80105a2:	2301      	movs	r3, #1
 80105a4:	f7fd f9f4 	bl	800d990 <disk_write>
 80105a8:	4603      	mov	r3, r0
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	d001      	beq.n	80105b2 <f_sync+0x54>
 80105ae:	2301      	movs	r3, #1
 80105b0:	e04f      	b.n	8010652 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	7d1b      	ldrb	r3, [r3, #20]
 80105b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80105ba:	b2da      	uxtb	r2, r3
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80105c0:	f7fa f876 	bl	800a6b0 <get_fattime>
 80105c4:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80105c6:	68ba      	ldr	r2, [r7, #8]
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80105cc:	4619      	mov	r1, r3
 80105ce:	4610      	mov	r0, r2
 80105d0:	f7fd fccc 	bl	800df6c <move_window>
 80105d4:	4603      	mov	r3, r0
 80105d6:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80105d8:	7dfb      	ldrb	r3, [r7, #23]
 80105da:	2b00      	cmp	r3, #0
 80105dc:	d138      	bne.n	8010650 <f_sync+0xf2>
					dir = fp->dir_ptr;
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80105e2:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80105e4:	68fb      	ldr	r3, [r7, #12]
 80105e6:	330b      	adds	r3, #11
 80105e8:	781a      	ldrb	r2, [r3, #0]
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	330b      	adds	r3, #11
 80105ee:	f042 0220 	orr.w	r2, r2, #32
 80105f2:	b2d2      	uxtb	r2, r2
 80105f4:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	6818      	ldr	r0, [r3, #0]
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	689b      	ldr	r3, [r3, #8]
 80105fe:	461a      	mov	r2, r3
 8010600:	68f9      	ldr	r1, [r7, #12]
 8010602:	f7fe f9d7 	bl	800e9b4 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8010606:	68fb      	ldr	r3, [r7, #12]
 8010608:	f103 021c 	add.w	r2, r3, #28
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	68db      	ldr	r3, [r3, #12]
 8010610:	4619      	mov	r1, r3
 8010612:	4610      	mov	r0, r2
 8010614:	f7fd fa50 	bl	800dab8 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8010618:	68fb      	ldr	r3, [r7, #12]
 801061a:	3316      	adds	r3, #22
 801061c:	6939      	ldr	r1, [r7, #16]
 801061e:	4618      	mov	r0, r3
 8010620:	f7fd fa4a 	bl	800dab8 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8010624:	68fb      	ldr	r3, [r7, #12]
 8010626:	3312      	adds	r3, #18
 8010628:	2100      	movs	r1, #0
 801062a:	4618      	mov	r0, r3
 801062c:	f7fd fa29 	bl	800da82 <st_word>
					fs->wflag = 1;
 8010630:	68bb      	ldr	r3, [r7, #8]
 8010632:	2201      	movs	r2, #1
 8010634:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8010636:	68bb      	ldr	r3, [r7, #8]
 8010638:	4618      	mov	r0, r3
 801063a:	f7fd fcc5 	bl	800dfc8 <sync_fs>
 801063e:	4603      	mov	r3, r0
 8010640:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	7d1b      	ldrb	r3, [r3, #20]
 8010646:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801064a:	b2da      	uxtb	r2, r3
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8010650:	7dfb      	ldrb	r3, [r7, #23]
}
 8010652:	4618      	mov	r0, r3
 8010654:	3718      	adds	r7, #24
 8010656:	46bd      	mov	sp, r7
 8010658:	bd80      	pop	{r7, pc}

0801065a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 801065a:	b580      	push	{r7, lr}
 801065c:	b084      	sub	sp, #16
 801065e:	af00      	add	r7, sp, #0
 8010660:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8010662:	6878      	ldr	r0, [r7, #4]
 8010664:	f7ff ff7b 	bl	801055e <f_sync>
 8010668:	4603      	mov	r3, r0
 801066a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 801066c:	7bfb      	ldrb	r3, [r7, #15]
 801066e:	2b00      	cmp	r3, #0
 8010670:	d118      	bne.n	80106a4 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	f107 0208 	add.w	r2, r7, #8
 8010678:	4611      	mov	r1, r2
 801067a:	4618      	mov	r0, r3
 801067c:	f7ff fbf6 	bl	800fe6c <validate>
 8010680:	4603      	mov	r3, r0
 8010682:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8010684:	7bfb      	ldrb	r3, [r7, #15]
 8010686:	2b00      	cmp	r3, #0
 8010688:	d10c      	bne.n	80106a4 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	691b      	ldr	r3, [r3, #16]
 801068e:	4618      	mov	r0, r3
 8010690:	f7fd fbc8 	bl	800de24 <dec_lock>
 8010694:	4603      	mov	r3, r0
 8010696:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8010698:	7bfb      	ldrb	r3, [r7, #15]
 801069a:	2b00      	cmp	r3, #0
 801069c:	d102      	bne.n	80106a4 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	2200      	movs	r2, #0
 80106a2:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80106a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80106a6:	4618      	mov	r0, r3
 80106a8:	3710      	adds	r7, #16
 80106aa:	46bd      	mov	sp, r7
 80106ac:	bd80      	pop	{r7, pc}

080106ae <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 80106ae:	b580      	push	{r7, lr}
 80106b0:	b090      	sub	sp, #64	; 0x40
 80106b2:	af00      	add	r7, sp, #0
 80106b4:	6078      	str	r0, [r7, #4]
 80106b6:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	f107 0208 	add.w	r2, r7, #8
 80106be:	4611      	mov	r1, r2
 80106c0:	4618      	mov	r0, r3
 80106c2:	f7ff fbd3 	bl	800fe6c <validate>
 80106c6:	4603      	mov	r3, r0
 80106c8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 80106cc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80106d0:	2b00      	cmp	r3, #0
 80106d2:	d103      	bne.n	80106dc <f_lseek+0x2e>
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	7d5b      	ldrb	r3, [r3, #21]
 80106d8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 80106dc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d002      	beq.n	80106ea <f_lseek+0x3c>
 80106e4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80106e8:	e1e6      	b.n	8010ab8 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80106ee:	2b00      	cmp	r3, #0
 80106f0:	f000 80d1 	beq.w	8010896 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 80106f4:	683b      	ldr	r3, [r7, #0]
 80106f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80106fa:	d15a      	bne.n	80107b2 <f_lseek+0x104>
			tbl = fp->cltbl;
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010700:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8010702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010704:	1d1a      	adds	r2, r3, #4
 8010706:	627a      	str	r2, [r7, #36]	; 0x24
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	617b      	str	r3, [r7, #20]
 801070c:	2302      	movs	r3, #2
 801070e:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	689b      	ldr	r3, [r3, #8]
 8010714:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8010716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010718:	2b00      	cmp	r3, #0
 801071a:	d03a      	beq.n	8010792 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 801071c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801071e:	613b      	str	r3, [r7, #16]
 8010720:	2300      	movs	r3, #0
 8010722:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010726:	3302      	adds	r3, #2
 8010728:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 801072a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801072c:	60fb      	str	r3, [r7, #12]
 801072e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010730:	3301      	adds	r3, #1
 8010732:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8010738:	4618      	mov	r0, r3
 801073a:	f7fd fcd2 	bl	800e0e2 <get_fat>
 801073e:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8010740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010742:	2b01      	cmp	r3, #1
 8010744:	d804      	bhi.n	8010750 <f_lseek+0xa2>
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	2202      	movs	r2, #2
 801074a:	755a      	strb	r2, [r3, #21]
 801074c:	2302      	movs	r3, #2
 801074e:	e1b3      	b.n	8010ab8 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010756:	d104      	bne.n	8010762 <f_lseek+0xb4>
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	2201      	movs	r2, #1
 801075c:	755a      	strb	r2, [r3, #21]
 801075e:	2301      	movs	r3, #1
 8010760:	e1aa      	b.n	8010ab8 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8010762:	68fb      	ldr	r3, [r7, #12]
 8010764:	3301      	adds	r3, #1
 8010766:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010768:	429a      	cmp	r2, r3
 801076a:	d0de      	beq.n	801072a <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 801076c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801076e:	697b      	ldr	r3, [r7, #20]
 8010770:	429a      	cmp	r2, r3
 8010772:	d809      	bhi.n	8010788 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8010774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010776:	1d1a      	adds	r2, r3, #4
 8010778:	627a      	str	r2, [r7, #36]	; 0x24
 801077a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801077c:	601a      	str	r2, [r3, #0]
 801077e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010780:	1d1a      	adds	r2, r3, #4
 8010782:	627a      	str	r2, [r7, #36]	; 0x24
 8010784:	693a      	ldr	r2, [r7, #16]
 8010786:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8010788:	68bb      	ldr	r3, [r7, #8]
 801078a:	699b      	ldr	r3, [r3, #24]
 801078c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801078e:	429a      	cmp	r2, r3
 8010790:	d3c4      	bcc.n	801071c <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010796:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010798:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 801079a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801079c:	697b      	ldr	r3, [r7, #20]
 801079e:	429a      	cmp	r2, r3
 80107a0:	d803      	bhi.n	80107aa <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 80107a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107a4:	2200      	movs	r2, #0
 80107a6:	601a      	str	r2, [r3, #0]
 80107a8:	e184      	b.n	8010ab4 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 80107aa:	2311      	movs	r3, #17
 80107ac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80107b0:	e180      	b.n	8010ab4 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	68db      	ldr	r3, [r3, #12]
 80107b6:	683a      	ldr	r2, [r7, #0]
 80107b8:	429a      	cmp	r2, r3
 80107ba:	d902      	bls.n	80107c2 <f_lseek+0x114>
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	68db      	ldr	r3, [r3, #12]
 80107c0:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	683a      	ldr	r2, [r7, #0]
 80107c6:	619a      	str	r2, [r3, #24]
			if (ofs) {
 80107c8:	683b      	ldr	r3, [r7, #0]
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	f000 8172 	beq.w	8010ab4 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 80107d0:	683b      	ldr	r3, [r7, #0]
 80107d2:	3b01      	subs	r3, #1
 80107d4:	4619      	mov	r1, r3
 80107d6:	6878      	ldr	r0, [r7, #4]
 80107d8:	f7fd ff12 	bl	800e600 <clmt_clust>
 80107dc:	4602      	mov	r2, r0
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 80107e2:	68ba      	ldr	r2, [r7, #8]
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	69db      	ldr	r3, [r3, #28]
 80107e8:	4619      	mov	r1, r3
 80107ea:	4610      	mov	r0, r2
 80107ec:	f7fd fc5a 	bl	800e0a4 <clust2sect>
 80107f0:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 80107f2:	69bb      	ldr	r3, [r7, #24]
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d104      	bne.n	8010802 <f_lseek+0x154>
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	2202      	movs	r2, #2
 80107fc:	755a      	strb	r2, [r3, #21]
 80107fe:	2302      	movs	r3, #2
 8010800:	e15a      	b.n	8010ab8 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8010802:	683b      	ldr	r3, [r7, #0]
 8010804:	3b01      	subs	r3, #1
 8010806:	0a5b      	lsrs	r3, r3, #9
 8010808:	68ba      	ldr	r2, [r7, #8]
 801080a:	8952      	ldrh	r2, [r2, #10]
 801080c:	3a01      	subs	r2, #1
 801080e:	4013      	ands	r3, r2
 8010810:	69ba      	ldr	r2, [r7, #24]
 8010812:	4413      	add	r3, r2
 8010814:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	699b      	ldr	r3, [r3, #24]
 801081a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801081e:	2b00      	cmp	r3, #0
 8010820:	f000 8148 	beq.w	8010ab4 <f_lseek+0x406>
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	6a1b      	ldr	r3, [r3, #32]
 8010828:	69ba      	ldr	r2, [r7, #24]
 801082a:	429a      	cmp	r2, r3
 801082c:	f000 8142 	beq.w	8010ab4 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	7d1b      	ldrb	r3, [r3, #20]
 8010834:	b25b      	sxtb	r3, r3
 8010836:	2b00      	cmp	r3, #0
 8010838:	da18      	bge.n	801086c <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801083a:	68bb      	ldr	r3, [r7, #8]
 801083c:	7858      	ldrb	r0, [r3, #1]
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	6a1a      	ldr	r2, [r3, #32]
 8010848:	2301      	movs	r3, #1
 801084a:	f7fd f8a1 	bl	800d990 <disk_write>
 801084e:	4603      	mov	r3, r0
 8010850:	2b00      	cmp	r3, #0
 8010852:	d004      	beq.n	801085e <f_lseek+0x1b0>
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	2201      	movs	r2, #1
 8010858:	755a      	strb	r2, [r3, #21]
 801085a:	2301      	movs	r3, #1
 801085c:	e12c      	b.n	8010ab8 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	7d1b      	ldrb	r3, [r3, #20]
 8010862:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010866:	b2da      	uxtb	r2, r3
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 801086c:	68bb      	ldr	r3, [r7, #8]
 801086e:	7858      	ldrb	r0, [r3, #1]
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010876:	2301      	movs	r3, #1
 8010878:	69ba      	ldr	r2, [r7, #24]
 801087a:	f7fd f869 	bl	800d950 <disk_read>
 801087e:	4603      	mov	r3, r0
 8010880:	2b00      	cmp	r3, #0
 8010882:	d004      	beq.n	801088e <f_lseek+0x1e0>
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	2201      	movs	r2, #1
 8010888:	755a      	strb	r2, [r3, #21]
 801088a:	2301      	movs	r3, #1
 801088c:	e114      	b.n	8010ab8 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	69ba      	ldr	r2, [r7, #24]
 8010892:	621a      	str	r2, [r3, #32]
 8010894:	e10e      	b.n	8010ab4 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	68db      	ldr	r3, [r3, #12]
 801089a:	683a      	ldr	r2, [r7, #0]
 801089c:	429a      	cmp	r2, r3
 801089e:	d908      	bls.n	80108b2 <f_lseek+0x204>
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	7d1b      	ldrb	r3, [r3, #20]
 80108a4:	f003 0302 	and.w	r3, r3, #2
 80108a8:	2b00      	cmp	r3, #0
 80108aa:	d102      	bne.n	80108b2 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	68db      	ldr	r3, [r3, #12]
 80108b0:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	699b      	ldr	r3, [r3, #24]
 80108b6:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80108b8:	2300      	movs	r3, #0
 80108ba:	637b      	str	r3, [r7, #52]	; 0x34
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80108c0:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80108c2:	683b      	ldr	r3, [r7, #0]
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	f000 80a7 	beq.w	8010a18 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80108ca:	68bb      	ldr	r3, [r7, #8]
 80108cc:	895b      	ldrh	r3, [r3, #10]
 80108ce:	025b      	lsls	r3, r3, #9
 80108d0:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80108d2:	6a3b      	ldr	r3, [r7, #32]
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	d01b      	beq.n	8010910 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80108d8:	683b      	ldr	r3, [r7, #0]
 80108da:	1e5a      	subs	r2, r3, #1
 80108dc:	69fb      	ldr	r3, [r7, #28]
 80108de:	fbb2 f2f3 	udiv	r2, r2, r3
 80108e2:	6a3b      	ldr	r3, [r7, #32]
 80108e4:	1e59      	subs	r1, r3, #1
 80108e6:	69fb      	ldr	r3, [r7, #28]
 80108e8:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80108ec:	429a      	cmp	r2, r3
 80108ee:	d30f      	bcc.n	8010910 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80108f0:	6a3b      	ldr	r3, [r7, #32]
 80108f2:	1e5a      	subs	r2, r3, #1
 80108f4:	69fb      	ldr	r3, [r7, #28]
 80108f6:	425b      	negs	r3, r3
 80108f8:	401a      	ands	r2, r3
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	699b      	ldr	r3, [r3, #24]
 8010902:	683a      	ldr	r2, [r7, #0]
 8010904:	1ad3      	subs	r3, r2, r3
 8010906:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	69db      	ldr	r3, [r3, #28]
 801090c:	63bb      	str	r3, [r7, #56]	; 0x38
 801090e:	e022      	b.n	8010956 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	689b      	ldr	r3, [r3, #8]
 8010914:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8010916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010918:	2b00      	cmp	r3, #0
 801091a:	d119      	bne.n	8010950 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	2100      	movs	r1, #0
 8010920:	4618      	mov	r0, r3
 8010922:	f7fd fdd5 	bl	800e4d0 <create_chain>
 8010926:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8010928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801092a:	2b01      	cmp	r3, #1
 801092c:	d104      	bne.n	8010938 <f_lseek+0x28a>
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	2202      	movs	r2, #2
 8010932:	755a      	strb	r2, [r3, #21]
 8010934:	2302      	movs	r3, #2
 8010936:	e0bf      	b.n	8010ab8 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010938:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801093a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801093e:	d104      	bne.n	801094a <f_lseek+0x29c>
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	2201      	movs	r2, #1
 8010944:	755a      	strb	r2, [r3, #21]
 8010946:	2301      	movs	r3, #1
 8010948:	e0b6      	b.n	8010ab8 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801094e:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010954:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8010956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010958:	2b00      	cmp	r3, #0
 801095a:	d05d      	beq.n	8010a18 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 801095c:	e03a      	b.n	80109d4 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 801095e:	683a      	ldr	r2, [r7, #0]
 8010960:	69fb      	ldr	r3, [r7, #28]
 8010962:	1ad3      	subs	r3, r2, r3
 8010964:	603b      	str	r3, [r7, #0]
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	699a      	ldr	r2, [r3, #24]
 801096a:	69fb      	ldr	r3, [r7, #28]
 801096c:	441a      	add	r2, r3
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	7d1b      	ldrb	r3, [r3, #20]
 8010976:	f003 0302 	and.w	r3, r3, #2
 801097a:	2b00      	cmp	r3, #0
 801097c:	d00b      	beq.n	8010996 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010982:	4618      	mov	r0, r3
 8010984:	f7fd fda4 	bl	800e4d0 <create_chain>
 8010988:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 801098a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801098c:	2b00      	cmp	r3, #0
 801098e:	d108      	bne.n	80109a2 <f_lseek+0x2f4>
							ofs = 0; break;
 8010990:	2300      	movs	r3, #0
 8010992:	603b      	str	r3, [r7, #0]
 8010994:	e022      	b.n	80109dc <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8010996:	687b      	ldr	r3, [r7, #4]
 8010998:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801099a:	4618      	mov	r0, r3
 801099c:	f7fd fba1 	bl	800e0e2 <get_fat>
 80109a0:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80109a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80109a8:	d104      	bne.n	80109b4 <f_lseek+0x306>
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	2201      	movs	r2, #1
 80109ae:	755a      	strb	r2, [r3, #21]
 80109b0:	2301      	movs	r3, #1
 80109b2:	e081      	b.n	8010ab8 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80109b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109b6:	2b01      	cmp	r3, #1
 80109b8:	d904      	bls.n	80109c4 <f_lseek+0x316>
 80109ba:	68bb      	ldr	r3, [r7, #8]
 80109bc:	699b      	ldr	r3, [r3, #24]
 80109be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80109c0:	429a      	cmp	r2, r3
 80109c2:	d304      	bcc.n	80109ce <f_lseek+0x320>
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	2202      	movs	r2, #2
 80109c8:	755a      	strb	r2, [r3, #21]
 80109ca:	2302      	movs	r3, #2
 80109cc:	e074      	b.n	8010ab8 <f_lseek+0x40a>
					fp->clust = clst;
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80109d2:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 80109d4:	683a      	ldr	r2, [r7, #0]
 80109d6:	69fb      	ldr	r3, [r7, #28]
 80109d8:	429a      	cmp	r2, r3
 80109da:	d8c0      	bhi.n	801095e <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	699a      	ldr	r2, [r3, #24]
 80109e0:	683b      	ldr	r3, [r7, #0]
 80109e2:	441a      	add	r2, r3
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80109e8:	683b      	ldr	r3, [r7, #0]
 80109ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	d012      	beq.n	8010a18 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80109f2:	68bb      	ldr	r3, [r7, #8]
 80109f4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80109f6:	4618      	mov	r0, r3
 80109f8:	f7fd fb54 	bl	800e0a4 <clust2sect>
 80109fc:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80109fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010a00:	2b00      	cmp	r3, #0
 8010a02:	d104      	bne.n	8010a0e <f_lseek+0x360>
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	2202      	movs	r2, #2
 8010a08:	755a      	strb	r2, [r3, #21]
 8010a0a:	2302      	movs	r3, #2
 8010a0c:	e054      	b.n	8010ab8 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8010a0e:	683b      	ldr	r3, [r7, #0]
 8010a10:	0a5b      	lsrs	r3, r3, #9
 8010a12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010a14:	4413      	add	r3, r2
 8010a16:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	699a      	ldr	r2, [r3, #24]
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	68db      	ldr	r3, [r3, #12]
 8010a20:	429a      	cmp	r2, r3
 8010a22:	d90a      	bls.n	8010a3a <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	699a      	ldr	r2, [r3, #24]
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	7d1b      	ldrb	r3, [r3, #20]
 8010a30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010a34:	b2da      	uxtb	r2, r3
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8010a3a:	687b      	ldr	r3, [r7, #4]
 8010a3c:	699b      	ldr	r3, [r3, #24]
 8010a3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010a42:	2b00      	cmp	r3, #0
 8010a44:	d036      	beq.n	8010ab4 <f_lseek+0x406>
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	6a1b      	ldr	r3, [r3, #32]
 8010a4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010a4c:	429a      	cmp	r2, r3
 8010a4e:	d031      	beq.n	8010ab4 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	7d1b      	ldrb	r3, [r3, #20]
 8010a54:	b25b      	sxtb	r3, r3
 8010a56:	2b00      	cmp	r3, #0
 8010a58:	da18      	bge.n	8010a8c <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010a5a:	68bb      	ldr	r3, [r7, #8]
 8010a5c:	7858      	ldrb	r0, [r3, #1]
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	6a1a      	ldr	r2, [r3, #32]
 8010a68:	2301      	movs	r3, #1
 8010a6a:	f7fc ff91 	bl	800d990 <disk_write>
 8010a6e:	4603      	mov	r3, r0
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d004      	beq.n	8010a7e <f_lseek+0x3d0>
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	2201      	movs	r2, #1
 8010a78:	755a      	strb	r2, [r3, #21]
 8010a7a:	2301      	movs	r3, #1
 8010a7c:	e01c      	b.n	8010ab8 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	7d1b      	ldrb	r3, [r3, #20]
 8010a82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010a86:	b2da      	uxtb	r2, r3
 8010a88:	687b      	ldr	r3, [r7, #4]
 8010a8a:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8010a8c:	68bb      	ldr	r3, [r7, #8]
 8010a8e:	7858      	ldrb	r0, [r3, #1]
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010a96:	2301      	movs	r3, #1
 8010a98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010a9a:	f7fc ff59 	bl	800d950 <disk_read>
 8010a9e:	4603      	mov	r3, r0
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d004      	beq.n	8010aae <f_lseek+0x400>
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	2201      	movs	r2, #1
 8010aa8:	755a      	strb	r2, [r3, #21]
 8010aaa:	2301      	movs	r3, #1
 8010aac:	e004      	b.n	8010ab8 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010ab2:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8010ab4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8010ab8:	4618      	mov	r0, r3
 8010aba:	3740      	adds	r7, #64	; 0x40
 8010abc:	46bd      	mov	sp, r7
 8010abe:	bd80      	pop	{r7, pc}

08010ac0 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8010ac0:	b580      	push	{r7, lr}
 8010ac2:	b086      	sub	sp, #24
 8010ac4:	af00      	add	r7, sp, #0
 8010ac6:	6078      	str	r0, [r7, #4]
 8010ac8:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8010aca:	687b      	ldr	r3, [r7, #4]
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d101      	bne.n	8010ad4 <f_opendir+0x14>
 8010ad0:	2309      	movs	r3, #9
 8010ad2:	e064      	b.n	8010b9e <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 8010ad8:	f107 010c 	add.w	r1, r7, #12
 8010adc:	463b      	mov	r3, r7
 8010ade:	2200      	movs	r2, #0
 8010ae0:	4618      	mov	r0, r3
 8010ae2:	f7fe ff73 	bl	800f9cc <find_volume>
 8010ae6:	4603      	mov	r3, r0
 8010ae8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010aea:	7dfb      	ldrb	r3, [r7, #23]
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	d14f      	bne.n	8010b90 <f_opendir+0xd0>
		obj->fs = fs;
 8010af0:	68fa      	ldr	r2, [r7, #12]
 8010af2:	693b      	ldr	r3, [r7, #16]
 8010af4:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8010af6:	683b      	ldr	r3, [r7, #0]
 8010af8:	4619      	mov	r1, r3
 8010afa:	6878      	ldr	r0, [r7, #4]
 8010afc:	f7fe fe5a 	bl	800f7b4 <follow_path>
 8010b00:	4603      	mov	r3, r0
 8010b02:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 8010b04:	7dfb      	ldrb	r3, [r7, #23]
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	d13d      	bne.n	8010b86 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010b10:	b25b      	sxtb	r3, r3
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	db12      	blt.n	8010b3c <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8010b16:	693b      	ldr	r3, [r7, #16]
 8010b18:	799b      	ldrb	r3, [r3, #6]
 8010b1a:	f003 0310 	and.w	r3, r3, #16
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	d00a      	beq.n	8010b38 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8010b22:	68fa      	ldr	r2, [r7, #12]
 8010b24:	687b      	ldr	r3, [r7, #4]
 8010b26:	6a1b      	ldr	r3, [r3, #32]
 8010b28:	4619      	mov	r1, r3
 8010b2a:	4610      	mov	r0, r2
 8010b2c:	f7fd ff23 	bl	800e976 <ld_clust>
 8010b30:	4602      	mov	r2, r0
 8010b32:	693b      	ldr	r3, [r7, #16]
 8010b34:	609a      	str	r2, [r3, #8]
 8010b36:	e001      	b.n	8010b3c <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8010b38:	2305      	movs	r3, #5
 8010b3a:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 8010b3c:	7dfb      	ldrb	r3, [r7, #23]
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d121      	bne.n	8010b86 <f_opendir+0xc6>
				obj->id = fs->id;
 8010b42:	68fb      	ldr	r3, [r7, #12]
 8010b44:	88da      	ldrh	r2, [r3, #6]
 8010b46:	693b      	ldr	r3, [r7, #16]
 8010b48:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8010b4a:	2100      	movs	r1, #0
 8010b4c:	6878      	ldr	r0, [r7, #4]
 8010b4e:	f7fd fd8b 	bl	800e668 <dir_sdi>
 8010b52:	4603      	mov	r3, r0
 8010b54:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 8010b56:	7dfb      	ldrb	r3, [r7, #23]
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	d114      	bne.n	8010b86 <f_opendir+0xc6>
					if (obj->sclust) {
 8010b5c:	693b      	ldr	r3, [r7, #16]
 8010b5e:	689b      	ldr	r3, [r3, #8]
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	d00d      	beq.n	8010b80 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8010b64:	2100      	movs	r1, #0
 8010b66:	6878      	ldr	r0, [r7, #4]
 8010b68:	f7fd f8ce 	bl	800dd08 <inc_lock>
 8010b6c:	4602      	mov	r2, r0
 8010b6e:	693b      	ldr	r3, [r7, #16]
 8010b70:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 8010b72:	693b      	ldr	r3, [r7, #16]
 8010b74:	691b      	ldr	r3, [r3, #16]
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d105      	bne.n	8010b86 <f_opendir+0xc6>
 8010b7a:	2312      	movs	r3, #18
 8010b7c:	75fb      	strb	r3, [r7, #23]
 8010b7e:	e002      	b.n	8010b86 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 8010b80:	693b      	ldr	r3, [r7, #16]
 8010b82:	2200      	movs	r2, #0
 8010b84:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8010b86:	7dfb      	ldrb	r3, [r7, #23]
 8010b88:	2b04      	cmp	r3, #4
 8010b8a:	d101      	bne.n	8010b90 <f_opendir+0xd0>
 8010b8c:	2305      	movs	r3, #5
 8010b8e:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8010b90:	7dfb      	ldrb	r3, [r7, #23]
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	d002      	beq.n	8010b9c <f_opendir+0xdc>
 8010b96:	693b      	ldr	r3, [r7, #16]
 8010b98:	2200      	movs	r2, #0
 8010b9a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8010b9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8010b9e:	4618      	mov	r0, r3
 8010ba0:	3718      	adds	r7, #24
 8010ba2:	46bd      	mov	sp, r7
 8010ba4:	bd80      	pop	{r7, pc}

08010ba6 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8010ba6:	b580      	push	{r7, lr}
 8010ba8:	b084      	sub	sp, #16
 8010baa:	af00      	add	r7, sp, #0
 8010bac:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	f107 0208 	add.w	r2, r7, #8
 8010bb4:	4611      	mov	r1, r2
 8010bb6:	4618      	mov	r0, r3
 8010bb8:	f7ff f958 	bl	800fe6c <validate>
 8010bbc:	4603      	mov	r3, r0
 8010bbe:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8010bc0:	7bfb      	ldrb	r3, [r7, #15]
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d110      	bne.n	8010be8 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	691b      	ldr	r3, [r3, #16]
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	d006      	beq.n	8010bdc <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	691b      	ldr	r3, [r3, #16]
 8010bd2:	4618      	mov	r0, r3
 8010bd4:	f7fd f926 	bl	800de24 <dec_lock>
 8010bd8:	4603      	mov	r3, r0
 8010bda:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 8010bdc:	7bfb      	ldrb	r3, [r7, #15]
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d102      	bne.n	8010be8 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	2200      	movs	r2, #0
 8010be6:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 8010be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8010bea:	4618      	mov	r0, r3
 8010bec:	3710      	adds	r7, #16
 8010bee:	46bd      	mov	sp, r7
 8010bf0:	bd80      	pop	{r7, pc}

08010bf2 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8010bf2:	b580      	push	{r7, lr}
 8010bf4:	b084      	sub	sp, #16
 8010bf6:	af00      	add	r7, sp, #0
 8010bf8:	6078      	str	r0, [r7, #4]
 8010bfa:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	f107 0208 	add.w	r2, r7, #8
 8010c02:	4611      	mov	r1, r2
 8010c04:	4618      	mov	r0, r3
 8010c06:	f7ff f931 	bl	800fe6c <validate>
 8010c0a:	4603      	mov	r3, r0
 8010c0c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8010c0e:	7bfb      	ldrb	r3, [r7, #15]
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d126      	bne.n	8010c62 <f_readdir+0x70>
		if (!fno) {
 8010c14:	683b      	ldr	r3, [r7, #0]
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d106      	bne.n	8010c28 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8010c1a:	2100      	movs	r1, #0
 8010c1c:	6878      	ldr	r0, [r7, #4]
 8010c1e:	f7fd fd23 	bl	800e668 <dir_sdi>
 8010c22:	4603      	mov	r3, r0
 8010c24:	73fb      	strb	r3, [r7, #15]
 8010c26:	e01c      	b.n	8010c62 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 8010c28:	2100      	movs	r1, #0
 8010c2a:	6878      	ldr	r0, [r7, #4]
 8010c2c:	f7fe f8cd 	bl	800edca <dir_read>
 8010c30:	4603      	mov	r3, r0
 8010c32:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8010c34:	7bfb      	ldrb	r3, [r7, #15]
 8010c36:	2b04      	cmp	r3, #4
 8010c38:	d101      	bne.n	8010c3e <f_readdir+0x4c>
 8010c3a:	2300      	movs	r3, #0
 8010c3c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 8010c3e:	7bfb      	ldrb	r3, [r7, #15]
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d10e      	bne.n	8010c62 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 8010c44:	6839      	ldr	r1, [r7, #0]
 8010c46:	6878      	ldr	r0, [r7, #4]
 8010c48:	f7fe fb1e 	bl	800f288 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8010c4c:	2100      	movs	r1, #0
 8010c4e:	6878      	ldr	r0, [r7, #4]
 8010c50:	f7fd fd85 	bl	800e75e <dir_next>
 8010c54:	4603      	mov	r3, r0
 8010c56:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8010c58:	7bfb      	ldrb	r3, [r7, #15]
 8010c5a:	2b04      	cmp	r3, #4
 8010c5c:	d101      	bne.n	8010c62 <f_readdir+0x70>
 8010c5e:	2300      	movs	r3, #0
 8010c60:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 8010c62:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c64:	4618      	mov	r0, r3
 8010c66:	3710      	adds	r7, #16
 8010c68:	46bd      	mov	sp, r7
 8010c6a:	bd80      	pop	{r7, pc}

08010c6c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8010c6c:	b480      	push	{r7}
 8010c6e:	b087      	sub	sp, #28
 8010c70:	af00      	add	r7, sp, #0
 8010c72:	60f8      	str	r0, [r7, #12]
 8010c74:	60b9      	str	r1, [r7, #8]
 8010c76:	4613      	mov	r3, r2
 8010c78:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8010c7a:	2301      	movs	r3, #1
 8010c7c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8010c7e:	2300      	movs	r3, #0
 8010c80:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8010c82:	4b1f      	ldr	r3, [pc, #124]	; (8010d00 <FATFS_LinkDriverEx+0x94>)
 8010c84:	7a5b      	ldrb	r3, [r3, #9]
 8010c86:	b2db      	uxtb	r3, r3
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	d131      	bne.n	8010cf0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8010c8c:	4b1c      	ldr	r3, [pc, #112]	; (8010d00 <FATFS_LinkDriverEx+0x94>)
 8010c8e:	7a5b      	ldrb	r3, [r3, #9]
 8010c90:	b2db      	uxtb	r3, r3
 8010c92:	461a      	mov	r2, r3
 8010c94:	4b1a      	ldr	r3, [pc, #104]	; (8010d00 <FATFS_LinkDriverEx+0x94>)
 8010c96:	2100      	movs	r1, #0
 8010c98:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8010c9a:	4b19      	ldr	r3, [pc, #100]	; (8010d00 <FATFS_LinkDriverEx+0x94>)
 8010c9c:	7a5b      	ldrb	r3, [r3, #9]
 8010c9e:	b2db      	uxtb	r3, r3
 8010ca0:	4a17      	ldr	r2, [pc, #92]	; (8010d00 <FATFS_LinkDriverEx+0x94>)
 8010ca2:	009b      	lsls	r3, r3, #2
 8010ca4:	4413      	add	r3, r2
 8010ca6:	68fa      	ldr	r2, [r7, #12]
 8010ca8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8010caa:	4b15      	ldr	r3, [pc, #84]	; (8010d00 <FATFS_LinkDriverEx+0x94>)
 8010cac:	7a5b      	ldrb	r3, [r3, #9]
 8010cae:	b2db      	uxtb	r3, r3
 8010cb0:	461a      	mov	r2, r3
 8010cb2:	4b13      	ldr	r3, [pc, #76]	; (8010d00 <FATFS_LinkDriverEx+0x94>)
 8010cb4:	4413      	add	r3, r2
 8010cb6:	79fa      	ldrb	r2, [r7, #7]
 8010cb8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8010cba:	4b11      	ldr	r3, [pc, #68]	; (8010d00 <FATFS_LinkDriverEx+0x94>)
 8010cbc:	7a5b      	ldrb	r3, [r3, #9]
 8010cbe:	b2db      	uxtb	r3, r3
 8010cc0:	1c5a      	adds	r2, r3, #1
 8010cc2:	b2d1      	uxtb	r1, r2
 8010cc4:	4a0e      	ldr	r2, [pc, #56]	; (8010d00 <FATFS_LinkDriverEx+0x94>)
 8010cc6:	7251      	strb	r1, [r2, #9]
 8010cc8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8010cca:	7dbb      	ldrb	r3, [r7, #22]
 8010ccc:	3330      	adds	r3, #48	; 0x30
 8010cce:	b2da      	uxtb	r2, r3
 8010cd0:	68bb      	ldr	r3, [r7, #8]
 8010cd2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8010cd4:	68bb      	ldr	r3, [r7, #8]
 8010cd6:	3301      	adds	r3, #1
 8010cd8:	223a      	movs	r2, #58	; 0x3a
 8010cda:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8010cdc:	68bb      	ldr	r3, [r7, #8]
 8010cde:	3302      	adds	r3, #2
 8010ce0:	222f      	movs	r2, #47	; 0x2f
 8010ce2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8010ce4:	68bb      	ldr	r3, [r7, #8]
 8010ce6:	3303      	adds	r3, #3
 8010ce8:	2200      	movs	r2, #0
 8010cea:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8010cec:	2300      	movs	r3, #0
 8010cee:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8010cf0:	7dfb      	ldrb	r3, [r7, #23]
}
 8010cf2:	4618      	mov	r0, r3
 8010cf4:	371c      	adds	r7, #28
 8010cf6:	46bd      	mov	sp, r7
 8010cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cfc:	4770      	bx	lr
 8010cfe:	bf00      	nop
 8010d00:	200022e0 	.word	0x200022e0

08010d04 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8010d04:	b580      	push	{r7, lr}
 8010d06:	b082      	sub	sp, #8
 8010d08:	af00      	add	r7, sp, #0
 8010d0a:	6078      	str	r0, [r7, #4]
 8010d0c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8010d0e:	2200      	movs	r2, #0
 8010d10:	6839      	ldr	r1, [r7, #0]
 8010d12:	6878      	ldr	r0, [r7, #4]
 8010d14:	f7ff ffaa 	bl	8010c6c <FATFS_LinkDriverEx>
 8010d18:	4603      	mov	r3, r0
}
 8010d1a:	4618      	mov	r0, r3
 8010d1c:	3708      	adds	r7, #8
 8010d1e:	46bd      	mov	sp, r7
 8010d20:	bd80      	pop	{r7, pc}
	...

08010d24 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8010d24:	b480      	push	{r7}
 8010d26:	b085      	sub	sp, #20
 8010d28:	af00      	add	r7, sp, #0
 8010d2a:	4603      	mov	r3, r0
 8010d2c:	6039      	str	r1, [r7, #0]
 8010d2e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8010d30:	88fb      	ldrh	r3, [r7, #6]
 8010d32:	2b7f      	cmp	r3, #127	; 0x7f
 8010d34:	d802      	bhi.n	8010d3c <ff_convert+0x18>
		c = chr;
 8010d36:	88fb      	ldrh	r3, [r7, #6]
 8010d38:	81fb      	strh	r3, [r7, #14]
 8010d3a:	e025      	b.n	8010d88 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8010d3c:	683b      	ldr	r3, [r7, #0]
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	d00b      	beq.n	8010d5a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8010d42:	88fb      	ldrh	r3, [r7, #6]
 8010d44:	2bff      	cmp	r3, #255	; 0xff
 8010d46:	d805      	bhi.n	8010d54 <ff_convert+0x30>
 8010d48:	88fb      	ldrh	r3, [r7, #6]
 8010d4a:	3b80      	subs	r3, #128	; 0x80
 8010d4c:	4a12      	ldr	r2, [pc, #72]	; (8010d98 <ff_convert+0x74>)
 8010d4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010d52:	e000      	b.n	8010d56 <ff_convert+0x32>
 8010d54:	2300      	movs	r3, #0
 8010d56:	81fb      	strh	r3, [r7, #14]
 8010d58:	e016      	b.n	8010d88 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8010d5a:	2300      	movs	r3, #0
 8010d5c:	81fb      	strh	r3, [r7, #14]
 8010d5e:	e009      	b.n	8010d74 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8010d60:	89fb      	ldrh	r3, [r7, #14]
 8010d62:	4a0d      	ldr	r2, [pc, #52]	; (8010d98 <ff_convert+0x74>)
 8010d64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010d68:	88fa      	ldrh	r2, [r7, #6]
 8010d6a:	429a      	cmp	r2, r3
 8010d6c:	d006      	beq.n	8010d7c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8010d6e:	89fb      	ldrh	r3, [r7, #14]
 8010d70:	3301      	adds	r3, #1
 8010d72:	81fb      	strh	r3, [r7, #14]
 8010d74:	89fb      	ldrh	r3, [r7, #14]
 8010d76:	2b7f      	cmp	r3, #127	; 0x7f
 8010d78:	d9f2      	bls.n	8010d60 <ff_convert+0x3c>
 8010d7a:	e000      	b.n	8010d7e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8010d7c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8010d7e:	89fb      	ldrh	r3, [r7, #14]
 8010d80:	3380      	adds	r3, #128	; 0x80
 8010d82:	b29b      	uxth	r3, r3
 8010d84:	b2db      	uxtb	r3, r3
 8010d86:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8010d88:	89fb      	ldrh	r3, [r7, #14]
}
 8010d8a:	4618      	mov	r0, r3
 8010d8c:	3714      	adds	r7, #20
 8010d8e:	46bd      	mov	sp, r7
 8010d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d94:	4770      	bx	lr
 8010d96:	bf00      	nop
 8010d98:	08012f74 	.word	0x08012f74

08010d9c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8010d9c:	b480      	push	{r7}
 8010d9e:	b087      	sub	sp, #28
 8010da0:	af00      	add	r7, sp, #0
 8010da2:	4603      	mov	r3, r0
 8010da4:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8010da6:	88fb      	ldrh	r3, [r7, #6]
 8010da8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010dac:	d201      	bcs.n	8010db2 <ff_wtoupper+0x16>
 8010dae:	4b3e      	ldr	r3, [pc, #248]	; (8010ea8 <ff_wtoupper+0x10c>)
 8010db0:	e000      	b.n	8010db4 <ff_wtoupper+0x18>
 8010db2:	4b3e      	ldr	r3, [pc, #248]	; (8010eac <ff_wtoupper+0x110>)
 8010db4:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8010db6:	697b      	ldr	r3, [r7, #20]
 8010db8:	1c9a      	adds	r2, r3, #2
 8010dba:	617a      	str	r2, [r7, #20]
 8010dbc:	881b      	ldrh	r3, [r3, #0]
 8010dbe:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8010dc0:	8a7b      	ldrh	r3, [r7, #18]
 8010dc2:	2b00      	cmp	r3, #0
 8010dc4:	d068      	beq.n	8010e98 <ff_wtoupper+0xfc>
 8010dc6:	88fa      	ldrh	r2, [r7, #6]
 8010dc8:	8a7b      	ldrh	r3, [r7, #18]
 8010dca:	429a      	cmp	r2, r3
 8010dcc:	d364      	bcc.n	8010e98 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8010dce:	697b      	ldr	r3, [r7, #20]
 8010dd0:	1c9a      	adds	r2, r3, #2
 8010dd2:	617a      	str	r2, [r7, #20]
 8010dd4:	881b      	ldrh	r3, [r3, #0]
 8010dd6:	823b      	strh	r3, [r7, #16]
 8010dd8:	8a3b      	ldrh	r3, [r7, #16]
 8010dda:	0a1b      	lsrs	r3, r3, #8
 8010ddc:	81fb      	strh	r3, [r7, #14]
 8010dde:	8a3b      	ldrh	r3, [r7, #16]
 8010de0:	b2db      	uxtb	r3, r3
 8010de2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8010de4:	88fa      	ldrh	r2, [r7, #6]
 8010de6:	8a79      	ldrh	r1, [r7, #18]
 8010de8:	8a3b      	ldrh	r3, [r7, #16]
 8010dea:	440b      	add	r3, r1
 8010dec:	429a      	cmp	r2, r3
 8010dee:	da49      	bge.n	8010e84 <ff_wtoupper+0xe8>
			switch (cmd) {
 8010df0:	89fb      	ldrh	r3, [r7, #14]
 8010df2:	2b08      	cmp	r3, #8
 8010df4:	d84f      	bhi.n	8010e96 <ff_wtoupper+0xfa>
 8010df6:	a201      	add	r2, pc, #4	; (adr r2, 8010dfc <ff_wtoupper+0x60>)
 8010df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010dfc:	08010e21 	.word	0x08010e21
 8010e00:	08010e33 	.word	0x08010e33
 8010e04:	08010e49 	.word	0x08010e49
 8010e08:	08010e51 	.word	0x08010e51
 8010e0c:	08010e59 	.word	0x08010e59
 8010e10:	08010e61 	.word	0x08010e61
 8010e14:	08010e69 	.word	0x08010e69
 8010e18:	08010e71 	.word	0x08010e71
 8010e1c:	08010e79 	.word	0x08010e79
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8010e20:	88fa      	ldrh	r2, [r7, #6]
 8010e22:	8a7b      	ldrh	r3, [r7, #18]
 8010e24:	1ad3      	subs	r3, r2, r3
 8010e26:	005b      	lsls	r3, r3, #1
 8010e28:	697a      	ldr	r2, [r7, #20]
 8010e2a:	4413      	add	r3, r2
 8010e2c:	881b      	ldrh	r3, [r3, #0]
 8010e2e:	80fb      	strh	r3, [r7, #6]
 8010e30:	e027      	b.n	8010e82 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8010e32:	88fa      	ldrh	r2, [r7, #6]
 8010e34:	8a7b      	ldrh	r3, [r7, #18]
 8010e36:	1ad3      	subs	r3, r2, r3
 8010e38:	b29b      	uxth	r3, r3
 8010e3a:	f003 0301 	and.w	r3, r3, #1
 8010e3e:	b29b      	uxth	r3, r3
 8010e40:	88fa      	ldrh	r2, [r7, #6]
 8010e42:	1ad3      	subs	r3, r2, r3
 8010e44:	80fb      	strh	r3, [r7, #6]
 8010e46:	e01c      	b.n	8010e82 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8010e48:	88fb      	ldrh	r3, [r7, #6]
 8010e4a:	3b10      	subs	r3, #16
 8010e4c:	80fb      	strh	r3, [r7, #6]
 8010e4e:	e018      	b.n	8010e82 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8010e50:	88fb      	ldrh	r3, [r7, #6]
 8010e52:	3b20      	subs	r3, #32
 8010e54:	80fb      	strh	r3, [r7, #6]
 8010e56:	e014      	b.n	8010e82 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8010e58:	88fb      	ldrh	r3, [r7, #6]
 8010e5a:	3b30      	subs	r3, #48	; 0x30
 8010e5c:	80fb      	strh	r3, [r7, #6]
 8010e5e:	e010      	b.n	8010e82 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8010e60:	88fb      	ldrh	r3, [r7, #6]
 8010e62:	3b1a      	subs	r3, #26
 8010e64:	80fb      	strh	r3, [r7, #6]
 8010e66:	e00c      	b.n	8010e82 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8010e68:	88fb      	ldrh	r3, [r7, #6]
 8010e6a:	3308      	adds	r3, #8
 8010e6c:	80fb      	strh	r3, [r7, #6]
 8010e6e:	e008      	b.n	8010e82 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8010e70:	88fb      	ldrh	r3, [r7, #6]
 8010e72:	3b50      	subs	r3, #80	; 0x50
 8010e74:	80fb      	strh	r3, [r7, #6]
 8010e76:	e004      	b.n	8010e82 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8010e78:	88fb      	ldrh	r3, [r7, #6]
 8010e7a:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 8010e7e:	80fb      	strh	r3, [r7, #6]
 8010e80:	bf00      	nop
			}
			break;
 8010e82:	e008      	b.n	8010e96 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8010e84:	89fb      	ldrh	r3, [r7, #14]
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d195      	bne.n	8010db6 <ff_wtoupper+0x1a>
 8010e8a:	8a3b      	ldrh	r3, [r7, #16]
 8010e8c:	005b      	lsls	r3, r3, #1
 8010e8e:	697a      	ldr	r2, [r7, #20]
 8010e90:	4413      	add	r3, r2
 8010e92:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8010e94:	e78f      	b.n	8010db6 <ff_wtoupper+0x1a>
			break;
 8010e96:	bf00      	nop
	}

	return chr;
 8010e98:	88fb      	ldrh	r3, [r7, #6]
}
 8010e9a:	4618      	mov	r0, r3
 8010e9c:	371c      	adds	r7, #28
 8010e9e:	46bd      	mov	sp, r7
 8010ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ea4:	4770      	bx	lr
 8010ea6:	bf00      	nop
 8010ea8:	08013074 	.word	0x08013074
 8010eac:	08013268 	.word	0x08013268

08010eb0 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8010eb0:	b580      	push	{r7, lr}
 8010eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8010eb4:	2201      	movs	r2, #1
 8010eb6:	490e      	ldr	r1, [pc, #56]	; (8010ef0 <MX_USB_HOST_Init+0x40>)
 8010eb8:	480e      	ldr	r0, [pc, #56]	; (8010ef4 <MX_USB_HOST_Init+0x44>)
 8010eba:	f7fb f8b5 	bl	800c028 <USBH_Init>
 8010ebe:	4603      	mov	r3, r0
 8010ec0:	2b00      	cmp	r3, #0
 8010ec2:	d001      	beq.n	8010ec8 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8010ec4:	f7f1 f80c 	bl	8001ee0 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS) != USBH_OK)
 8010ec8:	490b      	ldr	r1, [pc, #44]	; (8010ef8 <MX_USB_HOST_Init+0x48>)
 8010eca:	480a      	ldr	r0, [pc, #40]	; (8010ef4 <MX_USB_HOST_Init+0x44>)
 8010ecc:	f7fb f93a 	bl	800c144 <USBH_RegisterClass>
 8010ed0:	4603      	mov	r3, r0
 8010ed2:	2b00      	cmp	r3, #0
 8010ed4:	d001      	beq.n	8010eda <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8010ed6:	f7f1 f803 	bl	8001ee0 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8010eda:	4806      	ldr	r0, [pc, #24]	; (8010ef4 <MX_USB_HOST_Init+0x44>)
 8010edc:	f7fb f9be 	bl	800c25c <USBH_Start>
 8010ee0:	4603      	mov	r3, r0
 8010ee2:	2b00      	cmp	r3, #0
 8010ee4:	d001      	beq.n	8010eea <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8010ee6:	f7f0 fffb 	bl	8001ee0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8010eea:	bf00      	nop
 8010eec:	bd80      	pop	{r7, pc}
 8010eee:	bf00      	nop
 8010ef0:	08010f11 	.word	0x08010f11
 8010ef4:	200022ec 	.word	0x200022ec
 8010ef8:	2000008c 	.word	0x2000008c

08010efc <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8010efc:	b580      	push	{r7, lr}
 8010efe:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8010f00:	4802      	ldr	r0, [pc, #8]	; (8010f0c <MX_USB_HOST_Process+0x10>)
 8010f02:	f7fb f9bb 	bl	800c27c <USBH_Process>
}
 8010f06:	bf00      	nop
 8010f08:	bd80      	pop	{r7, pc}
 8010f0a:	bf00      	nop
 8010f0c:	200022ec 	.word	0x200022ec

08010f10 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8010f10:	b480      	push	{r7}
 8010f12:	b083      	sub	sp, #12
 8010f14:	af00      	add	r7, sp, #0
 8010f16:	6078      	str	r0, [r7, #4]
 8010f18:	460b      	mov	r3, r1
 8010f1a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8010f1c:	78fb      	ldrb	r3, [r7, #3]
 8010f1e:	3b01      	subs	r3, #1
 8010f20:	2b04      	cmp	r3, #4
 8010f22:	d819      	bhi.n	8010f58 <USBH_UserProcess+0x48>
 8010f24:	a201      	add	r2, pc, #4	; (adr r2, 8010f2c <USBH_UserProcess+0x1c>)
 8010f26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f2a:	bf00      	nop
 8010f2c:	08010f59 	.word	0x08010f59
 8010f30:	08010f49 	.word	0x08010f49
 8010f34:	08010f59 	.word	0x08010f59
 8010f38:	08010f51 	.word	0x08010f51
 8010f3c:	08010f41 	.word	0x08010f41
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8010f40:	4b09      	ldr	r3, [pc, #36]	; (8010f68 <USBH_UserProcess+0x58>)
 8010f42:	2203      	movs	r2, #3
 8010f44:	701a      	strb	r2, [r3, #0]
  break;
 8010f46:	e008      	b.n	8010f5a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8010f48:	4b07      	ldr	r3, [pc, #28]	; (8010f68 <USBH_UserProcess+0x58>)
 8010f4a:	2202      	movs	r2, #2
 8010f4c:	701a      	strb	r2, [r3, #0]
  break;
 8010f4e:	e004      	b.n	8010f5a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8010f50:	4b05      	ldr	r3, [pc, #20]	; (8010f68 <USBH_UserProcess+0x58>)
 8010f52:	2201      	movs	r2, #1
 8010f54:	701a      	strb	r2, [r3, #0]
  break;
 8010f56:	e000      	b.n	8010f5a <USBH_UserProcess+0x4a>

  default:
  break;
 8010f58:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8010f5a:	bf00      	nop
 8010f5c:	370c      	adds	r7, #12
 8010f5e:	46bd      	mov	sp, r7
 8010f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f64:	4770      	bx	lr
 8010f66:	bf00      	nop
 8010f68:	200026c4 	.word	0x200026c4

08010f6c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8010f6c:	b580      	push	{r7, lr}
 8010f6e:	b08a      	sub	sp, #40	; 0x28
 8010f70:	af00      	add	r7, sp, #0
 8010f72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010f74:	f107 0314 	add.w	r3, r7, #20
 8010f78:	2200      	movs	r2, #0
 8010f7a:	601a      	str	r2, [r3, #0]
 8010f7c:	605a      	str	r2, [r3, #4]
 8010f7e:	609a      	str	r2, [r3, #8]
 8010f80:	60da      	str	r2, [r3, #12]
 8010f82:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	681b      	ldr	r3, [r3, #0]
 8010f88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8010f8c:	d147      	bne.n	801101e <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010f8e:	2300      	movs	r3, #0
 8010f90:	613b      	str	r3, [r7, #16]
 8010f92:	4b25      	ldr	r3, [pc, #148]	; (8011028 <HAL_HCD_MspInit+0xbc>)
 8010f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010f96:	4a24      	ldr	r2, [pc, #144]	; (8011028 <HAL_HCD_MspInit+0xbc>)
 8010f98:	f043 0301 	orr.w	r3, r3, #1
 8010f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8010f9e:	4b22      	ldr	r3, [pc, #136]	; (8011028 <HAL_HCD_MspInit+0xbc>)
 8010fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010fa2:	f003 0301 	and.w	r3, r3, #1
 8010fa6:	613b      	str	r3, [r7, #16]
 8010fa8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8010faa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010fae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010fb0:	2300      	movs	r3, #0
 8010fb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010fb4:	2300      	movs	r3, #0
 8010fb6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010fb8:	f107 0314 	add.w	r3, r7, #20
 8010fbc:	4619      	mov	r1, r3
 8010fbe:	481b      	ldr	r0, [pc, #108]	; (801102c <HAL_HCD_MspInit+0xc0>)
 8010fc0:	f7f2 fc50 	bl	8003864 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8010fc4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8010fc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010fca:	2302      	movs	r3, #2
 8010fcc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010fce:	2300      	movs	r3, #0
 8010fd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010fd2:	2303      	movs	r3, #3
 8010fd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8010fd6:	230a      	movs	r3, #10
 8010fd8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010fda:	f107 0314 	add.w	r3, r7, #20
 8010fde:	4619      	mov	r1, r3
 8010fe0:	4812      	ldr	r0, [pc, #72]	; (801102c <HAL_HCD_MspInit+0xc0>)
 8010fe2:	f7f2 fc3f 	bl	8003864 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8010fe6:	4b10      	ldr	r3, [pc, #64]	; (8011028 <HAL_HCD_MspInit+0xbc>)
 8010fe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010fea:	4a0f      	ldr	r2, [pc, #60]	; (8011028 <HAL_HCD_MspInit+0xbc>)
 8010fec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010ff0:	6353      	str	r3, [r2, #52]	; 0x34
 8010ff2:	2300      	movs	r3, #0
 8010ff4:	60fb      	str	r3, [r7, #12]
 8010ff6:	4b0c      	ldr	r3, [pc, #48]	; (8011028 <HAL_HCD_MspInit+0xbc>)
 8010ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010ffa:	4a0b      	ldr	r2, [pc, #44]	; (8011028 <HAL_HCD_MspInit+0xbc>)
 8010ffc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8011000:	6453      	str	r3, [r2, #68]	; 0x44
 8011002:	4b09      	ldr	r3, [pc, #36]	; (8011028 <HAL_HCD_MspInit+0xbc>)
 8011004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011006:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801100a:	60fb      	str	r3, [r7, #12]
 801100c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 801100e:	2200      	movs	r2, #0
 8011010:	2100      	movs	r1, #0
 8011012:	2043      	movs	r0, #67	; 0x43
 8011014:	f7f1 ff8f 	bl	8002f36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8011018:	2043      	movs	r0, #67	; 0x43
 801101a:	f7f1 ffa8 	bl	8002f6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801101e:	bf00      	nop
 8011020:	3728      	adds	r7, #40	; 0x28
 8011022:	46bd      	mov	sp, r7
 8011024:	bd80      	pop	{r7, pc}
 8011026:	bf00      	nop
 8011028:	40023800 	.word	0x40023800
 801102c:	40020000 	.word	0x40020000

08011030 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8011030:	b580      	push	{r7, lr}
 8011032:	b082      	sub	sp, #8
 8011034:	af00      	add	r7, sp, #0
 8011036:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 801103e:	4618      	mov	r0, r3
 8011040:	f7fb fcfb 	bl	800ca3a <USBH_LL_IncTimer>
}
 8011044:	bf00      	nop
 8011046:	3708      	adds	r7, #8
 8011048:	46bd      	mov	sp, r7
 801104a:	bd80      	pop	{r7, pc}

0801104c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 801104c:	b580      	push	{r7, lr}
 801104e:	b082      	sub	sp, #8
 8011050:	af00      	add	r7, sp, #0
 8011052:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 801105a:	4618      	mov	r0, r3
 801105c:	f7fb fd33 	bl	800cac6 <USBH_LL_Connect>
}
 8011060:	bf00      	nop
 8011062:	3708      	adds	r7, #8
 8011064:	46bd      	mov	sp, r7
 8011066:	bd80      	pop	{r7, pc}

08011068 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8011068:	b580      	push	{r7, lr}
 801106a:	b082      	sub	sp, #8
 801106c:	af00      	add	r7, sp, #0
 801106e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8011070:	687b      	ldr	r3, [r7, #4]
 8011072:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8011076:	4618      	mov	r0, r3
 8011078:	f7fb fd3c 	bl	800caf4 <USBH_LL_Disconnect>
}
 801107c:	bf00      	nop
 801107e:	3708      	adds	r7, #8
 8011080:	46bd      	mov	sp, r7
 8011082:	bd80      	pop	{r7, pc}

08011084 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8011084:	b480      	push	{r7}
 8011086:	b083      	sub	sp, #12
 8011088:	af00      	add	r7, sp, #0
 801108a:	6078      	str	r0, [r7, #4]
 801108c:	460b      	mov	r3, r1
 801108e:	70fb      	strb	r3, [r7, #3]
 8011090:	4613      	mov	r3, r2
 8011092:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8011094:	bf00      	nop
 8011096:	370c      	adds	r7, #12
 8011098:	46bd      	mov	sp, r7
 801109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801109e:	4770      	bx	lr

080110a0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80110a0:	b580      	push	{r7, lr}
 80110a2:	b082      	sub	sp, #8
 80110a4:	af00      	add	r7, sp, #0
 80110a6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80110a8:	687b      	ldr	r3, [r7, #4]
 80110aa:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80110ae:	4618      	mov	r0, r3
 80110b0:	f7fb fced 	bl	800ca8e <USBH_LL_PortEnabled>
}
 80110b4:	bf00      	nop
 80110b6:	3708      	adds	r7, #8
 80110b8:	46bd      	mov	sp, r7
 80110ba:	bd80      	pop	{r7, pc}

080110bc <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80110bc:	b580      	push	{r7, lr}
 80110be:	b082      	sub	sp, #8
 80110c0:	af00      	add	r7, sp, #0
 80110c2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80110ca:	4618      	mov	r0, r3
 80110cc:	f7fb fced 	bl	800caaa <USBH_LL_PortDisabled>
}
 80110d0:	bf00      	nop
 80110d2:	3708      	adds	r7, #8
 80110d4:	46bd      	mov	sp, r7
 80110d6:	bd80      	pop	{r7, pc}

080110d8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80110d8:	b580      	push	{r7, lr}
 80110da:	b082      	sub	sp, #8
 80110dc:	af00      	add	r7, sp, #0
 80110de:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80110e6:	2b01      	cmp	r3, #1
 80110e8:	d12a      	bne.n	8011140 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80110ea:	4a18      	ldr	r2, [pc, #96]	; (801114c <USBH_LL_Init+0x74>)
 80110ec:	687b      	ldr	r3, [r7, #4]
 80110ee:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	4a15      	ldr	r2, [pc, #84]	; (801114c <USBH_LL_Init+0x74>)
 80110f6:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80110fa:	4b14      	ldr	r3, [pc, #80]	; (801114c <USBH_LL_Init+0x74>)
 80110fc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8011100:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8011102:	4b12      	ldr	r3, [pc, #72]	; (801114c <USBH_LL_Init+0x74>)
 8011104:	2208      	movs	r2, #8
 8011106:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8011108:	4b10      	ldr	r3, [pc, #64]	; (801114c <USBH_LL_Init+0x74>)
 801110a:	2201      	movs	r2, #1
 801110c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801110e:	4b0f      	ldr	r3, [pc, #60]	; (801114c <USBH_LL_Init+0x74>)
 8011110:	2200      	movs	r2, #0
 8011112:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8011114:	4b0d      	ldr	r3, [pc, #52]	; (801114c <USBH_LL_Init+0x74>)
 8011116:	2202      	movs	r2, #2
 8011118:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801111a:	4b0c      	ldr	r3, [pc, #48]	; (801114c <USBH_LL_Init+0x74>)
 801111c:	2200      	movs	r2, #0
 801111e:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8011120:	480a      	ldr	r0, [pc, #40]	; (801114c <USBH_LL_Init+0x74>)
 8011122:	f7f2 fe39 	bl	8003d98 <HAL_HCD_Init>
 8011126:	4603      	mov	r3, r0
 8011128:	2b00      	cmp	r3, #0
 801112a:	d001      	beq.n	8011130 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 801112c:	f7f0 fed8 	bl	8001ee0 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8011130:	4806      	ldr	r0, [pc, #24]	; (801114c <USBH_LL_Init+0x74>)
 8011132:	f7f3 fa1c 	bl	800456e <HAL_HCD_GetCurrentFrame>
 8011136:	4603      	mov	r3, r0
 8011138:	4619      	mov	r1, r3
 801113a:	6878      	ldr	r0, [r7, #4]
 801113c:	f7fb fc6e 	bl	800ca1c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8011140:	2300      	movs	r3, #0
}
 8011142:	4618      	mov	r0, r3
 8011144:	3708      	adds	r7, #8
 8011146:	46bd      	mov	sp, r7
 8011148:	bd80      	pop	{r7, pc}
 801114a:	bf00      	nop
 801114c:	200026c8 	.word	0x200026c8

08011150 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8011150:	b580      	push	{r7, lr}
 8011152:	b084      	sub	sp, #16
 8011154:	af00      	add	r7, sp, #0
 8011156:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011158:	2300      	movs	r3, #0
 801115a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801115c:	2300      	movs	r3, #0
 801115e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8011160:	687b      	ldr	r3, [r7, #4]
 8011162:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8011166:	4618      	mov	r0, r3
 8011168:	f7f3 f98b 	bl	8004482 <HAL_HCD_Start>
 801116c:	4603      	mov	r3, r0
 801116e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8011170:	7bfb      	ldrb	r3, [r7, #15]
 8011172:	4618      	mov	r0, r3
 8011174:	f000 f98c 	bl	8011490 <USBH_Get_USB_Status>
 8011178:	4603      	mov	r3, r0
 801117a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801117c:	7bbb      	ldrb	r3, [r7, #14]
}
 801117e:	4618      	mov	r0, r3
 8011180:	3710      	adds	r7, #16
 8011182:	46bd      	mov	sp, r7
 8011184:	bd80      	pop	{r7, pc}

08011186 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8011186:	b580      	push	{r7, lr}
 8011188:	b084      	sub	sp, #16
 801118a:	af00      	add	r7, sp, #0
 801118c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801118e:	2300      	movs	r3, #0
 8011190:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8011192:	2300      	movs	r3, #0
 8011194:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801119c:	4618      	mov	r0, r3
 801119e:	f7f3 f993 	bl	80044c8 <HAL_HCD_Stop>
 80111a2:	4603      	mov	r3, r0
 80111a4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80111a6:	7bfb      	ldrb	r3, [r7, #15]
 80111a8:	4618      	mov	r0, r3
 80111aa:	f000 f971 	bl	8011490 <USBH_Get_USB_Status>
 80111ae:	4603      	mov	r3, r0
 80111b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80111b2:	7bbb      	ldrb	r3, [r7, #14]
}
 80111b4:	4618      	mov	r0, r3
 80111b6:	3710      	adds	r7, #16
 80111b8:	46bd      	mov	sp, r7
 80111ba:	bd80      	pop	{r7, pc}

080111bc <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80111bc:	b580      	push	{r7, lr}
 80111be:	b084      	sub	sp, #16
 80111c0:	af00      	add	r7, sp, #0
 80111c2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80111c4:	2301      	movs	r3, #1
 80111c6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80111ce:	4618      	mov	r0, r3
 80111d0:	f7f3 f9db 	bl	800458a <HAL_HCD_GetCurrentSpeed>
 80111d4:	4603      	mov	r3, r0
 80111d6:	2b02      	cmp	r3, #2
 80111d8:	d00c      	beq.n	80111f4 <USBH_LL_GetSpeed+0x38>
 80111da:	2b02      	cmp	r3, #2
 80111dc:	d80d      	bhi.n	80111fa <USBH_LL_GetSpeed+0x3e>
 80111de:	2b00      	cmp	r3, #0
 80111e0:	d002      	beq.n	80111e8 <USBH_LL_GetSpeed+0x2c>
 80111e2:	2b01      	cmp	r3, #1
 80111e4:	d003      	beq.n	80111ee <USBH_LL_GetSpeed+0x32>
 80111e6:	e008      	b.n	80111fa <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80111e8:	2300      	movs	r3, #0
 80111ea:	73fb      	strb	r3, [r7, #15]
    break;
 80111ec:	e008      	b.n	8011200 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80111ee:	2301      	movs	r3, #1
 80111f0:	73fb      	strb	r3, [r7, #15]
    break;
 80111f2:	e005      	b.n	8011200 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80111f4:	2302      	movs	r3, #2
 80111f6:	73fb      	strb	r3, [r7, #15]
    break;
 80111f8:	e002      	b.n	8011200 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80111fa:	2301      	movs	r3, #1
 80111fc:	73fb      	strb	r3, [r7, #15]
    break;
 80111fe:	bf00      	nop
  }
  return  speed;
 8011200:	7bfb      	ldrb	r3, [r7, #15]
}
 8011202:	4618      	mov	r0, r3
 8011204:	3710      	adds	r7, #16
 8011206:	46bd      	mov	sp, r7
 8011208:	bd80      	pop	{r7, pc}

0801120a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 801120a:	b580      	push	{r7, lr}
 801120c:	b084      	sub	sp, #16
 801120e:	af00      	add	r7, sp, #0
 8011210:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011212:	2300      	movs	r3, #0
 8011214:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8011216:	2300      	movs	r3, #0
 8011218:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 801121a:	687b      	ldr	r3, [r7, #4]
 801121c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8011220:	4618      	mov	r0, r3
 8011222:	f7f3 f96e 	bl	8004502 <HAL_HCD_ResetPort>
 8011226:	4603      	mov	r3, r0
 8011228:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801122a:	7bfb      	ldrb	r3, [r7, #15]
 801122c:	4618      	mov	r0, r3
 801122e:	f000 f92f 	bl	8011490 <USBH_Get_USB_Status>
 8011232:	4603      	mov	r3, r0
 8011234:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011236:	7bbb      	ldrb	r3, [r7, #14]
}
 8011238:	4618      	mov	r0, r3
 801123a:	3710      	adds	r7, #16
 801123c:	46bd      	mov	sp, r7
 801123e:	bd80      	pop	{r7, pc}

08011240 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8011240:	b580      	push	{r7, lr}
 8011242:	b082      	sub	sp, #8
 8011244:	af00      	add	r7, sp, #0
 8011246:	6078      	str	r0, [r7, #4]
 8011248:	460b      	mov	r3, r1
 801124a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8011252:	78fa      	ldrb	r2, [r7, #3]
 8011254:	4611      	mov	r1, r2
 8011256:	4618      	mov	r0, r3
 8011258:	f7f3 f975 	bl	8004546 <HAL_HCD_HC_GetXferCount>
 801125c:	4603      	mov	r3, r0
}
 801125e:	4618      	mov	r0, r3
 8011260:	3708      	adds	r7, #8
 8011262:	46bd      	mov	sp, r7
 8011264:	bd80      	pop	{r7, pc}

08011266 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8011266:	b590      	push	{r4, r7, lr}
 8011268:	b089      	sub	sp, #36	; 0x24
 801126a:	af04      	add	r7, sp, #16
 801126c:	6078      	str	r0, [r7, #4]
 801126e:	4608      	mov	r0, r1
 8011270:	4611      	mov	r1, r2
 8011272:	461a      	mov	r2, r3
 8011274:	4603      	mov	r3, r0
 8011276:	70fb      	strb	r3, [r7, #3]
 8011278:	460b      	mov	r3, r1
 801127a:	70bb      	strb	r3, [r7, #2]
 801127c:	4613      	mov	r3, r2
 801127e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011280:	2300      	movs	r3, #0
 8011282:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8011284:	2300      	movs	r3, #0
 8011286:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 801128e:	787c      	ldrb	r4, [r7, #1]
 8011290:	78ba      	ldrb	r2, [r7, #2]
 8011292:	78f9      	ldrb	r1, [r7, #3]
 8011294:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8011296:	9302      	str	r3, [sp, #8]
 8011298:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801129c:	9301      	str	r3, [sp, #4]
 801129e:	f897 3020 	ldrb.w	r3, [r7, #32]
 80112a2:	9300      	str	r3, [sp, #0]
 80112a4:	4623      	mov	r3, r4
 80112a6:	f7f2 fdd9 	bl	8003e5c <HAL_HCD_HC_Init>
 80112aa:	4603      	mov	r3, r0
 80112ac:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80112ae:	7bfb      	ldrb	r3, [r7, #15]
 80112b0:	4618      	mov	r0, r3
 80112b2:	f000 f8ed 	bl	8011490 <USBH_Get_USB_Status>
 80112b6:	4603      	mov	r3, r0
 80112b8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80112ba:	7bbb      	ldrb	r3, [r7, #14]
}
 80112bc:	4618      	mov	r0, r3
 80112be:	3714      	adds	r7, #20
 80112c0:	46bd      	mov	sp, r7
 80112c2:	bd90      	pop	{r4, r7, pc}

080112c4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80112c4:	b580      	push	{r7, lr}
 80112c6:	b084      	sub	sp, #16
 80112c8:	af00      	add	r7, sp, #0
 80112ca:	6078      	str	r0, [r7, #4]
 80112cc:	460b      	mov	r3, r1
 80112ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80112d0:	2300      	movs	r3, #0
 80112d2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80112d4:	2300      	movs	r3, #0
 80112d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80112de:	78fa      	ldrb	r2, [r7, #3]
 80112e0:	4611      	mov	r1, r2
 80112e2:	4618      	mov	r0, r3
 80112e4:	f7f2 fe49 	bl	8003f7a <HAL_HCD_HC_Halt>
 80112e8:	4603      	mov	r3, r0
 80112ea:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80112ec:	7bfb      	ldrb	r3, [r7, #15]
 80112ee:	4618      	mov	r0, r3
 80112f0:	f000 f8ce 	bl	8011490 <USBH_Get_USB_Status>
 80112f4:	4603      	mov	r3, r0
 80112f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80112f8:	7bbb      	ldrb	r3, [r7, #14]
}
 80112fa:	4618      	mov	r0, r3
 80112fc:	3710      	adds	r7, #16
 80112fe:	46bd      	mov	sp, r7
 8011300:	bd80      	pop	{r7, pc}

08011302 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8011302:	b590      	push	{r4, r7, lr}
 8011304:	b089      	sub	sp, #36	; 0x24
 8011306:	af04      	add	r7, sp, #16
 8011308:	6078      	str	r0, [r7, #4]
 801130a:	4608      	mov	r0, r1
 801130c:	4611      	mov	r1, r2
 801130e:	461a      	mov	r2, r3
 8011310:	4603      	mov	r3, r0
 8011312:	70fb      	strb	r3, [r7, #3]
 8011314:	460b      	mov	r3, r1
 8011316:	70bb      	strb	r3, [r7, #2]
 8011318:	4613      	mov	r3, r2
 801131a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801131c:	2300      	movs	r3, #0
 801131e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8011320:	2300      	movs	r3, #0
 8011322:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 801132a:	787c      	ldrb	r4, [r7, #1]
 801132c:	78ba      	ldrb	r2, [r7, #2]
 801132e:	78f9      	ldrb	r1, [r7, #3]
 8011330:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8011334:	9303      	str	r3, [sp, #12]
 8011336:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8011338:	9302      	str	r3, [sp, #8]
 801133a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801133c:	9301      	str	r3, [sp, #4]
 801133e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8011342:	9300      	str	r3, [sp, #0]
 8011344:	4623      	mov	r3, r4
 8011346:	f7f2 fe3b 	bl	8003fc0 <HAL_HCD_HC_SubmitRequest>
 801134a:	4603      	mov	r3, r0
 801134c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 801134e:	7bfb      	ldrb	r3, [r7, #15]
 8011350:	4618      	mov	r0, r3
 8011352:	f000 f89d 	bl	8011490 <USBH_Get_USB_Status>
 8011356:	4603      	mov	r3, r0
 8011358:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801135a:	7bbb      	ldrb	r3, [r7, #14]
}
 801135c:	4618      	mov	r0, r3
 801135e:	3714      	adds	r7, #20
 8011360:	46bd      	mov	sp, r7
 8011362:	bd90      	pop	{r4, r7, pc}

08011364 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8011364:	b580      	push	{r7, lr}
 8011366:	b082      	sub	sp, #8
 8011368:	af00      	add	r7, sp, #0
 801136a:	6078      	str	r0, [r7, #4]
 801136c:	460b      	mov	r3, r1
 801136e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8011376:	78fa      	ldrb	r2, [r7, #3]
 8011378:	4611      	mov	r1, r2
 801137a:	4618      	mov	r0, r3
 801137c:	f7f3 f8cf 	bl	800451e <HAL_HCD_HC_GetURBState>
 8011380:	4603      	mov	r3, r0
}
 8011382:	4618      	mov	r0, r3
 8011384:	3708      	adds	r7, #8
 8011386:	46bd      	mov	sp, r7
 8011388:	bd80      	pop	{r7, pc}

0801138a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 801138a:	b580      	push	{r7, lr}
 801138c:	b082      	sub	sp, #8
 801138e:	af00      	add	r7, sp, #0
 8011390:	6078      	str	r0, [r7, #4]
 8011392:	460b      	mov	r3, r1
 8011394:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8011396:	687b      	ldr	r3, [r7, #4]
 8011398:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 801139c:	2b01      	cmp	r3, #1
 801139e:	d103      	bne.n	80113a8 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80113a0:	78fb      	ldrb	r3, [r7, #3]
 80113a2:	4618      	mov	r0, r3
 80113a4:	f000 f8a0 	bl	80114e8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80113a8:	20c8      	movs	r0, #200	; 0xc8
 80113aa:	f7f1 fcc5 	bl	8002d38 <HAL_Delay>
  return USBH_OK;
 80113ae:	2300      	movs	r3, #0
}
 80113b0:	4618      	mov	r0, r3
 80113b2:	3708      	adds	r7, #8
 80113b4:	46bd      	mov	sp, r7
 80113b6:	bd80      	pop	{r7, pc}

080113b8 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80113b8:	b480      	push	{r7}
 80113ba:	b085      	sub	sp, #20
 80113bc:	af00      	add	r7, sp, #0
 80113be:	6078      	str	r0, [r7, #4]
 80113c0:	460b      	mov	r3, r1
 80113c2:	70fb      	strb	r3, [r7, #3]
 80113c4:	4613      	mov	r3, r2
 80113c6:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80113ce:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80113d0:	78fb      	ldrb	r3, [r7, #3]
 80113d2:	68fa      	ldr	r2, [r7, #12]
 80113d4:	212c      	movs	r1, #44	; 0x2c
 80113d6:	fb01 f303 	mul.w	r3, r1, r3
 80113da:	4413      	add	r3, r2
 80113dc:	333b      	adds	r3, #59	; 0x3b
 80113de:	781b      	ldrb	r3, [r3, #0]
 80113e0:	2b00      	cmp	r3, #0
 80113e2:	d009      	beq.n	80113f8 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80113e4:	78fb      	ldrb	r3, [r7, #3]
 80113e6:	68fa      	ldr	r2, [r7, #12]
 80113e8:	212c      	movs	r1, #44	; 0x2c
 80113ea:	fb01 f303 	mul.w	r3, r1, r3
 80113ee:	4413      	add	r3, r2
 80113f0:	3354      	adds	r3, #84	; 0x54
 80113f2:	78ba      	ldrb	r2, [r7, #2]
 80113f4:	701a      	strb	r2, [r3, #0]
 80113f6:	e008      	b.n	801140a <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80113f8:	78fb      	ldrb	r3, [r7, #3]
 80113fa:	68fa      	ldr	r2, [r7, #12]
 80113fc:	212c      	movs	r1, #44	; 0x2c
 80113fe:	fb01 f303 	mul.w	r3, r1, r3
 8011402:	4413      	add	r3, r2
 8011404:	3355      	adds	r3, #85	; 0x55
 8011406:	78ba      	ldrb	r2, [r7, #2]
 8011408:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 801140a:	2300      	movs	r3, #0
}
 801140c:	4618      	mov	r0, r3
 801140e:	3714      	adds	r7, #20
 8011410:	46bd      	mov	sp, r7
 8011412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011416:	4770      	bx	lr

08011418 <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8011418:	b480      	push	{r7}
 801141a:	b085      	sub	sp, #20
 801141c:	af00      	add	r7, sp, #0
 801141e:	6078      	str	r0, [r7, #4]
 8011420:	460b      	mov	r3, r1
 8011422:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 8011424:	2300      	movs	r3, #0
 8011426:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801142e:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 8011430:	78fb      	ldrb	r3, [r7, #3]
 8011432:	68ba      	ldr	r2, [r7, #8]
 8011434:	212c      	movs	r1, #44	; 0x2c
 8011436:	fb01 f303 	mul.w	r3, r1, r3
 801143a:	4413      	add	r3, r2
 801143c:	333b      	adds	r3, #59	; 0x3b
 801143e:	781b      	ldrb	r3, [r3, #0]
 8011440:	2b00      	cmp	r3, #0
 8011442:	d009      	beq.n	8011458 <USBH_LL_GetToggle+0x40>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 8011444:	78fb      	ldrb	r3, [r7, #3]
 8011446:	68ba      	ldr	r2, [r7, #8]
 8011448:	212c      	movs	r1, #44	; 0x2c
 801144a:	fb01 f303 	mul.w	r3, r1, r3
 801144e:	4413      	add	r3, r2
 8011450:	3354      	adds	r3, #84	; 0x54
 8011452:	781b      	ldrb	r3, [r3, #0]
 8011454:	73fb      	strb	r3, [r7, #15]
 8011456:	e008      	b.n	801146a <USBH_LL_GetToggle+0x52>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 8011458:	78fb      	ldrb	r3, [r7, #3]
 801145a:	68ba      	ldr	r2, [r7, #8]
 801145c:	212c      	movs	r1, #44	; 0x2c
 801145e:	fb01 f303 	mul.w	r3, r1, r3
 8011462:	4413      	add	r3, r2
 8011464:	3355      	adds	r3, #85	; 0x55
 8011466:	781b      	ldrb	r3, [r3, #0]
 8011468:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 801146a:	7bfb      	ldrb	r3, [r7, #15]
}
 801146c:	4618      	mov	r0, r3
 801146e:	3714      	adds	r7, #20
 8011470:	46bd      	mov	sp, r7
 8011472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011476:	4770      	bx	lr

08011478 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8011478:	b580      	push	{r7, lr}
 801147a:	b082      	sub	sp, #8
 801147c:	af00      	add	r7, sp, #0
 801147e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8011480:	6878      	ldr	r0, [r7, #4]
 8011482:	f7f1 fc59 	bl	8002d38 <HAL_Delay>
}
 8011486:	bf00      	nop
 8011488:	3708      	adds	r7, #8
 801148a:	46bd      	mov	sp, r7
 801148c:	bd80      	pop	{r7, pc}
	...

08011490 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011490:	b480      	push	{r7}
 8011492:	b085      	sub	sp, #20
 8011494:	af00      	add	r7, sp, #0
 8011496:	4603      	mov	r3, r0
 8011498:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801149a:	2300      	movs	r3, #0
 801149c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801149e:	79fb      	ldrb	r3, [r7, #7]
 80114a0:	2b03      	cmp	r3, #3
 80114a2:	d817      	bhi.n	80114d4 <USBH_Get_USB_Status+0x44>
 80114a4:	a201      	add	r2, pc, #4	; (adr r2, 80114ac <USBH_Get_USB_Status+0x1c>)
 80114a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80114aa:	bf00      	nop
 80114ac:	080114bd 	.word	0x080114bd
 80114b0:	080114c3 	.word	0x080114c3
 80114b4:	080114c9 	.word	0x080114c9
 80114b8:	080114cf 	.word	0x080114cf
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80114bc:	2300      	movs	r3, #0
 80114be:	73fb      	strb	r3, [r7, #15]
    break;
 80114c0:	e00b      	b.n	80114da <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80114c2:	2302      	movs	r3, #2
 80114c4:	73fb      	strb	r3, [r7, #15]
    break;
 80114c6:	e008      	b.n	80114da <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80114c8:	2301      	movs	r3, #1
 80114ca:	73fb      	strb	r3, [r7, #15]
    break;
 80114cc:	e005      	b.n	80114da <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80114ce:	2302      	movs	r3, #2
 80114d0:	73fb      	strb	r3, [r7, #15]
    break;
 80114d2:	e002      	b.n	80114da <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80114d4:	2302      	movs	r3, #2
 80114d6:	73fb      	strb	r3, [r7, #15]
    break;
 80114d8:	bf00      	nop
  }
  return usb_status;
 80114da:	7bfb      	ldrb	r3, [r7, #15]
}
 80114dc:	4618      	mov	r0, r3
 80114de:	3714      	adds	r7, #20
 80114e0:	46bd      	mov	sp, r7
 80114e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114e6:	4770      	bx	lr

080114e8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80114e8:	b580      	push	{r7, lr}
 80114ea:	b084      	sub	sp, #16
 80114ec:	af00      	add	r7, sp, #0
 80114ee:	4603      	mov	r3, r0
 80114f0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80114f2:	79fb      	ldrb	r3, [r7, #7]
 80114f4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80114f6:	79fb      	ldrb	r3, [r7, #7]
 80114f8:	2b00      	cmp	r3, #0
 80114fa:	d102      	bne.n	8011502 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 80114fc:	2301      	movs	r3, #1
 80114fe:	73fb      	strb	r3, [r7, #15]
 8011500:	e001      	b.n	8011506 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8011502:	2300      	movs	r3, #0
 8011504:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8011506:	7bfb      	ldrb	r3, [r7, #15]
 8011508:	461a      	mov	r2, r3
 801150a:	2101      	movs	r1, #1
 801150c:	4803      	ldr	r0, [pc, #12]	; (801151c <MX_DriverVbusFS+0x34>)
 801150e:	f7f2 fc11 	bl	8003d34 <HAL_GPIO_WritePin>
}
 8011512:	bf00      	nop
 8011514:	3710      	adds	r7, #16
 8011516:	46bd      	mov	sp, r7
 8011518:	bd80      	pop	{r7, pc}
 801151a:	bf00      	nop
 801151c:	40020800 	.word	0x40020800

08011520 <malloc>:
 8011520:	4b02      	ldr	r3, [pc, #8]	; (801152c <malloc+0xc>)
 8011522:	4601      	mov	r1, r0
 8011524:	6818      	ldr	r0, [r3, #0]
 8011526:	f000 b82b 	b.w	8011580 <_malloc_r>
 801152a:	bf00      	nop
 801152c:	200000f8 	.word	0x200000f8

08011530 <free>:
 8011530:	4b02      	ldr	r3, [pc, #8]	; (801153c <free+0xc>)
 8011532:	4601      	mov	r1, r0
 8011534:	6818      	ldr	r0, [r3, #0]
 8011536:	f000 b92b 	b.w	8011790 <_free_r>
 801153a:	bf00      	nop
 801153c:	200000f8 	.word	0x200000f8

08011540 <sbrk_aligned>:
 8011540:	b570      	push	{r4, r5, r6, lr}
 8011542:	4e0e      	ldr	r6, [pc, #56]	; (801157c <sbrk_aligned+0x3c>)
 8011544:	460c      	mov	r4, r1
 8011546:	6831      	ldr	r1, [r6, #0]
 8011548:	4605      	mov	r5, r0
 801154a:	b911      	cbnz	r1, 8011552 <sbrk_aligned+0x12>
 801154c:	f000 f8d6 	bl	80116fc <_sbrk_r>
 8011550:	6030      	str	r0, [r6, #0]
 8011552:	4621      	mov	r1, r4
 8011554:	4628      	mov	r0, r5
 8011556:	f000 f8d1 	bl	80116fc <_sbrk_r>
 801155a:	1c43      	adds	r3, r0, #1
 801155c:	d00a      	beq.n	8011574 <sbrk_aligned+0x34>
 801155e:	1cc4      	adds	r4, r0, #3
 8011560:	f024 0403 	bic.w	r4, r4, #3
 8011564:	42a0      	cmp	r0, r4
 8011566:	d007      	beq.n	8011578 <sbrk_aligned+0x38>
 8011568:	1a21      	subs	r1, r4, r0
 801156a:	4628      	mov	r0, r5
 801156c:	f000 f8c6 	bl	80116fc <_sbrk_r>
 8011570:	3001      	adds	r0, #1
 8011572:	d101      	bne.n	8011578 <sbrk_aligned+0x38>
 8011574:	f04f 34ff 	mov.w	r4, #4294967295
 8011578:	4620      	mov	r0, r4
 801157a:	bd70      	pop	{r4, r5, r6, pc}
 801157c:	200029d0 	.word	0x200029d0

08011580 <_malloc_r>:
 8011580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011584:	1ccd      	adds	r5, r1, #3
 8011586:	f025 0503 	bic.w	r5, r5, #3
 801158a:	3508      	adds	r5, #8
 801158c:	2d0c      	cmp	r5, #12
 801158e:	bf38      	it	cc
 8011590:	250c      	movcc	r5, #12
 8011592:	2d00      	cmp	r5, #0
 8011594:	4607      	mov	r7, r0
 8011596:	db01      	blt.n	801159c <_malloc_r+0x1c>
 8011598:	42a9      	cmp	r1, r5
 801159a:	d905      	bls.n	80115a8 <_malloc_r+0x28>
 801159c:	230c      	movs	r3, #12
 801159e:	603b      	str	r3, [r7, #0]
 80115a0:	2600      	movs	r6, #0
 80115a2:	4630      	mov	r0, r6
 80115a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80115a8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 801167c <_malloc_r+0xfc>
 80115ac:	f000 f868 	bl	8011680 <__malloc_lock>
 80115b0:	f8d8 3000 	ldr.w	r3, [r8]
 80115b4:	461c      	mov	r4, r3
 80115b6:	bb5c      	cbnz	r4, 8011610 <_malloc_r+0x90>
 80115b8:	4629      	mov	r1, r5
 80115ba:	4638      	mov	r0, r7
 80115bc:	f7ff ffc0 	bl	8011540 <sbrk_aligned>
 80115c0:	1c43      	adds	r3, r0, #1
 80115c2:	4604      	mov	r4, r0
 80115c4:	d155      	bne.n	8011672 <_malloc_r+0xf2>
 80115c6:	f8d8 4000 	ldr.w	r4, [r8]
 80115ca:	4626      	mov	r6, r4
 80115cc:	2e00      	cmp	r6, #0
 80115ce:	d145      	bne.n	801165c <_malloc_r+0xdc>
 80115d0:	2c00      	cmp	r4, #0
 80115d2:	d048      	beq.n	8011666 <_malloc_r+0xe6>
 80115d4:	6823      	ldr	r3, [r4, #0]
 80115d6:	4631      	mov	r1, r6
 80115d8:	4638      	mov	r0, r7
 80115da:	eb04 0903 	add.w	r9, r4, r3
 80115de:	f000 f88d 	bl	80116fc <_sbrk_r>
 80115e2:	4581      	cmp	r9, r0
 80115e4:	d13f      	bne.n	8011666 <_malloc_r+0xe6>
 80115e6:	6821      	ldr	r1, [r4, #0]
 80115e8:	1a6d      	subs	r5, r5, r1
 80115ea:	4629      	mov	r1, r5
 80115ec:	4638      	mov	r0, r7
 80115ee:	f7ff ffa7 	bl	8011540 <sbrk_aligned>
 80115f2:	3001      	adds	r0, #1
 80115f4:	d037      	beq.n	8011666 <_malloc_r+0xe6>
 80115f6:	6823      	ldr	r3, [r4, #0]
 80115f8:	442b      	add	r3, r5
 80115fa:	6023      	str	r3, [r4, #0]
 80115fc:	f8d8 3000 	ldr.w	r3, [r8]
 8011600:	2b00      	cmp	r3, #0
 8011602:	d038      	beq.n	8011676 <_malloc_r+0xf6>
 8011604:	685a      	ldr	r2, [r3, #4]
 8011606:	42a2      	cmp	r2, r4
 8011608:	d12b      	bne.n	8011662 <_malloc_r+0xe2>
 801160a:	2200      	movs	r2, #0
 801160c:	605a      	str	r2, [r3, #4]
 801160e:	e00f      	b.n	8011630 <_malloc_r+0xb0>
 8011610:	6822      	ldr	r2, [r4, #0]
 8011612:	1b52      	subs	r2, r2, r5
 8011614:	d41f      	bmi.n	8011656 <_malloc_r+0xd6>
 8011616:	2a0b      	cmp	r2, #11
 8011618:	d917      	bls.n	801164a <_malloc_r+0xca>
 801161a:	1961      	adds	r1, r4, r5
 801161c:	42a3      	cmp	r3, r4
 801161e:	6025      	str	r5, [r4, #0]
 8011620:	bf18      	it	ne
 8011622:	6059      	strne	r1, [r3, #4]
 8011624:	6863      	ldr	r3, [r4, #4]
 8011626:	bf08      	it	eq
 8011628:	f8c8 1000 	streq.w	r1, [r8]
 801162c:	5162      	str	r2, [r4, r5]
 801162e:	604b      	str	r3, [r1, #4]
 8011630:	4638      	mov	r0, r7
 8011632:	f104 060b 	add.w	r6, r4, #11
 8011636:	f000 f829 	bl	801168c <__malloc_unlock>
 801163a:	f026 0607 	bic.w	r6, r6, #7
 801163e:	1d23      	adds	r3, r4, #4
 8011640:	1af2      	subs	r2, r6, r3
 8011642:	d0ae      	beq.n	80115a2 <_malloc_r+0x22>
 8011644:	1b9b      	subs	r3, r3, r6
 8011646:	50a3      	str	r3, [r4, r2]
 8011648:	e7ab      	b.n	80115a2 <_malloc_r+0x22>
 801164a:	42a3      	cmp	r3, r4
 801164c:	6862      	ldr	r2, [r4, #4]
 801164e:	d1dd      	bne.n	801160c <_malloc_r+0x8c>
 8011650:	f8c8 2000 	str.w	r2, [r8]
 8011654:	e7ec      	b.n	8011630 <_malloc_r+0xb0>
 8011656:	4623      	mov	r3, r4
 8011658:	6864      	ldr	r4, [r4, #4]
 801165a:	e7ac      	b.n	80115b6 <_malloc_r+0x36>
 801165c:	4634      	mov	r4, r6
 801165e:	6876      	ldr	r6, [r6, #4]
 8011660:	e7b4      	b.n	80115cc <_malloc_r+0x4c>
 8011662:	4613      	mov	r3, r2
 8011664:	e7cc      	b.n	8011600 <_malloc_r+0x80>
 8011666:	230c      	movs	r3, #12
 8011668:	603b      	str	r3, [r7, #0]
 801166a:	4638      	mov	r0, r7
 801166c:	f000 f80e 	bl	801168c <__malloc_unlock>
 8011670:	e797      	b.n	80115a2 <_malloc_r+0x22>
 8011672:	6025      	str	r5, [r4, #0]
 8011674:	e7dc      	b.n	8011630 <_malloc_r+0xb0>
 8011676:	605b      	str	r3, [r3, #4]
 8011678:	deff      	udf	#255	; 0xff
 801167a:	bf00      	nop
 801167c:	200029cc 	.word	0x200029cc

08011680 <__malloc_lock>:
 8011680:	4801      	ldr	r0, [pc, #4]	; (8011688 <__malloc_lock+0x8>)
 8011682:	f000 b875 	b.w	8011770 <__retarget_lock_acquire_recursive>
 8011686:	bf00      	nop
 8011688:	20002b10 	.word	0x20002b10

0801168c <__malloc_unlock>:
 801168c:	4801      	ldr	r0, [pc, #4]	; (8011694 <__malloc_unlock+0x8>)
 801168e:	f000 b870 	b.w	8011772 <__retarget_lock_release_recursive>
 8011692:	bf00      	nop
 8011694:	20002b10 	.word	0x20002b10

08011698 <memset>:
 8011698:	4402      	add	r2, r0
 801169a:	4603      	mov	r3, r0
 801169c:	4293      	cmp	r3, r2
 801169e:	d100      	bne.n	80116a2 <memset+0xa>
 80116a0:	4770      	bx	lr
 80116a2:	f803 1b01 	strb.w	r1, [r3], #1
 80116a6:	e7f9      	b.n	801169c <memset+0x4>

080116a8 <strncpy>:
 80116a8:	b510      	push	{r4, lr}
 80116aa:	3901      	subs	r1, #1
 80116ac:	4603      	mov	r3, r0
 80116ae:	b132      	cbz	r2, 80116be <strncpy+0x16>
 80116b0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80116b4:	f803 4b01 	strb.w	r4, [r3], #1
 80116b8:	3a01      	subs	r2, #1
 80116ba:	2c00      	cmp	r4, #0
 80116bc:	d1f7      	bne.n	80116ae <strncpy+0x6>
 80116be:	441a      	add	r2, r3
 80116c0:	2100      	movs	r1, #0
 80116c2:	4293      	cmp	r3, r2
 80116c4:	d100      	bne.n	80116c8 <strncpy+0x20>
 80116c6:	bd10      	pop	{r4, pc}
 80116c8:	f803 1b01 	strb.w	r1, [r3], #1
 80116cc:	e7f9      	b.n	80116c2 <strncpy+0x1a>

080116ce <strstr>:
 80116ce:	780a      	ldrb	r2, [r1, #0]
 80116d0:	b570      	push	{r4, r5, r6, lr}
 80116d2:	b96a      	cbnz	r2, 80116f0 <strstr+0x22>
 80116d4:	bd70      	pop	{r4, r5, r6, pc}
 80116d6:	429a      	cmp	r2, r3
 80116d8:	d109      	bne.n	80116ee <strstr+0x20>
 80116da:	460c      	mov	r4, r1
 80116dc:	4605      	mov	r5, r0
 80116de:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80116e2:	2b00      	cmp	r3, #0
 80116e4:	d0f6      	beq.n	80116d4 <strstr+0x6>
 80116e6:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80116ea:	429e      	cmp	r6, r3
 80116ec:	d0f7      	beq.n	80116de <strstr+0x10>
 80116ee:	3001      	adds	r0, #1
 80116f0:	7803      	ldrb	r3, [r0, #0]
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	d1ef      	bne.n	80116d6 <strstr+0x8>
 80116f6:	4618      	mov	r0, r3
 80116f8:	e7ec      	b.n	80116d4 <strstr+0x6>
	...

080116fc <_sbrk_r>:
 80116fc:	b538      	push	{r3, r4, r5, lr}
 80116fe:	4d06      	ldr	r5, [pc, #24]	; (8011718 <_sbrk_r+0x1c>)
 8011700:	2300      	movs	r3, #0
 8011702:	4604      	mov	r4, r0
 8011704:	4608      	mov	r0, r1
 8011706:	602b      	str	r3, [r5, #0]
 8011708:	f7f0 ff90 	bl	800262c <_sbrk>
 801170c:	1c43      	adds	r3, r0, #1
 801170e:	d102      	bne.n	8011716 <_sbrk_r+0x1a>
 8011710:	682b      	ldr	r3, [r5, #0]
 8011712:	b103      	cbz	r3, 8011716 <_sbrk_r+0x1a>
 8011714:	6023      	str	r3, [r4, #0]
 8011716:	bd38      	pop	{r3, r4, r5, pc}
 8011718:	20002b0c 	.word	0x20002b0c

0801171c <__errno>:
 801171c:	4b01      	ldr	r3, [pc, #4]	; (8011724 <__errno+0x8>)
 801171e:	6818      	ldr	r0, [r3, #0]
 8011720:	4770      	bx	lr
 8011722:	bf00      	nop
 8011724:	200000f8 	.word	0x200000f8

08011728 <__libc_init_array>:
 8011728:	b570      	push	{r4, r5, r6, lr}
 801172a:	4d0d      	ldr	r5, [pc, #52]	; (8011760 <__libc_init_array+0x38>)
 801172c:	4c0d      	ldr	r4, [pc, #52]	; (8011764 <__libc_init_array+0x3c>)
 801172e:	1b64      	subs	r4, r4, r5
 8011730:	10a4      	asrs	r4, r4, #2
 8011732:	2600      	movs	r6, #0
 8011734:	42a6      	cmp	r6, r4
 8011736:	d109      	bne.n	801174c <__libc_init_array+0x24>
 8011738:	4d0b      	ldr	r5, [pc, #44]	; (8011768 <__libc_init_array+0x40>)
 801173a:	4c0c      	ldr	r4, [pc, #48]	; (801176c <__libc_init_array+0x44>)
 801173c:	f000 f874 	bl	8011828 <_init>
 8011740:	1b64      	subs	r4, r4, r5
 8011742:	10a4      	asrs	r4, r4, #2
 8011744:	2600      	movs	r6, #0
 8011746:	42a6      	cmp	r6, r4
 8011748:	d105      	bne.n	8011756 <__libc_init_array+0x2e>
 801174a:	bd70      	pop	{r4, r5, r6, pc}
 801174c:	f855 3b04 	ldr.w	r3, [r5], #4
 8011750:	4798      	blx	r3
 8011752:	3601      	adds	r6, #1
 8011754:	e7ee      	b.n	8011734 <__libc_init_array+0xc>
 8011756:	f855 3b04 	ldr.w	r3, [r5], #4
 801175a:	4798      	blx	r3
 801175c:	3601      	adds	r6, #1
 801175e:	e7f2      	b.n	8011746 <__libc_init_array+0x1e>
 8011760:	0801332c 	.word	0x0801332c
 8011764:	0801332c 	.word	0x0801332c
 8011768:	0801332c 	.word	0x0801332c
 801176c:	08013330 	.word	0x08013330

08011770 <__retarget_lock_acquire_recursive>:
 8011770:	4770      	bx	lr

08011772 <__retarget_lock_release_recursive>:
 8011772:	4770      	bx	lr

08011774 <memcpy>:
 8011774:	440a      	add	r2, r1
 8011776:	4291      	cmp	r1, r2
 8011778:	f100 33ff 	add.w	r3, r0, #4294967295
 801177c:	d100      	bne.n	8011780 <memcpy+0xc>
 801177e:	4770      	bx	lr
 8011780:	b510      	push	{r4, lr}
 8011782:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011786:	f803 4f01 	strb.w	r4, [r3, #1]!
 801178a:	4291      	cmp	r1, r2
 801178c:	d1f9      	bne.n	8011782 <memcpy+0xe>
 801178e:	bd10      	pop	{r4, pc}

08011790 <_free_r>:
 8011790:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011792:	2900      	cmp	r1, #0
 8011794:	d044      	beq.n	8011820 <_free_r+0x90>
 8011796:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801179a:	9001      	str	r0, [sp, #4]
 801179c:	2b00      	cmp	r3, #0
 801179e:	f1a1 0404 	sub.w	r4, r1, #4
 80117a2:	bfb8      	it	lt
 80117a4:	18e4      	addlt	r4, r4, r3
 80117a6:	f7ff ff6b 	bl	8011680 <__malloc_lock>
 80117aa:	4a1e      	ldr	r2, [pc, #120]	; (8011824 <_free_r+0x94>)
 80117ac:	9801      	ldr	r0, [sp, #4]
 80117ae:	6813      	ldr	r3, [r2, #0]
 80117b0:	b933      	cbnz	r3, 80117c0 <_free_r+0x30>
 80117b2:	6063      	str	r3, [r4, #4]
 80117b4:	6014      	str	r4, [r2, #0]
 80117b6:	b003      	add	sp, #12
 80117b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80117bc:	f7ff bf66 	b.w	801168c <__malloc_unlock>
 80117c0:	42a3      	cmp	r3, r4
 80117c2:	d908      	bls.n	80117d6 <_free_r+0x46>
 80117c4:	6825      	ldr	r5, [r4, #0]
 80117c6:	1961      	adds	r1, r4, r5
 80117c8:	428b      	cmp	r3, r1
 80117ca:	bf01      	itttt	eq
 80117cc:	6819      	ldreq	r1, [r3, #0]
 80117ce:	685b      	ldreq	r3, [r3, #4]
 80117d0:	1949      	addeq	r1, r1, r5
 80117d2:	6021      	streq	r1, [r4, #0]
 80117d4:	e7ed      	b.n	80117b2 <_free_r+0x22>
 80117d6:	461a      	mov	r2, r3
 80117d8:	685b      	ldr	r3, [r3, #4]
 80117da:	b10b      	cbz	r3, 80117e0 <_free_r+0x50>
 80117dc:	42a3      	cmp	r3, r4
 80117de:	d9fa      	bls.n	80117d6 <_free_r+0x46>
 80117e0:	6811      	ldr	r1, [r2, #0]
 80117e2:	1855      	adds	r5, r2, r1
 80117e4:	42a5      	cmp	r5, r4
 80117e6:	d10b      	bne.n	8011800 <_free_r+0x70>
 80117e8:	6824      	ldr	r4, [r4, #0]
 80117ea:	4421      	add	r1, r4
 80117ec:	1854      	adds	r4, r2, r1
 80117ee:	42a3      	cmp	r3, r4
 80117f0:	6011      	str	r1, [r2, #0]
 80117f2:	d1e0      	bne.n	80117b6 <_free_r+0x26>
 80117f4:	681c      	ldr	r4, [r3, #0]
 80117f6:	685b      	ldr	r3, [r3, #4]
 80117f8:	6053      	str	r3, [r2, #4]
 80117fa:	440c      	add	r4, r1
 80117fc:	6014      	str	r4, [r2, #0]
 80117fe:	e7da      	b.n	80117b6 <_free_r+0x26>
 8011800:	d902      	bls.n	8011808 <_free_r+0x78>
 8011802:	230c      	movs	r3, #12
 8011804:	6003      	str	r3, [r0, #0]
 8011806:	e7d6      	b.n	80117b6 <_free_r+0x26>
 8011808:	6825      	ldr	r5, [r4, #0]
 801180a:	1961      	adds	r1, r4, r5
 801180c:	428b      	cmp	r3, r1
 801180e:	bf04      	itt	eq
 8011810:	6819      	ldreq	r1, [r3, #0]
 8011812:	685b      	ldreq	r3, [r3, #4]
 8011814:	6063      	str	r3, [r4, #4]
 8011816:	bf04      	itt	eq
 8011818:	1949      	addeq	r1, r1, r5
 801181a:	6021      	streq	r1, [r4, #0]
 801181c:	6054      	str	r4, [r2, #4]
 801181e:	e7ca      	b.n	80117b6 <_free_r+0x26>
 8011820:	b003      	add	sp, #12
 8011822:	bd30      	pop	{r4, r5, pc}
 8011824:	200029cc 	.word	0x200029cc

08011828 <_init>:
 8011828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801182a:	bf00      	nop
 801182c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801182e:	bc08      	pop	{r3}
 8011830:	469e      	mov	lr, r3
 8011832:	4770      	bx	lr

08011834 <_fini>:
 8011834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011836:	bf00      	nop
 8011838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801183a:	bc08      	pop	{r3}
 801183c:	469e      	mov	lr, r3
 801183e:	4770      	bx	lr
