#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 15 12:47:20 2022
# Process ID: 21008
# Current directory: C:/SSTU Dosyalar/project_experiment_7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2512 C:\SSTU Dosyalar\project_experiment_7\project_experiment_7.xpr
# Log file: C:/SSTU Dosyalar/project_experiment_7/vivado.log
# Journal file: C:/SSTU Dosyalar/project_experiment_7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
set_property top MAC [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: MAC
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1147.422 ; gain = 168.871
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MAC' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:3]
INFO: [Synth 8-6157] synthesizing module 'MULTB' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MULTB' (1#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTB.v:3]
ERROR: [Synth 8-685] variable 'product' should not be used in output port connection [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:21]
ERROR: [Synth 8-6156] failed synthesizing module 'MAC' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1187.438 ; gain = 208.887
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: MAC
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1187.438 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MAC' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:3]
INFO: [Synth 8-6157] synthesizing module 'MULTB' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MULTB' (1#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTB.v:3]
ERROR: [Synth 8-685] variable 'done' should not be used in output port connection [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:21]
ERROR: [Synth 8-6156] failed synthesizing module 'MAC' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1204.223 ; gain = 16.785
---------------------------------------------------------------------------------
RTL Elaboration failed
3 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: MAC
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1204.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MAC' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:3]
INFO: [Synth 8-6157] synthesizing module 'MULTB' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MULTB' (1#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTB.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA_16_bit' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (2#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16_bit' (3#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
WARNING: [Synth 8-567] referenced signal 'sum' should be on the sensitivity list [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:28]
WARNING: [Synth 8-567] referenced signal 'reset' should be on the sensitivity list [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:28]
WARNING: [Synth 8-3848] Net done in module/entity MAC does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MAC' (4#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:3]
WARNING: [Synth 8-3331] design MAC has unconnected port done
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1209.777 ; gain = 5.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1232.668 ; gain = 28.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1232.668 ; gain = 28.445
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
WARNING: [Vivado 12-584] No ports matched 'A[0]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[1]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[2]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[3]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[4]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[5]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[6]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[7]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[0]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[1]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[2]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[3]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[4]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[5]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[6]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[7]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[0]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[1]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[2]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[3]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[4]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[5]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[6]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[7]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[8]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[9]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[10]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[11]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[12]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[13]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[14]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[15]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c1). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
Finished Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1356.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1377.395 ; gain = 173.172
12 Infos, 117 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1377.395 ; gain = 173.172
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MAC_tb.v} w ]
add_files -fileset sim_1 {{C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MAC_tb.v}}
update_compile_order -fileset sim_1
set_property top MAC_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top MULTS_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1449.848 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1449.848 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/SSTU -notrace
couldn't read file "C:/SSTU": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 15 14:13:58 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1453.152 ; gain = 3.305
set_property top MAC_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
boost::filesystem::remove: Dosya baka bir ilem tarafndan kullanldndan bu ilem dosyaya eriemiyor: "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/simulate.log"
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MAC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MAC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MAC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_tb_behav xil_defaultlib.MAC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_tb_behav xil_defaultlib.MAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'result' on this module [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MAC_tb.v:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MAC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MAC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MAC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_tb_behav xil_defaultlib.MAC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_tb_behav xil_defaultlib.MAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'result' on this module [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MAC_tb.v:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MAC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MAC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MAC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_tb_behav xil_defaultlib.MAC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_tb_behav xil_defaultlib.MAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MULTB
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.MAC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MAC_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/SSTU -notrace
couldn't read file "C:/SSTU": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 15 14:19:59 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MAC_tb_behav -key {Behavioral:sim_1:Functional:MAC_tb} -tclbatch {MAC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MAC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 70 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MAC_tb.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MAC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1675.293 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MAC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MAC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MAC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_tb_behav xil_defaultlib.MAC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_tb_behav xil_defaultlib.MAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MULTB
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.MAC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MAC_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MAC_tb_behav -key {Behavioral:sim_1:Functional:MAC_tb} -tclbatch {MAC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MAC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MAC_tb.v" Line 32
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MAC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MAC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MAC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MAC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_tb
ERROR: [VRFC 10-4982] syntax error near '#' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MAC_tb.v:33]
ERROR: [VRFC 10-2865] module 'MAC_tb' ignored due to previous errors [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MAC_tb.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MAC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MAC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MAC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_tb_behav xil_defaultlib.MAC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_tb_behav xil_defaultlib.MAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MULTB
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.MAC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MAC_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MAC_tb_behav -key {Behavioral:sim_1:Functional:MAC_tb} -tclbatch {MAC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MAC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MAC_tb.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MAC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1804.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MAC' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:3]
INFO: [Synth 8-6157] synthesizing module 'MULTB' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MULTB' (1#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTB.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA_16_bit' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (2#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16_bit' (3#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
WARNING: [Synth 8-567] referenced signal 'cout' should be on the sensitivity list [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:27]
WARNING: [Synth 8-567] referenced signal 'sum' should be on the sensitivity list [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:27]
WARNING: [Synth 8-567] referenced signal 'reset' should be on the sensitivity list [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:27]
WARNING: [Synth 8-3848] Net cout in module/entity MAC does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:17]
INFO: [Synth 8-6155] done synthesizing module 'MAC' (4#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1804.059 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1804.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1804.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
WARNING: [Vivado 12-584] No ports matched 'A[0]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[1]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[2]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[3]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[4]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[5]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[6]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[7]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[0]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[1]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[2]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[3]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[4]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[5]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[6]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[7]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c1). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
Finished Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1804.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MAC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MAC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MAC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_tb_behav xil_defaultlib.MAC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_tb_behav xil_defaultlib.MAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MULTB
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.MAC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MAC_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MAC_tb_behav -key {Behavioral:sim_1:Functional:MAC_tb} -tclbatch {MAC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MAC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MAC_tb.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MAC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MAC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MAC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MAC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_tb_behav xil_defaultlib.MAC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_tb_behav xil_defaultlib.MAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MULTB
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.MAC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MAC_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MAC_tb_behav -key {Behavioral:sim_1:Functional:MAC_tb} -tclbatch {MAC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MAC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MAC_tb.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MAC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MAC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MAC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MAC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_tb_behav xil_defaultlib.MAC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_tb_behav xil_defaultlib.MAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MULTB
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.MAC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MAC_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MAC_tb_behav -key {Behavioral:sim_1:Functional:MAC_tb} -tclbatch {MAC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MAC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MAC_tb.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MAC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top MULTS [current_fileset]
update_compile_order -fileset sources_1
set_property top MULTS_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: Dosya baka bir ilem tarafndan kullanldndan bu ilem dosyaya eriemiyor: "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1833.055 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1909.930 ; gain = 19.898
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MULTS' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLA_16_bit' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (1#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16_bit' (2#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
WARNING: [Synth 8-6014] Unused sequential element A_reg_reg was removed.  [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:34]
WARNING: [Synth 8-6014] Unused sequential element X_reg_reg was removed.  [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:35]
INFO: [Synth 8-6155] done synthesizing module 'MULTS' (3#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1915.680 ; gain = 25.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1939.570 ; gain = 49.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1939.570 ; gain = 49.539
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c1). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c3). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c6). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum7[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
INFO: [Common 17-14] Message 'Vivado 12-4777' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
Finished Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1939.570 ; gain = 49.539
close_design
set_property top MULTS_signed [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS_signed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_signed
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'done' on this module [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS_signed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_signed
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS_signed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_signed
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
ERROR: [VRFC 10-2989] 'clk' is not declared [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v:17]
ERROR: [VRFC 10-2865] module 'MULTS_tb' ignored due to previous errors [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS_signed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_signed
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS_signed
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2014.051 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2014.051 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS_signed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_signed
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'result' is not permitted [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS_signed.v:59]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS_signed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_signed
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS_signed
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2014.051 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS_signed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_signed
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS_signed
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.051 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 15 18:01:54 2022...
