INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/SystemVerilog/Lab10/Lab10.srcs/sources_1/new/BaudRateTimer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateTimer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/SystemVerilog/Lab10/Lab10.srcs/sources_1/new/BitCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/SystemVerilog/Lab10/Lab10.srcs/sources_1/new/CharDrawer_serial.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CharDrawer_serial
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/SystemVerilog/Lab10/Lab10.srcs/sources_1/new/Codebreaker.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Codebreaker
WARNING: [VRFC 10-3380] identifier 'key' is used before its declaration [E:/Documents/SystemVerilog/Lab10/Lab10.srcs/sources_1/new/Codebreaker.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/SystemVerilog/Lab7/Lab7.srcs/sources_1/new/ModCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ModCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/SystemVerilog/Lab8/Lab8.srcs/sources_1/new/SevenSegmentControl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentControl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/SystemVerilog/Lab7/Lab7.srcs/sources_1/new/TenMSCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TenMSCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/SystemVerilog/Lab10/Lab10.srcs/sources_1/new/decrypt_rc4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decrypt_rc4
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/SystemVerilog/Lab7/Lab7.srcs/sources_1/new/stopwatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/SystemVerilog/Lab10/Lab10.srcs/sources_1/new/tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Documents/SystemVerilog/Lab10/Lab10.srcs/sources_1/new/codebreaker_serial_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codebreaker_serial_top
