
*** Running vivado
    with args -log updown_ctr_behavior.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source updown_ctr_behavior.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source updown_ctr_behavior.tcl -notrace
Command: synth_design -top updown_ctr_behavior -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15404 
WARNING: [Synth 8-976] L has already been declared [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:135]
WARNING: [Synth 8-2654] second declaration of L ignored [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:135]
INFO: [Synth 8-994] L is declared here [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:126]
WARNING: [Synth 8-976] L has already been declared [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:145]
WARNING: [Synth 8-2654] second declaration of L ignored [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:145]
INFO: [Synth 8-994] L is declared here [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:126]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/sources_1/imports/lab9_2_1/updown_ctr_behavior.v:6]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 405.566 ; gain = 112.047
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'updown_ctr_behavior' [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/sources_1/imports/lab9_2_1/updown_ctr_behavior.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'clk_5MHz' [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/new/SquareRoot.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_0' [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.runs/synth_1/.Xil/Vivado-12284-DESKTOP-IPK4CS4/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_0' (1#1) [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.runs/synth_1/.Xil/Vivado-12284-DESKTOP-IPK4CS4/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Eight7SegDisplay' [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:2]
WARNING: [Synth 8-87] always_comb on 'abc_reg' did not result in combinational logic [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:128]
WARNING: [Synth 8-87] always_comb on 'abc1_reg' did not result in combinational logic [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:137]
WARNING: [Synth 8-87] always_comb on 'abc2_reg' did not result in combinational logic [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:147]
WARNING: [Synth 8-3848] Net display_o in module/entity Eight7SegDisplay does not have driver. [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'Eight7SegDisplay' (2#1) [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:2]
WARNING: [Synth 8-689] width (1) of port connection 'display_o' does not match port width (16) of module 'Eight7SegDisplay' [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/new/SquareRoot.sv:43]
WARNING: [Synth 8-3848] Net clk_out1 in module/entity clk_5MHz does not have driver. [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/new/SquareRoot.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'clk_5MHz' (3#1) [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/new/SquareRoot.sv:3]
WARNING: [Synth 8-350] instance 'U1' of module 'clk_5MHz' requires 6 connections, but only 2 given [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/sources_1/imports/lab9_2_1/updown_ctr_behavior.v:19]
INFO: [Synth 8-6155] done synthesizing module 'updown_ctr_behavior' (4#1) [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/sources_1/imports/lab9_2_1/updown_ctr_behavior.v:9]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[15]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[14]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[13]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[12]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[11]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[10]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[9]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[8]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[7]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[6]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[5]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[4]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[3]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[2]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[1]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[0]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port bankSwitch
WARNING: [Synth 8-3331] design clk_5MHz has unconnected port clk_out1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 458.438 ; gain = 164.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U1:data_i[13] to constant 0 [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/sources_1/imports/lab9_2_1/updown_ctr_behavior.v:19]
WARNING: [Synth 8-3295] tying undriven pin U1:data_i[12] to constant 0 [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/sources_1/imports/lab9_2_1/updown_ctr_behavior.v:19]
WARNING: [Synth 8-3295] tying undriven pin U1:data_i[11] to constant 0 [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/sources_1/imports/lab9_2_1/updown_ctr_behavior.v:19]
WARNING: [Synth 8-3295] tying undriven pin U1:data_i[10] to constant 0 [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/sources_1/imports/lab9_2_1/updown_ctr_behavior.v:19]
WARNING: [Synth 8-3295] tying undriven pin U1:data_i[9] to constant 0 [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/sources_1/imports/lab9_2_1/updown_ctr_behavior.v:19]
WARNING: [Synth 8-3295] tying undriven pin U1:data_i[8] to constant 0 [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/sources_1/imports/lab9_2_1/updown_ctr_behavior.v:19]
WARNING: [Synth 8-3295] tying undriven pin U1:data_i[7] to constant 0 [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/sources_1/imports/lab9_2_1/updown_ctr_behavior.v:19]
WARNING: [Synth 8-3295] tying undriven pin U1:data_i[6] to constant 0 [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/sources_1/imports/lab9_2_1/updown_ctr_behavior.v:19]
WARNING: [Synth 8-3295] tying undriven pin U1:data_i[5] to constant 0 [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/sources_1/imports/lab9_2_1/updown_ctr_behavior.v:19]
WARNING: [Synth 8-3295] tying undriven pin U1:data_i[4] to constant 0 [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/sources_1/imports/lab9_2_1/updown_ctr_behavior.v:19]
WARNING: [Synth 8-3295] tying undriven pin U1:data_i[3] to constant 0 [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/sources_1/imports/lab9_2_1/updown_ctr_behavior.v:19]
WARNING: [Synth 8-3295] tying undriven pin U1:data_i[2] to constant 0 [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/sources_1/imports/lab9_2_1/updown_ctr_behavior.v:19]
WARNING: [Synth 8-3295] tying undriven pin U1:data_i[1] to constant 0 [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/sources_1/imports/lab9_2_1/updown_ctr_behavior.v:19]
WARNING: [Synth 8-3295] tying undriven pin U1:data_i[0] to constant 0 [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/sources_1/imports/lab9_2_1/updown_ctr_behavior.v:19]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 458.438 ; gain = 164.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 458.438 ; gain = 164.918
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'U1/instan1'
Finished Parsing XDC File [c:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'U1/instan1'
Parsing XDC File [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/constrs_1/imports/lab9_2_1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/constrs_1/imports/lab9_2_1/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/constrs_1/imports/lab9_2_1/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/updown_ctr_behavior_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/updown_ctr_behavior_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 805.824 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 805.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 805.824 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 805.824 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 805.824 ; gain = 512.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 805.824 ; gain = 512.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U1/instan1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 805.824 ; gain = 512.305
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "anode_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "anode_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "abc1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "abc2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.srcs/sources_1/imports/lab9_2_1/updown_ctr_behavior.v:49]
INFO: [Synth 8-5546] ROM "cnt_done_i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'abc2_reg' [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:147]
WARNING: [Synth 8-327] inferring latch for variable 'abc1_reg' [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'abc_reg' [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:128]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 805.824 ; gain = 512.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 198   
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 169   
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module updown_ctr_behavior 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Eight7SegDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 198   
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 169   
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "anode_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "cnt_done_i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[15]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[14]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[13]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[12]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[11]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[10]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[9]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[8]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[7]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[6]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[5]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[4]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[3]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[2]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[1]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[0]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port bankSwitch
WARNING: [Synth 8-3332] Sequential element (U1/instantiation/abc2_reg[1]) is unused and will be removed from module updown_ctr_behavior.
WARNING: [Synth 8-3332] Sequential element (U1/instantiation/abc2_reg[0]) is unused and will be removed from module updown_ctr_behavior.
WARNING: [Synth 8-3332] Sequential element (U1/instantiation/abc1_reg[1]) is unused and will be removed from module updown_ctr_behavior.
WARNING: [Synth 8-3332] Sequential element (U1/instantiation/abc1_reg[0]) is unused and will be removed from module updown_ctr_behavior.
WARNING: [Synth 8-3332] Sequential element (U1/instantiation/abc_reg[2]) is unused and will be removed from module updown_ctr_behavior.
WARNING: [Synth 8-3332] Sequential element (U1/instantiation/abc_reg[1]) is unused and will be removed from module updown_ctr_behavior.
WARNING: [Synth 8-3332] Sequential element (U1/instantiation/abc_reg[0]) is unused and will be removed from module updown_ctr_behavior.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 805.824 ; gain = 512.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 805.824 ; gain = 512.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 805.824 ; gain = 512.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 805.824 ; gain = 512.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 805.824 ; gain = 512.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 805.824 ; gain = 512.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 805.824 ; gain = 512.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 805.824 ; gain = 512.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 805.824 ; gain = 512.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 805.824 ; gain = 512.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cordic_0      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |cordic_0 |     1|
|2     |IBUF     |     1|
|3     |OBUF     |     8|
+------+---------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |    26|
|2     |  U1     |clk_5MHz |    17|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 805.824 ; gain = 512.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 805.824 ; gain = 164.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 805.824 ; gain = 512.305
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 816.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 816.594 ; gain = 534.543
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 816.594 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/11IP/3_TimingConstraints/ClockIP.runs/synth_1/updown_ctr_behavior.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file updown_ctr_behavior_utilization_synth.rpt -pb updown_ctr_behavior_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 15:09:31 2019...
