194
1|Proceedings of the 46th Design Automation Conference, DAC 2009, San Francisco, CA, USA, July 26-31, 2009.|n/a
2|System prototypes: virtual, hardware or hybrid?|Tom Borgstrom,Eshel Haritan,Ron Wilson,David Abada,Andrew Dauman,Ramesh Chandra,Olivier Mielo,Chuck Cruse,Achim Nohl|3|3|0|0
3|Circuit techniques for dynamic variation tolerance.|Keith A. Bowman,James Tschanz,Chris Wilkerson,Shih-Lien Lu,Tanay Karnik,Vivek De,Shekhar Y. Borkar|97|95|2|0
4|Enabling adaptability through elastic clocks.|Emre Tuncer,Jordi Cortadella,Luciano Lavagno|9|7|0|1
5|Addressing design margins through error-tolerant circuits.|Shidhartha Das,David Blaauw,David M. Bull,Krisztián Flautner,Rob Aitken|8|8|0|0
6|Worst-case aggressor-victim alignment with current-source driver models.|Ravikishore Gandikota,Li Ding,Peivand Tehrani,David Blaauw|4|3|0|1
7|A moment-based effective characterization waveform for static timing analysis.|David D. Ling,Chandu Visweswariah,Peter Feldmann,Soroush Abbaspour|11|10|4|2
8|A false-path aware formal static timing analyzer considering simultaneous input transitions.|Shihheng Tsai,Chung-Yang Huang|12|12|0|0
9|Way Stealing: cache-assisted automatic instruction set extensions.|Theo Kluter,Philip Brisk,Paolo Ienne,Edoardo Charbon|19|19|0|5
10|SysCOLA: a framework for co-development of automotive software and system platform.|Zhonglei Wang,Andreas Herkersdorf,Wolfgang Haberl,Martin Wechs|5|5|0|1
11|Designing heterogeneous ECU networks via compact architecture encoding and hybrid timing analysis.|Michael Glaß,Martin Lukasiewycz,Jürgen Teich,Unmesh D. Bordoloi,Samarjit Chakraborty|20|19|0|7
12|Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating.|Jungseob Lee,Nam Sung Kim|54|54|0|4
13|Design automation for a 3DIC FFT processor for synthetic aperture radar: a case study.|Thorlindur Thorolfsson,Kiran Gonsalves,Paul D. Franzon|44|42|0|8
14|Selective wordline voltage boosting for caches to manage yield under process variations.|Yan Pan,Joonho Kong,Serkan Ozdemir,Gokhan Memik,Sung Woo Chung|33|32|5|5
15|Double patterning lithography friendly detailed routing with redundant via consideration.|Kun Yuan,Katrina Lu,David Z. Pan|28|26|0|12
16|Use of lithography simulation for the calibration of equation-based design rule checks.|David Abercrombie,Fedor Pikus,Cosmin Cazan|3|3|0|0
17|Carbon nanotube circuits in the presence of carbon nanotube density variations.|Jie Zhang,Nishant Patil,Arash Hazeghi,Subhasish Mitra|53|50|0|17
18|Decoding nanowire arrays fabricated with the multi-spacer patterning technique.|M. Haykel Ben Jamaa,Yusuf Leblebici,Giovanni De Micheli|10|9|0|4
19|Boolean logic function synthesis for generalised threshold gate circuits.|Marek A. Bawiec,Maciej Nikodem|9|9|0|5
20|Improving STT MRAM storage density through smaller-than-worst-case transistor sizing.|Wei Xu,Yiran Chen,Xiaobin Wang,Tong Zhang|31|31|0|14
21|EDA in flux: should I stay or should I go?|Eshel Haritan,Andreas Kuehlmann,Tina Jones,John Epperheimer,Jan M. Rabaey,Rahul Razdan,Naveen Gupta|0|0|0|0
22|Design perspectives on 22nm CMOS and beyond.|Shekhar Borkar|96|92|0|1
23|Creating an affordable 22nm node using design-lithography co-optimization.|Andrzej J. Strojwas,Tejas Jhaveri,Vyacheslav Rovner,Lawrence T. Pileggi|5|5|0|1
24|Device/circuit interactions at 22nm technology node.|Kaushik Roy,Jaydeep P. Kulkarni,Sumeet Kumar Gupta|12|12|0|1
25|Beyond innovation: dealing with the risks and complexity of processor design in 22nm.|Carl J. Anderson|1|1|0|0
26|Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability.|Lerong Cheng,Puneet Gupta,Costas J. Spanos,Kun Qian,Lei He|51|49|1|6
27|A Gaussian mixture model for statistical timing analysis.|Shingo Takahashi,Yuki Yoshida,Shuji Tsukiyama|5|5|0|1
28|A stochastic jitter model for analyzing digital timing-recovery circuits.|James R. Burnham,Chih-Kong Ken Yang,Haitham A. Hindi|3|3|0|0
29|Statistical ordering of correlated timing quantities and its application for path ranking.|Jinjun Xiong,Chandu Visweswariah,Vladimir Zolotov|7|7|0|1
30|A parametric approach for handling local variation effects in timing analysis.|Ayhan A. Mutlu,Jiayong Le,Ruben Molina,Mustafa Celik|9|9|2|1
31|Non-intrusive dynamic application profiling for multitasked applications.|Karthik Shankar,Roman L. Lysecky|13|13|0|4
32|A trace-capable instruction cache for cost efficient real-time program trace compression in SoC.|Chun-Hung Lai,Fu-Ching Yang,Chung-Fu Kao,Ing-Jer Huang|10|10|0|1
33|Generating test programs to cover pipeline interactions.|Thanh Nga Dang,Abhik Roychoudhury,Tulika Mitra,Prabhat Mishra|14|14|0|0
34|NUDA: a non-uniform debugging architecture and non-intrusive race detection for many-core.|Chi-Neng Wen,Shu-Hsuan Chou,Tien-Fu Chen,Alan Peisheng Su|5|5|0|1
35|Efficient smart sampling based full-chip leakage analysis for intra-die variation considering state dependence.|Vineeth Veetil,Dennis Sylvester,David Blaauw,Saumil Shah,Steffen Rochel|11|11|0|2
36|Resurrecting infeasible clock-gating functions.|Eli Arbel,Cindy Eisner,Oleg Rokhlenko|24|23|0|1
37|Low power gated bus synthesis using shortest-path Steiner graph for system-on-chip communications.|Renshen Wang,Nan-Chi Chou,Bill Salefski,Chung-Kuan Cheng|5|5|0|3
38|ActivaSC: a highly efficient and non-intrusive extension for activity-based analysis of SystemC models.|Cedric Walravens,Yves Vanderperren,Wim Dehaene|8|8|0|1
39|GPU friendly fast Poisson solver for structured power grid network analysis.|Jin Shi,Yici Cai,Wenting Hou,Liwei Ma,Sheldon X.-D. Tan,Pei-Hsin Ho,Xiaoyi Wang|45|44|0|5
40|Fast vectorless power grid verification using an approximate inverse technique.|Nahi H. Abdul Ghani,Farid N. Najm|45|44|0|10
41|Computing bounds for fault tolerance using formal techniques.|Görschwin Fey,André Sülflow,Rolf Drechsler|24|21|0|14
42|Clock skew optimization via wiresizing for timing sign-off covering all process corners.|Sari Onaissi,Khaled R. Heloue,Farid N. Najm|2|2|0|0
43|Moore's Law: another casualty of the financial meltdown?|Jason Cong,N. S. Nagaraj,Ruchir Puri,William H. Joyner,Jeff Burns,Moshe Gavrielov,Riko Radojcic,Peter Rickert,Hans Stork|4|4|0|0
44|Holistic verification: myth or magic bullet?|Pradip A. Thaker|2|2|0|0
45|Verification problems in reusing internal design components.|Warren Stapleton,Paul Tobin|2|2|0|0
46|Exploiting "architecture for verification" to streamline the verification process.|Dave Whipp|0|0|0|0
47|Role of the verification team throughout the ASIC development life cycle.|Eric Chesters|1|1|0|0
48|An efficient approach for system-level timing simulation of compiler-optimized embedded software.|Zhonglei Wang,Andreas Herkersdorf|46|43|0|9
49|MPTLsim: a simulator for X86 multicore processors.|Hui Zeng,Matt T. Yourst,Kanad Ghose,Dmitry V. Ponomarev|13|12|0|1
50|Trace-driven workload simulation method for Multiprocessor System-On-Chips.|Tsuyoshi Isshiki,Dongju Li,Hiroaki Kunieda,Toshio Isomura,Kazuo Satou|19|16|0|8
51|Analysis and mitigation of process variation impacts on Power-Attack Tolerance.|Lang Lin,Wayne P. Burleson|28|24|0|3
52|Evaluating design trade-offs in customizable processors.|Unmesh D. Bordoloi,Huynh Phung Huynh,Samarjit Chakraborty,Tulika Mitra|14|13|0|2
53|A design flow for application specific heterogeneous pipelined multiprocessor systems.|Haris Javaid,Sri Parameswaran|25|22|0|8
54|Xquasher: a tool for efficient computation of multiple linear expressions.|Arash Arfaee,Ali Irturk,Nikolay Laptev,Farzan Fallah,Ryan Kastner|6|5|0|0
55|ILP-based pin-count aware design methodology for microfluidic biochips.|Cliff Chiung-Yu Lin,Yao-Wen Chang|49|47|0|1
56|O-Router: an optical routing framework for low power on-chip silicon nano-photonic integration.|Duo Ding,Yilin Zhang,Haiyu Huang,Ray T. Chen,David Z. Pan|26|25|0|4
57|BDD-based synthesis of reversible logic for large functions.|Robert Wille,Rolf Drechsler|193|187|0|62
58|Soft connections: addressing the hardware-design modularity problem.|Michael Pellauer,Michael Adler,Derek Chiou,Joel S. Emer|17|17|0|8
59|A computing origami: folding streams in FPGAs.|Andrei Hagiescu,Weng-Fai Wong,David F. Bacon,Rodric M. Rabbah|29|27|0|1
60|Retiming and recycling for elastic systems with early evaluation.|Dmitry Bufistov,Jordi Cortadella,Marc Galceran Oms,Jorge Júlvez,Michael Kishinevsky|12|12|0|5
61|Speculation in elastic systems.|Marc Galceran Oms,Jordi Cortadella,Michael Kishinevsky|13|12|0|3
62|DFM: don't care or competitive weapon?|Mark Redford,Joseph Sawicki,Prasad Subramaniam,Cliff Hou,Yervant Zorian,Kimon Michaels|4|4|0|0
63|The semiconductor industry's nanoelectronics research initiative: motivation and challenges.|Jeff Welser|3|2|0|0
64|Single-electron devices for ubiquitous and secure computing applications.|Ken Uchida|0|0|0|0
65|Digital VLSI logic technology using Carbon Nanotube FETs: frequently asked questions.|Nishant Patil,Albert Lin,Jie Zhang,H.-S. Philip Wong,Subhasish Mitra|34|33|0|10
66|CMOS scaling beyond 32nm: challenges and opportunities.|Kelin J. Kuhn|22|20|0|0
67|An O(n log n) path-based obstacle-avoiding algorithm for rectilinear Steiner tree construction.|Chih-Hung Liu,Shih-Yi Yuan,Sy-Yen Kuo,Yao-Hsin Chou|15|14|0|5
68|GRIP: scalable 3D global routing using integer programming.|Tai-Hsuan Wu,Azadeh Davoodi,Jeffrey T. Linderoth|41|39|0|5
69|Automatic bus planner for dense PCBs.|Hui Kong,Tan Yan,Martin D. F. Wong|27|26|1|7
70|A correct network flow model for escape routing.|Tan Yan,Martin D. F. Wong|44|44|0|10
71|Flip-chip routing with unified area-I/O pad assignments for package-board co-design.|Jia-Wei Fang,Martin D. F. Wong,Yao-Wen Chang|18|17|0|4
72|Statistical multilayer process space coverage for at-speed test.|Jinjun Xiong,Yiyu Shi,Vladimir Zolotov,Chandu Visweswariah|17|15|0|6
73|Speedpath analysis based on hypothesis pruning and ranking.|Nicholas Callegari,Li-C. Wang,Pouria Bastani|15|14|0|5
74|Interconnection fabric design for tracing signals in post-silicon validation.|Xiao Liu,Qiang Xu|22|21|0|8
75|Online cache state dumping for processor debug.|Anant Vishnoi,Preeti Ranjan Panda,M. Balakrishnan|7|7|0|0
76|Finding deterministic solution from underdetermined equation: large-scale performance modeling by least angle regression.|Xin Li|20|19|2|6
77|A robust and efficient harmonic balance (HB) using direct solution of HB Jacobian.|Amit Mehrotra,Abhishek Somani|11|10|0|0
78|Stochastic steady-state and AC analyses of mixed-signal systems.|Jaeha Kim,Jihong Ren,Mark A. Horowitz|8|6|0|4
79|Parallelizable stable explicit numerical integration for efficient circuit simulation.|Wei Dong,Peng Li|16|15|1|6
80|Efficient design-specific worst-case corner extraction for integrated circuits.|Hong Zhang,Tsung-Hao Chen,Ming Yuan Ting,Xin Li|10|10|0|5
81|Timing-driven optimization using lookahead logic circuits.|Mihir R. Choudhury,Kartik Mohanram|4|4|0|0
82|Simulation and SAT-based Boolean matching for large Boolean networks.|Kuo-Hua Wang,Chung-Ming Chan,Jung-Chang Liu|8|8|0|2
83|New spare cell design for IR drop minimization in Engineering Change Order.|Hsien-Te Chen,Chieh-Chun Chang,TingTing Hwang|10|10|1|0
84|Matching-based minimum-cost spare cell selection for design changes.|Iris Hui-Ru Jiang,Hua-Yu Chang,Liang-Gi Chang,Huang-Bi Hung|15|14|0|4
85|Handling don't-care conditions in high-level synthesis and application for reducing initialized registers.|Hong-Zu Chou,Kai-Hui Chang,Sy-Yen Kuo|8|8|0|7
86|Oil fields, hedge funds, and drugs.|Patrick Groeneveld,Rob A. Rutenbar,Jed W. Pitera,Erik C. Carlson,Jinsong Chen|2|2|0|0
87|Human computation.|Luis von Ahn|415|358|3|0
88|How to make computers that work like the brain.|Dileep George|5|5|0|0
89|A fully polynomial time approximation scheme for timing driven minimum cost buffer insertion.|Shiyan Hu,Zhuo Li,Charles J. Alpert|12|11|0|4
90|Spare-cell-aware multilevel analytical placement.|Zhe-Wei Jiang,Meng-Kai Hsu,Yao-Wen Chang,Kai-Yuan Chao|8|8|1|2
91|Handling complexities in modern large-scale mixed-size placement.|Jackey Z. Yan,Natarajan Viswanathan,Chris Chu|25|24|0|7
92|RegPlace: a high quality open-source placement framework for structured ASICs.|Ashutosh Chakraborty,Anurag Kumar,David Z. Pan|7|6|0|3
93|A novel verification technique to uncover out-of-order DUV behaviors.|Gabriel Marcilio,Luiz C. V. dos Santos,Bruno Albertini,Sandro Rigo|5|5|0|1
94|Shortening the verification cycle with synthesizable abstract models.|Alon Gluska,Lior Libis|5|5|2|0
95|Non-cycle-accurate sequential equivalence checking.|Pankaj Chauhan,Deepak Goyal,Gagan Hasteer,Anmol Mathur,Nikhil Sharma|20|20|0|0
96|Regression verification.|Benny Godlin,Ofer Strichman|60|57|0|10
97|Accurate temperature estimation using noisy thermal sensors.|Yufu Zhang,Ankur Srivastava|43|43|0|7
98|Spectral techniques for high-resolution thermal characterization with limited sensor data.|Ryan Cochran,Sherief Reda|53|53|1|4
99|Dynamic thermal management via architectural adaptation.|Ramkumar Jayaseelan,Tulika Mitra|42|38|0|1
100|On-line thermal aware dynamic voltage scaling for energy optimization with frequency/temperature dependency consideration.|Min Bao,Alexandru Andrei,Petru Eles,Zebo Peng|58|57|0|3
101|SRAM parametric failure analysis.|Jian Wang,Soner Yaldiz,Xin Li,Lawrence T. Pileggi|32|32|0|10
102|Soft error optimization of standard cell circuits based on gate sizing and multi-objective genetic algorithm.|Weiguang Sheng,Liyi Xiao,Zhigang Mao|19|19|0|0
103|Improving testability and soft-error resilience through retiming.|Smita Krishnaswamy,Igor L. Markov,John P. Hayes|5|5|0|0
104|Statistical reliability analysis under process variation and aging effects.|Yinghai Lu,Li Shang,Hai Zhou,Hengliang Zhu,Fan Yang,Xuan Zeng|56|56|2|0
105|Guess, solder, measure, repeat: how do I get my mixed-signal chip right?|Geoffrey Ying,Andreas Kuehlmann,Kenneth S. Kundert,Georges G. E. Gielen,Eric Grimme,Martin O'Leary,Sandeep Tare,Warren Wong|5|5|0|0
106|The Cilk++ concurrency platform.|Charles E. Leiserson|239|231|1|12
107|Misleading performance claims in parallel computations.|David H. Bailey|6|6|0|0
108|Massively parallel processing: it's déjà vu all over again.|Steven P. Levitan,Donald M. Chiarulli|4|4|0|0
109|Provably good and practically efficient algorithms for CMP dummy fill.|Chunyang Feng,Hai Zhou,Changhao Yan,Jun Tao,Xuan Zeng|8|8|1|2
110|Predicting variability in nanoscale lithography processes.|Dragoljub Gagi Drmanac,Frank Liu,Li-C. Wang|35|34|1|2
111|Variability analysis under layout pattern-dependent rapid-thermal annealing process.|Yun Ye,Frank Liu,Min Chen,Yu Cao|12|12|0|1
112|Event-driven gate-level simulation with GP-GPUs.|Debapriya Chatterjee,Andrew DeOrio,Valeria Bertacco|76|75|0|3
113|Efficient SAT solving for non-clausal formulas using DPLL, graphs, and watched cuts.|Himanshu Jain,Edmund M. Clarke|25|24|0|0
114|Constraints in one-to-many concretization for abstraction refinement.|Kuntal Nanshi,Fabio Somenzi|2|2|0|1
115|Spectrum: a hybrid nanophotonic-electric on-chip network.|Zheng Li,Dan Fay,Alan Rolf Mickelson,Li Shang,Manish Vachharajani,Dejan Filipovic,Wounjhang Park,Yihe Sun|31|30|0|4
116|Exploring serial vertical interconnects for 3D ICs.|Sudeep Pasricha|84|78|0|4
117|No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips.|Shu-Hsuan Chou,Chien-Chih Chen,Chi-Neng Wen,Yi-Chao Chan,Tien-Fu Chen,Chao-Ching Wang,Jinn-Shyan Wang|12|12|1|1
118|Thermal-driven analog placement considering device matching.|Mark Po-Hung Lin,Hongbo Zhang,Martin D. F. Wong,Yao-Wen Chang|25|25|0|6
119|Yield-driven iterative robust circuit optimization algorithm.|Yan Li,Vladimir Stojanovic|5|3|0|1
120|Contract-based system-level composition of analog circuits.|Xuening Sun,Pierluigi Nuzzo,Chang-Ching Wu,Alberto L. Sangiovanni-Vincentelli|19|19|0|3
121|Serial reconfigurable mismatch-tolerant clock distribution.|Atanu Chattopadhyay,Zeljko Zilic|0|0|0|0
122|Thermal-aware data flow analysis.|José Luis Ayala,David Atienza,Philip Brisk|2|2|0|1
123|Nanoscale digital computation through percolation.|Mustafa Altun,Marc D. Riedel,Claudia Neuhauser|6|5|0|4
124|A learning digital computer.|Bo Marr,Arindam Basu,Stephen Brink,Paul E. Hasler|n/a
125|Programmable neural processing on a smartdust.|Shimeng Huang,Joseph Oresko,Yuwen Sun,Allen C. Cheng|0|0|0|0
126|Human computing for EDA.|Andrew DeOrio,Valeria Bertacco|14|12|0|1
127|Synthesizing hardware from sketches.|Andreas Raabe,Rastislav Bodík|5|5|0|1
128|Endosymbiotic computing: enabling surrogate GUI and cyber-physical connectivity.|Pai H. Chou|0|0|0|0
129|Debugging from high level down to gate level.|Masahiro Fujita,Yoshihisa Kojima,Amir Masoud Gharehbaghi|2|2|0|0
130|The day Sherlock Holmes decided to do EDA.|Andreas G. Veneris,Sean Safarpour|2|2|0|0
131|Debugging strategies for mere mortals.|Valeria Bertacco|0|0|0|0
132|MAGENTA: transaction-based statistical micro-architectural root-cause analysis.|Gila Kamhi,Alexander Novakovsky,Andreas Tiemeyer,Adriana Wolffberg|1|1|0|1
133|Untwist your brain: efficient debugging and diagnosis of complex assertions.|Michael Siegel,Adriana Maggiore,Christian Pichler|9|9|0|0
134|Beyond verification: leveraging formal for debugging.|Rajeev K. Ranjan,Claudionor Coelho,Sebastian Skalberg|10|10|0|0
135|Power modeling of graphical user interfaces on OLED displays.|Mian Dong,Yung-Seok Kevin Choi,Lin Zhong|73|68|0|4
136|Energy-aware error control coding for Flash memories.|Veera Papirla,Chaitali Chakrabarti|16|16|0|0
137|PDRAM: a hybrid PRAM and DRAM main memory system.|Gaurav Dhiman,Raid Zuhair Ayoub,Tajana Rosing|277|270|14|1
138|A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processors.|Ik Joon Chang,Debabrata Mohapatra,Kaushik Roy|21|21|0|5
139|A physical unclonable function defined using power distribution system equivalent resistance variations.|Ryan Helinski,Dhruva Acharyya,Jim Plusquellic|62|60|3|7
140|Hardware authentication leveraging performance limits in detailed simulations and emulations.|Daniel Y. Deng,Andrew H. Chan,G. Edward Suh|11|11|0|0
141|Hardware Trojan horse detection using gate-level characterization.|Miodrag Potkonjak,Ani Nahapetian,Michael Nelson,Tammara Massey|150|143|4|29
142|Process variation characterization of chip-level multiprocessors.|Lide Zhang,Lan S. Bai,Robert P. Dick,Li Shang,Russ Joseph|29|29|8|0
143|Information hiding for trusted system design.|Junjun Gu,Gang Qu,Qiang Zhou|13|12|0|5
144|On systematic illegal state identification for pseudo-functional testing.|Feng Yuan,Qiang Xu|19|19|0|5
145|Automated failure population creation for validating integrated circuit diagnosis methods.|Wing Chiu Tam,Osei Poku,R. D. (Shawn) Blanton|11|10|1|8
146|Fault models for embedded-DRAM macros.|Mango Chia-Tso Chao,Hao-Yu Yang,Rei-Fu Huang,Shih-Chin Lin,Ching-Yu Chin|13|13|0|1
147|Adaptive test elimination for analog/RF circuits.|Ender Yilmaz,Sule Ozev|19|18|1|8
148|WCET-aware register allocation based on graph coloring.|Heiko Falk|30|27|0|3
149|Optimal static WCET-aware scratchpad allocation of program code.|Heiko Falk,Jan C. Kleinsorge|60|57|0|13
150|A real-time program trace compressor utilizing double move-to-front method.|Vladimir Uzelac,Aleksandar Milenkovic|16|15|0|4
151|Heterogeneous code cache: using scratchpad and main memory in dynamic binary translators.|José Baiocchi,Bruce R. Childers|11|11|1|1
152|From milliwatts to megawatts: system level power challenge.|Ruchir Puri,Eshel Haritan,Stan Krolikoski,Jason Cong,Tim Kogel,Bradley D. McCredie,John Shen,Andrés Takach|0|0|0|0
153|A direct integral-equation solver of linear complexity for large-scale 3D capacitance and impedance extraction.|Wenwen Chai,Dan Jiao,Cheng-Kok Koh|32|31|0|13
154|Variational capacitance extraction of on-chip interconnects based on continuous surface model.|Wenjian Yu,Chao Hu,Wangyang Zhang|27|26|0|14
155|PiCAP: a parallel and incremental capacitance extraction considering stochastic process variation.|Fang Gong,Hao Yu,Lei He|22|21|0|5
156|An efficient resistance sensitivity extraction algorithm for conductors of arbitrary shapes.|Tarek A. El-Moselhy,Ibrahim M. Elfadel,Bill Dewey|6|6|0|1
157|Throughput optimal task allocation under thermal constraints for multi-core processors.|Vinay Hanumaiah,Ravishankar Rao,Sarma B. K. Vrudhula,Karam S. Chatha|34|34|0|2
158|An adaptive scheduling and voltage/frequency selection algorithm for real-time energy harvesting systems.|Shaobo Liu,Qing Wu,Qinru Qiu|57|55|0|8
159|Software-assisted hardware reliability: abstracting circuit-level challenges to the software stack.|Vijay Janapa Reddi,Simone Campanoni,Meeta Sharma Gupta,Michael D. Smith,Gu-Yeon Wei,David M. Brooks|22|21|0|9
160|Simultaneous clock buffer sizing and polarity assignment for power/ground noise minimization.|Hochang Jang,Taewhan Kim|8|8|0|2
161|An SDRAM-aware router for Networks-on-Chip.|Wooyoung Jang,David Z. Pan|40|38|0|8
162|Multiprocessor System-on-Chip designs with active memory processors for higher memory efficiency.|Jun-hee Yoo,Sungjoo Yoo,Kiyoung Choi|7|7|0|3
163|Vicis: a reliable network for unreliable silicon.|David Fick,Andrew DeOrio,Jin Hu,Valeria Bertacco,David Blaauw,Dennis Sylvester|128|122|2|15
164|Technology-driven limits on DVFS controllability of multiple voltage-frequency island designs: a system-level perspective.|Siddharth Garg,Diana Marculescu,Radu Marculescu,Ümit Y. Ogras|31|29|0|2
165|NoC topology synthesis for supporting shutdown of voltage islands in SoCs.|Ciprian Seiculescu,Srinivasan Murali,Luca Benini,Giovanni De Micheli|21|20|0|4
166|Hierarchical reconfigurable computing arrays for efficient CGRA-based embedded systems.|Yoonjin Kim,Rabi N. Mahapatra|4|3|0|2
167|Multicore parallel min-cost flow algorithm for CAD applications.|Yinghai Lu,Hai Zhou,Li Shang,Xuan Zeng|9|9|0|2
168|FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation.|Scott Cromar,Jaeho Lee,Deming Chen|10|9|0|2
169|FPGA-based accelerator for the verification of leading-edge wireless systems.|Amirhossein Alimohammad,Saeed Fouladi Fard,Bruce F. Cockburn|10|10|0|5
170|Transmuting coprocessors: dynamic loading of FPGA coprocessors.|Chen Huang,Frank Vahid|15|13|0|2
171|Dynamic thread and data mapping for NoC based CMPs.|Mahmut T. Kandemir,Ozcan Ozturk,Sai Prashanth Muralidhara|12|12|0|0
172|A commitment-based management strategy for the performance and reliability enhancement of flash-memory storage systems.|Yuan-Hao Chang,Tei-Wei Kuo|39|39|0|17
173|Quality-driven synthesis of embedded multi-mode control systems.|Soheil Samii,Petru Eles,Zebo Peng,Anton Cervin|22|20|0|5
174|Context-sensitive timing analysis of Esterel programs.|Lei Ju,Bach Khoa Huynh,Samarjit Chakraborty,Abhik Roychoudhury|22|22|0|1
175|Scheduling the FlexRay bus using optimization techniques.|Haibo Zeng,Wei Zheng,Marco Di Natale,Arkadeb Ghosal,Paolo Giusto,Alberto L. Sangiovanni-Vincentelli|25|25|0|3
176|The wild west: conquest of complex hardware-dependent software design.|Hiroyuki Yagi,Wolfgang Rosenstiel,Jakob Engblom,Jason Andrews,Kees A. Vissers,Marc Serughetti|3|2|0|0
177|Internet-in-a-Box: emulating datacenter network architectures using FPGAs.|Jonathan D. Ellithorpe,Zhangxi Tan,Randy H. Katz|9|9|0|0
178|Sustainable data centers: enabled by supply and demand side management.|Prith Banerjee,Chandrakant D. Patel,Cullen Bash,Parthasarathy Ranganathan|15|13|1|0
179|Green data centers and hot chips.|Dilip D. Kandlur,Tom W. Keller|5|5|0|0
180|Optimum LDPC decoder: a memory architecture problem.|Erick Amador,Renaud Pacalet,Vincent Rezard|8|7|0|0
181|A DVS-based pipelined reconfigurable instruction memory.|Zhiguo Ge,Tulika Mitra,Weng-Fai Wong|5|5|0|0
182|LICT: left-uncompressed instructions compression technique to improve the decoding performance of VLIW processors.|Talal Bonny,Jörg Henkel|6|6|0|0
183|Hierarchical architecture of flash-based storage systems for high performance and durability.|Sanghyuk Jung,Jin Hyuk Kim,Yong Ho Song|24|22|0|12
184|Reduction techniques for synchronous dataflow graphs.|Marc Geilen|27|27|0|3
185|A parameterized compositional multi-dimensional multiple-choice knapsack heuristic for CMP run-time management.|Hamid Shojaei,Amir Hossein Ghamarian,Twan Basten,Marc Geilen,Sander Stuijk,Rob Hoes|38|36|0|7
186|Mode grouping for more effective generalized scheduling of dynamic dataflow applications.|William Plishker,Nimish Sane,Shuvra S. Bhattacharyya|17|15|0|4
187|Efficient program scheduling for heterogeneous multi-core processors.|Jian Chen,Lizy Kurian John|72|72|0|2
188|Polynomial datapath optimization using partitioning and compensation heuristics.|O. Sarbishei,Bijan Alizadeh,Masahiro Fujita|20|16|0|15
189|Register allocation for high-level synthesis using dual supply voltages.|Insup Shin,Seungwhun Paik,Youngsoo Shin|17|17|0|2
190|GPU-based parallelization for fast circuit optimization.|Yifang Liu,Jiang Hu|34|33|0|0
191|Architectural assessment of design techniques to improve speed and robustness in embedded microprocessors.|Thomas Baumann,Doris Schmitt-Landsiedel,Christian Pacha|7|7|0|0
192|ARMS - automatic residue-minimization based sampling for multi-point modeling techniques.|Jorge Fernandez Villena,Luis Miguel Silveira|11|11|0|3
193|An efficient passivity test for descriptor systems via canonical projector techniques.|N. Wong|15|14|0|7
194|A parameterized mask model for lithography simulation.|Zhenhai Zhu|3|2|2|1
