{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636707264586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636707264594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 12 15:54:24 2021 " "Processing started: Fri Nov 12 15:54:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636707264594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636707264594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder -c adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder -c adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636707264594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636707264975 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636707264975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-behavioral " "Found design unit 1: fulladder-behavioral" {  } { { "fulladder.vhd" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636707281947 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636707281947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636707281947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_dec-behavioral " "Found design unit 1: alu_dec-behavioral" {  } { { "alu_dec.vhd" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636707281959 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_dec " "Found entity 1: alu_dec" {  } { { "alu_dec.vhd" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636707281959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636707281959 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_dec_1.v(13) " "Verilog HDL information at alu_dec_1.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "alu_dec_1.v" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1636707281975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_dec_1.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_dec_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_dec_1 " "Found entity 1: alu_dec_1" {  } { { "alu_dec_1.v" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636707281977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636707281977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder_tb-dataflow " "Found design unit 1: fulladder_tb-dataflow" {  } { { "fulladder_tb.vhd" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/fulladder_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636707281985 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder_tb " "Found entity 1: fulladder_tb" {  } { { "fulladder_tb.vhd" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/fulladder_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636707281985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636707281985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_tb_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_tb_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder_tb_1-dataflow " "Found design unit 1: fulladder_tb_1-dataflow" {  } { { "fulladder_tb_1.vhd" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/fulladder_tb_1.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636707281995 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder_tb_1 " "Found entity 1: fulladder_tb_1" {  } { { "fulladder_tb_1.vhd" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/fulladder_tb_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636707281995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636707281995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_dec_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_dec_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_dec_tb-dataflow " "Found design unit 1: alu_dec_tb-dataflow" {  } { { "alu_dec_tb.vhd" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636707282005 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_dec_tb " "Found entity 1: alu_dec_tb" {  } { { "alu_dec_tb.vhd" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636707282005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636707282005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder_1 " "Found entity 1: fulladder_1" {  } { { "fulladder_1.v" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/fulladder_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636707282015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636707282015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder_1_tb " "Found entity 1: fulladder_1_tb" {  } { { "fulladder_1_tb.v" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/fulladder_1_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636707282025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636707282025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1_tb_1.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_1_tb_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder_1_tb_1 " "Found entity 1: fulladder_1_tb_1" {  } { { "fulladder_1_tb_1.v" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/fulladder_1_tb_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636707282034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636707282034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_dec_1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_dec_1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_dec_1_tb " "Found entity 1: alu_dec_1_tb" {  } { { "alu_dec_1_tb.v" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636707282036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636707282036 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_dec_1 " "Elaborating entity \"alu_dec_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636707282097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_dec_1.v(27) " "Verilog HDL assignment warning at alu_dec_1.v(27): truncated value with size 32 to match size of target (2)" {  } { { "alu_dec_1.v" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636707282106 "|alu_dec_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_dec_1.v(37) " "Verilog HDL assignment warning at alu_dec_1.v(37): truncated value with size 32 to match size of target (2)" {  } { { "alu_dec_1.v" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636707282106 "|alu_dec_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_dec_1.v(41) " "Verilog HDL assignment warning at alu_dec_1.v(41): truncated value with size 32 to match size of target (2)" {  } { { "alu_dec_1.v" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636707282106 "|alu_dec_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_dec_1.v(47) " "Verilog HDL assignment warning at alu_dec_1.v(47): truncated value with size 32 to match size of target (2)" {  } { { "alu_dec_1.v" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636707282106 "|alu_dec_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_dec_1.v(51) " "Verilog HDL assignment warning at alu_dec_1.v(51): truncated value with size 32 to match size of target (2)" {  } { { "alu_dec_1.v" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636707282106 "|alu_dec_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_dec_1.v(57) " "Verilog HDL assignment warning at alu_dec_1.v(57): truncated value with size 32 to match size of target (2)" {  } { { "alu_dec_1.v" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636707282107 "|alu_dec_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp alu_dec_1.v(13) " "Verilog HDL Always Construct warning at alu_dec_1.v(13): inferring latch(es) for variable \"tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_dec_1.v" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1636707282108 "|alu_dec_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] alu_dec_1.v(19) " "Inferred latch for \"tmp\[0\]\" at alu_dec_1.v(19)" {  } { { "alu_dec_1.v" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636707282108 "|alu_dec_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] alu_dec_1.v(19) " "Inferred latch for \"tmp\[1\]\" at alu_dec_1.v(19)" {  } { { "alu_dec_1.v" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636707282109 "|alu_dec_1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tmp\[0\] " "Latch tmp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Funct_cmd\[1\] " "Ports D and ENA on the latch are fed by the same signal Funct_cmd\[1\]" {  } { { "alu_dec_1.v" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636707283135 ""}  } { { "alu_dec_1.v" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636707283135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tmp\[1\] " "Latch tmp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Funct_cmd\[0\] " "Ports D and ENA on the latch are fed by the same signal Funct_cmd\[0\]" {  } { { "alu_dec_1.v" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636707283136 ""}  } { { "alu_dec_1.v" "" { Text "C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636707283136 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636707283324 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Documents/quartus/adder/13.0/output_files/adder.map.smsg " "Generated suppressed messages file C:/Users/Admin/Documents/quartus/adder/13.0/output_files/adder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636707284094 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636707284359 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636707284359 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636707284511 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636707284511 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636707284511 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636707284511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636707284587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 12 15:54:44 2021 " "Processing ended: Fri Nov 12 15:54:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636707284587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636707284587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636707284587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636707284587 ""}
