$date
	Sun Jan 17 17:16:14 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module andgate_test $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#120000
1#
#140000
0#
1"
#160000
1!
1#
