[2025-09-18 09:09:26] START suite=qualcomm_srv trace=srv701_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv701_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2642626 heartbeat IPC: 3.784 cumulative IPC: 3.784 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5073999 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5073999 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5074000 heartbeat IPC: 4.113 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 13542533 heartbeat IPC: 1.181 cumulative IPC: 1.181 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 22199063 heartbeat IPC: 1.155 cumulative IPC: 1.168 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 30983182 heartbeat IPC: 1.138 cumulative IPC: 1.158 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 39598369 heartbeat IPC: 1.161 cumulative IPC: 1.159 (Simulation time: 00 hr 05 min 54 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 48256358 heartbeat IPC: 1.155 cumulative IPC: 1.158 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 56718334 heartbeat IPC: 1.182 cumulative IPC: 1.162 (Simulation time: 00 hr 08 min 13 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 65280590 heartbeat IPC: 1.168 cumulative IPC: 1.163 (Simulation time: 00 hr 09 min 19 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 73914937 heartbeat IPC: 1.158 cumulative IPC: 1.162 (Simulation time: 00 hr 10 min 30 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv701_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000018 cycles: 82447987 heartbeat IPC: 1.172 cumulative IPC: 1.163 (Simulation time: 00 hr 11 min 37 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 86031330 cumulative IPC: 1.162 (Simulation time: 00 hr 12 min 47 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 86031330 cumulative IPC: 1.162 (Simulation time: 00 hr 12 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv701_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.162 instructions: 100000000 cycles: 86031330
CPU 0 Branch Prediction Accuracy: 91.41% MPKI: 15.16 Average ROB Occupancy at Mispredict: 27.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2836
BRANCH_INDIRECT: 0.4181
BRANCH_CONDITIONAL: 12.77
BRANCH_DIRECT_CALL: 0.7097
BRANCH_INDIRECT_CALL: 0.5138
BRANCH_RETURN: 0.4726


====Backend Stall Breakdown====
ROB_STALL: 193622
LQ_STALL: 0
SQ_STALL: 560327


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 150.63014
REPLAY_LOAD: 97.40476
NON_REPLAY_LOAD: 19.503328

== Total ==
ADDR_TRANS: 21992
REPLAY_LOAD: 16364
NON_REPLAY_LOAD: 155266

== Counts ==
ADDR_TRANS: 146
REPLAY_LOAD: 168
NON_REPLAY_LOAD: 7961

cpu0->cpu0_STLB TOTAL        ACCESS:    1772357 HIT:    1767423 MISS:       4934 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1772357 HIT:    1767423 MISS:       4934 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 231.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8029799 HIT:    6932028 MISS:    1097771 MSHR_MERGE:      77049
cpu0->cpu0_L2C LOAD         ACCESS:    6226644 HIT:    5408034 MISS:     818610 MSHR_MERGE:      11357
cpu0->cpu0_L2C RFO          ACCESS:     542347 HIT:     398452 MISS:     143895 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     325295 HIT:     208213 MISS:     117082 MSHR_MERGE:      65692
cpu0->cpu0_L2C WRITE        ACCESS:     926404 HIT:     916342 MISS:      10062 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9109 HIT:        987 MISS:       8122 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     346201 ISSUED:     200912 USEFUL:      11470 USELESS:      10857
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.17 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14425645 HIT:    8048657 MISS:    6376988 MSHR_MERGE:    1525801
cpu0->cpu0_L1I LOAD         ACCESS:   14425645 HIT:    8048657 MISS:    6376988 MSHR_MERGE:    1525801
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.77 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30528789 HIT:   26966031 MISS:    3562758 MSHR_MERGE:    1486410
cpu0->cpu0_L1D LOAD         ACCESS:   16920174 HIT:   15189722 MISS:    1730452 MSHR_MERGE:     354977
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     580072 HIT:     339735 MISS:     240337 MSHR_MERGE:      90923
cpu0->cpu0_L1D WRITE        ACCESS:   13018322 HIT:   11435474 MISS:    1582848 MSHR_MERGE:    1040498
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10221 HIT:       1100 MISS:       9121 MSHR_MERGE:         12
cpu0->cpu0_L1D PREFETCH REQUESTED:     812164 ISSUED:     580072 USEFUL:      38251 USELESS:      44396
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.63 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12070660 HIT:   10340174 MISS:    1730486 MSHR_MERGE:     869536
cpu0->cpu0_ITLB LOAD         ACCESS:   12070660 HIT:   10340174 MISS:    1730486 MSHR_MERGE:     869536
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.115 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28349786 HIT:   27131831 MISS:    1217955 MSHR_MERGE:     306547
cpu0->cpu0_DTLB LOAD         ACCESS:   28349786 HIT:   27131831 MISS:    1217955 MSHR_MERGE:     306547
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.158 cycles
cpu0->LLC TOTAL        ACCESS:    1221967 HIT:    1138814 MISS:      83153 MSHR_MERGE:       2941
cpu0->LLC LOAD         ACCESS:     807253 HIT:     780763 MISS:      26490 MSHR_MERGE:        556
cpu0->LLC RFO          ACCESS:     143895 HIT:     107017 MISS:      36878 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      51390 HIT:      36391 MISS:      14999 MSHR_MERGE:       2385
cpu0->LLC WRITE        ACCESS:     211307 HIT:     210947 MISS:        360 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8122 HIT:       3696 MISS:       4426 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 119.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3713
  ROW_BUFFER_MISS:      76136
  AVG DBUS CONGESTED CYCLE: 3.62
Channel 0 WQ ROW_BUFFER_HIT:       1782
  ROW_BUFFER_MISS:      36548
  FULL:          0
Channel 0 REFRESHES ISSUED:       7170

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       535933       412945        81597         5456
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3          279          277          215
  STLB miss resolved @ L2C                0          253          303          396          168
  STLB miss resolved @ LLC                0          167          347         1898          910
  STLB miss resolved @ MEM                0            1          249         1993         2503

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             154232        50883      1148570       120174          625
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           84          204           37
  STLB miss resolved @ L2C                0          144           68          159            9
  STLB miss resolved @ LLC                0           67          155          436           67
  STLB miss resolved @ MEM                0            0           90          228          152
[2025-09-18 09:22:13] END   suite=qualcomm_srv trace=srv701_ap (rc=0)
