#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xbe7fd5966670 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xbe7fd5966800 .scope module, "tb_uart" "tb_uart" 3 2;
 .timescale -9 -12;
P_0xbe7fd5966990 .param/l "BAUD_RATE" 1 3 6, +C4<00000000000000000010010110000000>;
P_0xbe7fd59669d0 .param/l "DATA_BITS" 1 3 7, +C4<00000000000000000000000000000011>;
P_0xbe7fd5966a10 .param/l "FREQ" 1 3 5, +C4<00000010111110101111000010000000>;
v0xbe7fd59f61a0_0 .var "clk", 0 0;
v0xbe7fd59f62f0_0 .var "rst", 0 0;
v0xbe7fd59f6440_0 .net "rx_data", 2 0, v0xbe7fd59f44a0_0;  1 drivers
v0xbe7fd59f6510_0 .net "rx_done", 0 0, v0xbe7fd59f4750_0;  1 drivers
v0xbe7fd59f65b0_0 .var "tx_data", 2 0;
v0xbe7fd59f66a0_0 .net "tx_done", 0 0, v0xbe7fd59f5700_0;  1 drivers
v0xbe7fd59f6790_0 .var "tx_start", 0 0;
S_0xbe7fd59b0360 .scope begin, "UART_TEST" "UART_TEST" 3 55, 3 55 0, S_0xbe7fd5966800;
 .timescale -9 -12;
E_0xbe7fd59bfe20 .event negedge, v0xbe7fd59d1960_0;
S_0xbe7fd59b04f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 59, 3 59 0, S_0xbe7fd59b0360;
 .timescale -9 -12;
v0xbe7fd59caef0_0 .var/2s "i", 31 0;
E_0xbe7fd59bf460 .event posedge, v0xbe7fd59ce250_0;
E_0xbe7fd59bef00 .event posedge, v0xbe7fd59f4750_0;
E_0xbe7fd59c0200 .event posedge, v0xbe7fd59f5700_0;
S_0xbe7fd59f3320 .scope module, "dut" "uart_top" 3 25, 4 2 0, S_0xbe7fd5966800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 3 "tx_data";
    .port_info 4 /OUTPUT 1 "tx_done";
    .port_info 5 /OUTPUT 1 "rx_done";
    .port_info 6 /OUTPUT 3 "rx_data";
P_0xbe7fd59f3520 .param/l "BAUD_RATE" 0 4 4, +C4<00000000000000000010010110000000>;
P_0xbe7fd59f3560 .param/l "DATA_BITS" 0 4 5, +C4<00000000000000000000000000000011>;
P_0xbe7fd59f35a0 .param/l "FREQ" 0 4 3, +C4<00000010111110101111000010000000>;
v0xbe7fd59f5a00_0 .net "baud_tick", 0 0, v0xbe7fd59caf90_0;  1 drivers
v0xbe7fd59f5ac0_0 .net "clk", 0 0, v0xbe7fd59f61a0_0;  1 drivers
v0xbe7fd59f5b80_0 .net "rst", 0 0, v0xbe7fd59f62f0_0;  1 drivers
v0xbe7fd59f5c20_0 .net "rx_data", 2 0, v0xbe7fd59f44a0_0;  alias, 1 drivers
v0xbe7fd59f5cc0_0 .net "rx_done", 0 0, v0xbe7fd59f4750_0;  alias, 1 drivers
v0xbe7fd59f5d60_0 .net "tx_data", 2 0, v0xbe7fd59f65b0_0;  1 drivers
v0xbe7fd59f5e30_0 .net "tx_done", 0 0, v0xbe7fd59f5700_0;  alias, 1 drivers
v0xbe7fd59f5f00_0 .net "tx_serial", 0 0, v0xbe7fd59f57c0_0;  1 drivers
v0xbe7fd59f5ff0_0 .net "tx_start", 0 0, v0xbe7fd59f6790_0;  1 drivers
S_0xbe7fd59f37c0 .scope module, "u_baud_gen" "baud_rate_generator" 4 24, 5 3 0, S_0xbe7fd59f3320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "baud_tick";
P_0xbe7fd59cfe10 .param/l "BAUD_RATE" 0 5 4, +C4<00000000000000000010010110000000>;
P_0xbe7fd59cfe50 .param/l "FREQ" 0 5 5, +C4<00000010111110101111000010000000>;
P_0xbe7fd59cfe90 .param/l "TICK_RATE" 1 5 13, +C4<00000000000000000001010001011000>;
P_0xbe7fd59cfed0 .param/l "WIDTH" 1 5 15, +C4<00000000000000000000000000001101>;
v0xbe7fd59caf90_0 .var "baud_tick", 0 0;
v0xbe7fd59ce250_0 .net "clk", 0 0, v0xbe7fd59f61a0_0;  alias, 1 drivers
v0xbe7fd59ce2f0_0 .var "count", 12 0;
v0xbe7fd59d1960_0 .net "rst", 0 0, v0xbe7fd59f62f0_0;  alias, 1 drivers
E_0xbe7fd598a290 .event posedge, v0xbe7fd59d1960_0, v0xbe7fd59ce250_0;
S_0xbe7fd59f3da0 .scope module, "u_rx" "uart_rx" 4 47, 6 3 0, S_0xbe7fd59f3320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx_serial";
    .port_info 3 /INPUT 1 "baud_tick";
    .port_info 4 /OUTPUT 3 "data_out";
    .port_info 5 /OUTPUT 1 "rx_done";
P_0xbe7fd59d1f60 .param/l "DATA_BITS" 0 6 4, +C4<00000000000000000000000000000011>;
P_0xbe7fd59d1fa0 .param/l "IDX_W" 1 6 17, +C4<00000000000000000000000000000010>;
enum0xbe7fd599c9f0 .enum4 (2)
   "IDLE" 2'b00,
   "START" 2'b01,
   "DATA" 2'b10,
   "STOP" 2'b11
 ;
v0xbe7fd59f4150_0 .net "baud_tick", 0 0, v0xbe7fd59caf90_0;  alias, 1 drivers
v0xbe7fd59f4240_0 .var "bit_index", 1 0;
v0xbe7fd59f4300_0 .net "clk", 0 0, v0xbe7fd59f61a0_0;  alias, 1 drivers
v0xbe7fd59f4400_0 .var "current_state", 1 0;
v0xbe7fd59f44a0_0 .var "data_out", 2 0;
v0xbe7fd59f45d0_0 .var "next_state", 1 0;
v0xbe7fd59f46b0_0 .net "rst", 0 0, v0xbe7fd59f62f0_0;  alias, 1 drivers
v0xbe7fd59f4750_0 .var "rx_done", 0 0;
v0xbe7fd59f47f0_0 .net "rx_serial", 0 0, v0xbe7fd59f57c0_0;  alias, 1 drivers
v0xbe7fd59f48b0_0 .var "shift_reg", 2 0;
E_0xbe7fd59f40c0 .event anyedge, v0xbe7fd59f4400_0, v0xbe7fd59f47f0_0, v0xbe7fd59caf90_0, v0xbe7fd59f4240_0;
S_0xbe7fd59f4a90 .scope module, "u_tx" "uart_tx" 4 33, 7 3 0, S_0xbe7fd59f3320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 3 "tx_data";
    .port_info 4 /INPUT 1 "baud_tick";
    .port_info 5 /OUTPUT 1 "tx_serial";
    .port_info 6 /OUTPUT 1 "tx_done";
    .port_info 7 /OUTPUT 1 "tx_busy";
P_0xbe7fd59d2030 .param/l "DATA_BITS" 0 7 4, +C4<00000000000000000000000000000011>;
P_0xbe7fd59d2070 .param/l "IDX_W" 1 7 20, +C4<00000000000000000000000000000010>;
enum0xbe7fd598bd90 .enum4 (2)
   "IDLE" 2'b00,
   "START" 2'b01,
   "DATA" 2'b10,
   "STOP" 2'b11
 ;
v0xbe7fd59f4ec0_0 .net "baud_tick", 0 0, v0xbe7fd59caf90_0;  alias, 1 drivers
v0xbe7fd59f4fd0_0 .var "bit_index", 1 0;
v0xbe7fd59f50b0_0 .net "clk", 0 0, v0xbe7fd59f61a0_0;  alias, 1 drivers
v0xbe7fd59f51a0_0 .var "current_state", 1 0;
v0xbe7fd59f5260_0 .var "next_state", 1 0;
v0xbe7fd59f5390_0 .net "rst", 0 0, v0xbe7fd59f62f0_0;  alias, 1 drivers
v0xbe7fd59f5480_0 .var "shift_reg", 2 0;
v0xbe7fd59f5560_0 .var "tx_busy", 0 0;
v0xbe7fd59f5620_0 .net "tx_data", 2 0, v0xbe7fd59f65b0_0;  alias, 1 drivers
v0xbe7fd59f5700_0 .var "tx_done", 0 0;
v0xbe7fd59f57c0_0 .var "tx_serial", 0 0;
v0xbe7fd59f5860_0 .net "tx_start", 0 0, v0xbe7fd59f6790_0;  alias, 1 drivers
E_0xbe7fd59f4080 .event anyedge, v0xbe7fd59f51a0_0, v0xbe7fd59f5860_0, v0xbe7fd59caf90_0, v0xbe7fd59f4fd0_0;
    .scope S_0xbe7fd59f37c0;
T_0 ;
    %wait E_0xbe7fd598a290;
    %load/vec4 v0xbe7fd59d1960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0xbe7fd59ce2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbe7fd59caf90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xbe7fd59ce2f0_0;
    %pad/u 32;
    %cmpi/e 5207, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0xbe7fd59ce2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe7fd59caf90_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xbe7fd59ce2f0_0;
    %addi 1, 0, 13;
    %assign/vec4 v0xbe7fd59ce2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbe7fd59caf90_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xbe7fd59f4a90;
T_1 ;
    %wait E_0xbe7fd598a290;
    %load/vec4 v0xbe7fd59f5390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xbe7fd59f51a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbe7fd59f5480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe7fd59f57c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbe7fd59f5700_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xbe7fd59f4fd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xbe7fd59f5260_0;
    %assign/vec4 v0xbe7fd59f51a0_0, 0;
    %load/vec4 v0xbe7fd59f51a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbe7fd59f5700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe7fd59f57c0_0, 0;
    %load/vec4 v0xbe7fd59f5860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v0xbe7fd59f5620_0;
    %assign/vec4 v0xbe7fd59f5480_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xbe7fd59f4fd0_0, 0;
T_1.7 ;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbe7fd59f57c0_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0xbe7fd59f4ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %load/vec4 v0xbe7fd59f5480_0;
    %load/vec4 v0xbe7fd59f4fd0_0;
    %part/u 1;
    %assign/vec4 v0xbe7fd59f57c0_0, 0;
    %load/vec4 v0xbe7fd59f4fd0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xbe7fd59f4fd0_0, 0;
T_1.9 ;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0xbe7fd59f4ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe7fd59f57c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe7fd59f5700_0, 0;
T_1.11 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xbe7fd59f4a90;
T_2 ;
Ewait_0 .event/or E_0xbe7fd59f4080, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xbe7fd59f51a0_0;
    %store/vec4 v0xbe7fd59f5260_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbe7fd59f5560_0, 0, 1;
    %load/vec4 v0xbe7fd59f51a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xbe7fd59f5260_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe7fd59f5560_0, 0, 1;
    %load/vec4 v0xbe7fd59f5860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xbe7fd59f5260_0, 0, 2;
T_2.6 ;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0xbe7fd59f4ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xbe7fd59f5260_0, 0, 2;
T_2.8 ;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0xbe7fd59f4ec0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.12, 9;
    %load/vec4 v0xbe7fd59f4fd0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xbe7fd59f5260_0, 0, 2;
T_2.10 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0xbe7fd59f4ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xbe7fd59f5260_0, 0, 2;
T_2.13 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xbe7fd59f3da0;
T_3 ;
    %wait E_0xbe7fd598a290;
    %load/vec4 v0xbe7fd59f46b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xbe7fd59f4400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbe7fd59f4750_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbe7fd59f48b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xbe7fd59f4240_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xbe7fd59f45d0_0;
    %assign/vec4 v0xbe7fd59f4400_0, 0;
    %load/vec4 v0xbe7fd59f4400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbe7fd59f4750_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0xbe7fd59f4150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xbe7fd59f4240_0, 0;
T_3.8 ;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0xbe7fd59f4150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0xbe7fd59f47f0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xbe7fd59f4240_0;
    %assign/vec4/off/d v0xbe7fd59f48b0_0, 4, 5;
    %load/vec4 v0xbe7fd59f4240_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xbe7fd59f4240_0, 0;
T_3.10 ;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0xbe7fd59f4150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v0xbe7fd59f47f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.14, 4;
    %load/vec4 v0xbe7fd59f48b0_0;
    %assign/vec4 v0xbe7fd59f44a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbe7fd59f4750_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbe7fd59f4750_0, 0;
T_3.15 ;
T_3.12 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xbe7fd59f3da0;
T_4 ;
Ewait_1 .event/or E_0xbe7fd59f40c0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0xbe7fd59f4400_0;
    %store/vec4 v0xbe7fd59f45d0_0, 0, 2;
    %load/vec4 v0xbe7fd59f4400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xbe7fd59f45d0_0, 0, 2;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0xbe7fd59f47f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xbe7fd59f45d0_0, 0, 2;
T_4.6 ;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0xbe7fd59f4150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xbe7fd59f45d0_0, 0, 2;
T_4.8 ;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0xbe7fd59f4150_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.12, 9;
    %load/vec4 v0xbe7fd59f4240_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xbe7fd59f45d0_0, 0, 2;
T_4.10 ;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0xbe7fd59f4150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xbe7fd59f45d0_0, 0, 2;
T_4.13 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xbe7fd5966800;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe7fd59f61a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbe7fd59f62f0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0xbe7fd5966800;
T_6 ;
    %delay 10000, 0;
    %load/vec4 v0xbe7fd59f61a0_0;
    %inv;
    %store/vec4 v0xbe7fd59f61a0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0xbe7fd5966800;
T_7 ;
    %vpi_call/w 3 40 "$dumpfile", "uart_wave.vcd" {0 0 0};
    %vpi_call/w 3 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xbe7fd5966800 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0xbe7fd5966800;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbe7fd59f62f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe7fd59f6790_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xbe7fd59f65b0_0, 0, 3;
    %delay 200000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe7fd59f62f0_0, 0, 1;
    %vpi_call/w 3 51 "$display", "[%0t] INFO: Reset deasserted", $time {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xbe7fd5966800;
T_9 ;
    %fork t_1, S_0xbe7fd59b0360;
    %jmp t_0;
    .scope S_0xbe7fd59b0360;
t_1 ;
    %wait E_0xbe7fd59bfe20;
    %pushi/vec4 2, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbe7fd59bf460;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %fork t_3, S_0xbe7fd59b04f0;
    %jmp t_2;
    .scope S_0xbe7fd59b04f0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbe7fd59caef0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0xbe7fd59caef0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.3, 5;
    %load/vec4 v0xbe7fd59caef0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0xbe7fd59f65b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbe7fd59f6790_0, 0, 1;
    %wait E_0xbe7fd59bf460;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe7fd59f6790_0, 0, 1;
    %vpi_call/w 3 64 "$display", "[%0t] TX STARTED for data = %0d", $time, v0xbe7fd59f65b0_0 {0 0 0};
    %wait E_0xbe7fd59c0200;
    %vpi_call/w 3 67 "$display", "[%0t] TX DONE for data = %0d", $time, v0xbe7fd59f65b0_0 {0 0 0};
    %wait E_0xbe7fd59bef00;
    %vpi_call/w 3 70 "$display", "[%0t] RX DONE, Received = %0d", $time, v0xbe7fd59f6440_0 {0 0 0};
    %load/vec4 v0xbe7fd59f6440_0;
    %load/vec4 v0xbe7fd59f65b0_0;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %vpi_call/w 3 73 "$error", "[%0t] MISMATCH: TX=%0d, RX=%0d", $time, v0xbe7fd59f65b0_0, v0xbe7fd59f6440_0 {0 0 0};
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 3 75 "$display", "[%0t] MATCH: TX=%0d, RX=%0d \342\234\205", $time, v0xbe7fd59f65b0_0, v0xbe7fd59f6440_0 {0 0 0};
T_9.5 ;
    %pushi/vec4 5000, 0, 32;
T_9.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.7, 5;
    %jmp/1 T_9.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbe7fd59bf460;
    %jmp T_9.6;
T_9.7 ;
    %pop/vec4 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbe7fd59caef0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xbe7fd59caef0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %end;
    .scope S_0xbe7fd59b0360;
t_2 %join;
    %vpi_call/w 3 80 "$display", "[%0t] TEST COMPLETED \342\234\205", $time {0 0 0};
    %vpi_call/w 3 81 "$finish" {0 0 0};
    %end;
    .scope S_0xbe7fd5966800;
t_0 %join;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "tb_uart.sv";
    "uart_top.sv";
    "baud_rate_generator.sv";
    "uart_rec.sv";
    "uart_tx.sv";
