Analysis & Synthesis report for hardware_aes_128
Sat May 21 18:13:19 2022
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for sld_signaltap:auto_signaltap_0
 15. Parameter Settings for User Entity Instance: Top-level Entity: |main
 16. Parameter Settings for User Entity Instance: async_receiver:aes_rx_uart
 17. Parameter Settings for User Entity Instance: async_receiver:aes_rx_uart|BaudTickGen:tickgen
 18. Parameter Settings for User Entity Instance: async_transmitter:aes_tx_uart
 19. Parameter Settings for User Entity Instance: async_transmitter:aes_tx_uart|BaudTickGen:tickgen
 20. Parameter Settings for User Entity Instance: aes128_top:aes|expand_key_top:i_expand_key_top
 21. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 22. Port Connectivity Checks: "aes128_top:aes"
 23. Port Connectivity Checks: "async_receiver:aes_rx_uart|BaudTickGen:tickgen"
 24. Port Connectivity Checks: "async_receiver:aes_rx_uart"
 25. SignalTap II Logic Analyzer Settings
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Connections to In-System Debugging Instance "auto_signaltap_0"
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 21 18:13:18 2022           ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                      ; hardware_aes_128                                ;
; Top-level Entity Name              ; main                                            ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 21,820                                          ;
;     Total combinational functions  ; 18,686                                          ;
;     Dedicated logic registers      ; 4,996                                           ;
; Total registers                    ; 4996                                            ;
; Total pins                         ; 233                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 20,096                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; main               ; hardware_aes_128   ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; async.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/async.v                                                            ;             ;
; sub_bytes.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v                                                        ;             ;
; shift_rows.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/shift_rows.v                                                       ;             ;
; mix_columns.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/mix_columns.v                                                      ;             ;
; key_scheduler.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/key_scheduler.v                                                    ;             ;
; inv_sub_bytes.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v                                                    ;             ;
; inv_shift_rows.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_shift_rows.v                                                   ;             ;
; inv_mix_columns.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_mix_columns.v                                                  ;             ;
; expand_key_top.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/expand_key_top.v                                                   ;             ;
; expand_key_core.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/expand_key_core.v                                                  ;             ;
; encrypt_top.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/encrypt_top.v                                                      ;             ;
; encrypt_round.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/encrypt_round.v                                                    ;             ;
; encrypt_final_round.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/encrypt_final_round.v                                              ;             ;
; decrypt_top.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/decrypt_top.v                                                      ;             ;
; decrypt_round.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/decrypt_round.v                                                    ;             ;
; decrypt_initial_round.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/decrypt_initial_round.v                                            ;             ;
; aes128_top.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/aes128_top.v                                                       ;             ;
; add_round_key.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/add_round_key.v                                                    ;             ;
; main.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v                                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/sld_signaltap.vhd                                         ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                    ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/sld_ela_control.vhd                                       ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                          ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/lpm_constant.inc                                          ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/dffeea.inc                                                ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/aglobal151.inc                                            ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/sld_mbpmg.vhd                                             ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                              ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/altsyncram.tdf                                            ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/lpm_mux.inc                                               ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/lpm_decode.inc                                            ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/altrom.inc                                                ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/altram.inc                                                ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/altdpram.inc                                              ;             ;
; db/altsyncram_gc14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/altsyncram_gc14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/altdpram.tdf                                              ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/others/maxplus2/memmodes.inc                                            ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/a_hdffe.inc                                               ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                       ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/altsyncram.inc                                            ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/lpm_mux.tdf                                               ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/muxlut.inc                                                ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/bypassff.inc                                              ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/altshift.inc                                              ;             ;
; db/mux_j7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/mux_j7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/lpm_decode.tdf                                            ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/declut.inc                                                ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/lpm_compare.inc                                           ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/lpm_counter.tdf                                           ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/lpm_add_sub.inc                                           ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/cmpconst.inc                                              ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/lpm_counter.inc                                           ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/alt_counter_stratix.inc                                   ;             ;
; db/cntr_vsh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/cntr_vsh.tdf                                                    ;             ;
; db/cmpr_krb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/cmpr_krb.tdf                                                    ;             ;
; db/cntr_8hi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/cntr_8hi.tdf                                                    ;             ;
; db/cntr_crh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/cntr_crh.tdf                                                    ;             ;
; db/cmpr_grb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/cmpr_grb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/sld_rom_sr.vhd                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                         ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/sld_hub.vhd                                               ; altera_sld  ;
; db/ip/sld5fff1abc/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/ip/sld5fff1abc/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; e:/program files/alteraquartusprime15.1.0.185/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                          ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 21,820              ;
;                                             ;                     ;
; Total combinational functions               ; 18686               ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 17227               ;
;     -- 3 input functions                    ; 850                 ;
;     -- <=2 input functions                  ; 609                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 18497               ;
;     -- arithmetic mode                      ; 189                 ;
;                                             ;                     ;
; Total registers                             ; 4996                ;
;     -- Dedicated logic registers            ; 4996                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 233                 ;
; Total memory bits                           ; 20096               ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 4260                ;
; Total fan-out                               ; 90277               ;
; Average fan-out                             ; 3.71                ;
+---------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |main                                                                                                                                   ; 18686 (319)       ; 4996 (496)   ; 20096       ; 0          ; 0            ; 0       ; 0         ; 233  ; 0            ; 0          ; |main                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |aes128_top:aes|                                                                                                                     ; 17353 (256)       ; 2188 (0)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|aes128_top:aes                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |decrypt_top:i_decrypt_top|                                                                                                       ; 8201 (901)        ; 388 (388)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|aes128_top:aes|decrypt_top:i_decrypt_top                                                                                                                                                                                                                                                                                                   ; work         ;
;          |decrypt_initial_round:i_decrypt_initial_round|                                                                                ; 3456 (0)          ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round                                                                                                                                                                                                                                                     ; work         ;
;             |add_round_key:i_add_round_key|                                                                                             ; 128 (128)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round|add_round_key:i_add_round_key                                                                                                                                                                                                                       ; work         ;
;             |inv_sub_bytes:i_inv_sub_bytes|                                                                                             ; 3328 (3328)       ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round|inv_sub_bytes:i_inv_sub_bytes                                                                                                                                                                                                                       ; work         ;
;          |decrypt_round:decrypt_round_2_10|                                                                                             ; 3844 (0)          ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10                                                                                                                                                                                                                                                                  ; work         ;
;             |add_round_key:i_add_round_key|                                                                                             ; 115 (115)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10|add_round_key:i_add_round_key                                                                                                                                                                                                                                    ; work         ;
;             |inv_mix_columns:i_inv_mix_columns|                                                                                         ; 401 (401)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10|inv_mix_columns:i_inv_mix_columns                                                                                                                                                                                                                                ; work         ;
;             |inv_sub_bytes:i_inv_sub_bytes|                                                                                             ; 3328 (3328)       ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10|inv_sub_bytes:i_inv_sub_bytes                                                                                                                                                                                                                                    ; work         ;
;       |encrypt_top:i_encrypt_top|                                                                                                       ; 7780 (900)        ; 384 (384)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|aes128_top:aes|encrypt_top:i_encrypt_top                                                                                                                                                                                                                                                                                                   ; work         ;
;          |encrypt_final_round:i_encrypt_final_round|                                                                                    ; 3328 (0)          ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_final_round:i_encrypt_final_round                                                                                                                                                                                                                                                         ; work         ;
;             |sub_bytes:i_sub_bytes|                                                                                                     ; 3328 (3328)       ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_final_round:i_encrypt_final_round|sub_bytes:i_sub_bytes                                                                                                                                                                                                                                   ; work         ;
;          |encrypt_round:encrypt_round_1_9|                                                                                              ; 3552 (0)          ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9                                                                                                                                                                                                                                                                   ; work         ;
;             |add_round_key:i_add_round_key|                                                                                             ; 200 (200)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|add_round_key:i_add_round_key                                                                                                                                                                                                                                     ; work         ;
;             |mix_columns:i_mix_columns|                                                                                                 ; 24 (24)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|mix_columns:i_mix_columns                                                                                                                                                                                                                                         ; work         ;
;             |sub_bytes:i_sub_bytes|                                                                                                     ; 3328 (3328)       ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|sub_bytes:i_sub_bytes                                                                                                                                                                                                                                             ; work         ;
;       |expand_key_top:i_expand_key_top|                                                                                                 ; 1116 (148)        ; 1416 (1416)  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|aes128_top:aes|expand_key_top:i_expand_key_top                                                                                                                                                                                                                                                                                             ; work         ;
;          |expand_key_core:i_expand_key_core|                                                                                            ; 968 (968)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|aes128_top:aes|expand_key_top:i_expand_key_top|expand_key_core:i_expand_key_core                                                                                                                                                                                                                                                           ; work         ;
;    |async_receiver:aes_rx_uart|                                                                                                         ; 34 (20)           ; 34 (21)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|async_receiver:aes_rx_uart                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |BaudTickGen:tickgen|                                                                                                             ; 14 (14)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|async_receiver:aes_rx_uart|BaudTickGen:tickgen                                                                                                                                                                                                                                                                                             ; work         ;
;    |async_transmitter:aes_tx_uart|                                                                                                      ; 40 (23)           ; 29 (12)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|async_transmitter:aes_tx_uart                                                                                                                                                                                                                                                                                                              ; work         ;
;       |BaudTickGen:tickgen|                                                                                                             ; 17 (17)           ; 17 (17)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|async_transmitter:aes_tx_uart|BaudTickGen:tickgen                                                                                                                                                                                                                                                                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 119 (1)           ; 90 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 118 (0)           ; 90 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 118 (0)           ; 90 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 118 (1)           ; 90 (5)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 117 (0)           ; 85 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 117 (78)          ; 85 (57)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 821 (2)           ; 2159 (314)   ; 20096       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 819 (0)           ; 1845 (0)     ; 20096       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 819 (89)          ; 1845 (702)   ; 20096       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)            ; 46 (46)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; work         ;
;                   |mux_j7c:auto_generated|                                                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated                                                                                                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 20096       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; work         ;
;                |altsyncram_gc14:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 20096       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gc14:auto_generated                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 369 (1)           ; 801 (1)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 314 (0)           ; 785 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 471 (471)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 314 (0)           ; 314 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 54 (54)           ; 11 (1)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 224 (11)          ; 207 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)            ; 8 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; work         ;
;                   |cntr_vsh:auto_generated|                                                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vsh:auto_generated                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; work         ;
;                   |cntr_8hi:auto_generated|                                                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated                                                                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; work         ;
;                   |cntr_crh:auto_generated|                                                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_crh:auto_generated                                                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 157 (157)         ; 157 (157)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gc14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 157          ; 128          ; 157          ; 20096 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                              ;
+---------------------------------------------------------------+-----------------------------------------------------------------+
; Register name                                                 ; Reason for Removal                                              ;
+---------------------------------------------------------------+-----------------------------------------------------------------+
; aes128_top:aes|decrypt_top:i_decrypt_top|counter[4..7]        ; Stuck at GND due to stuck port data_in                          ;
; aes128_top:aes|encrypt_top:i_encrypt_top|counter[4..7]        ; Stuck at GND due to stuck port data_in                          ;
; aes128_top:aes|expand_key_top:i_expand_key_top|counter[4..7]  ; Stuck at GND due to stuck port data_in                          ;
; aes128_top:aes|expand_key_top:i_expand_key_top|rcon_reg[4..7] ; Stuck at GND due to stuck port data_in                          ;
; aes128_top:aes|encrypt_top:i_encrypt_top|counter[0]           ; Merged with aes128_top:aes|decrypt_top:i_decrypt_top|counter[0] ;
; aes128_top:aes|encrypt_top:i_encrypt_top|counter[1]           ; Merged with aes128_top:aes|decrypt_top:i_decrypt_top|counter[1] ;
; aes128_top:aes|encrypt_top:i_encrypt_top|counter[2]           ; Merged with aes128_top:aes|decrypt_top:i_decrypt_top|counter[2] ;
; aes128_top:aes|encrypt_top:i_encrypt_top|counter[3]           ; Merged with aes128_top:aes|decrypt_top:i_decrypt_top|counter[3] ;
; async_receiver:aes_rx_uart|BaudTickGen:tickgen|Acc[4]         ; Merged with my_clock[0]                                         ;
; Total Number of Removed Registers = 21                        ;                                                                 ;
+---------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4996  ;
; Number of registers using Synchronous Clear  ; 57    ;
; Number of registers using Synchronous Load   ; 84    ;
; Number of registers using Asynchronous Clear ; 764   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3300  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; async_receiver:aes_rx_uart|RxD_bit                                                                                                                                                                                                                                                                                              ; 4       ;
; async_receiver:aes_rx_uart|Filter_cnt[0]                                                                                                                                                                                                                                                                                        ; 3       ;
; async_receiver:aes_rx_uart|Filter_cnt[1]                                                                                                                                                                                                                                                                                        ; 3       ;
; max_length_reg[0]                                                                                                                                                                                                                                                                                                               ; 2       ;
; max_length_reg[1]                                                                                                                                                                                                                                                                                                               ; 2       ;
; max_length_reg[2]                                                                                                                                                                                                                                                                                                               ; 2       ;
; max_length_reg[3]                                                                                                                                                                                                                                                                                                               ; 2       ;
; max_length_reg[4]                                                                                                                                                                                                                                                                                                               ; 2       ;
; max_length_reg[5]                                                                                                                                                                                                                                                                                                               ; 2       ;
; async_receiver:aes_rx_uart|RxD_sync[1]                                                                                                                                                                                                                                                                                          ; 2       ;
; async_receiver:aes_rx_uart|RxD_sync[0]                                                                                                                                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 22                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |main|async_transmitter:aes_tx_uart|TxD_shift[4]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |main|aes_counter[2]                                                       ;
; 16:1               ; 256 bits  ; 2560 LEs      ; 256 LEs              ; 2304 LEs               ; Yes        ; |main|aes128_top:aes|encrypt_top:i_encrypt_top|enc_buff_state_in_reg[62]   ;
; 16:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |main|aes128_top:aes|expand_key_top:i_expand_key_top|rcon_reg[3]           ;
; 16:1               ; 128 bits  ; 1280 LEs      ; 128 LEs              ; 1152 LEs               ; Yes        ; |main|aes128_top:aes|expand_key_top:i_expand_key_top|buff_rkey_in_reg[120] ;
; 13:1               ; 256 bits  ; 2048 LEs      ; 1536 LEs             ; 512 LEs                ; Yes        ; |main|aes128_top:aes|encrypt_top:i_encrypt_top|buff_round_key_reg[7]       ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 80 LEs               ; 1280 LEs               ; Yes        ; |main|TxD_data_reg[0]                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |main ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                           ;
; Baud           ; 115200   ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_receiver:aes_rx_uart ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                              ;
; Baud           ; 115200   ; Signed Integer                              ;
; Oversampling   ; 8        ; Signed Integer                              ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_receiver:aes_rx_uart|BaudTickGen:tickgen ;
+----------------+----------+-----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                            ;
+----------------+----------+-----------------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                                  ;
; Baud           ; 115200   ; Signed Integer                                                  ;
; Oversampling   ; 8        ; Signed Integer                                                  ;
+----------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_transmitter:aes_tx_uart ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                 ;
; Baud           ; 115200   ; Signed Integer                                 ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_transmitter:aes_tx_uart|BaudTickGen:tickgen ;
+----------------+----------+--------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                               ;
+----------------+----------+--------------------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                                     ;
; Baud           ; 115200   ; Signed Integer                                                     ;
; Oversampling   ; 1        ; Signed Integer                                                     ;
+----------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aes128_top:aes|expand_key_top:i_expand_key_top ;
+----------------+----------+-----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                            ;
+----------------+----------+-----------------------------------------------------------------+
; rcon_index_1   ; 00000001 ; Unsigned Binary                                                 ;
; rcon_index_2   ; 00000010 ; Unsigned Binary                                                 ;
; rcon_index_3   ; 00000011 ; Unsigned Binary                                                 ;
; rcon_index_4   ; 00000100 ; Unsigned Binary                                                 ;
; rcon_index_5   ; 00000101 ; Unsigned Binary                                                 ;
; rcon_index_6   ; 00000110 ; Unsigned Binary                                                 ;
; rcon_index_7   ; 00000111 ; Unsigned Binary                                                 ;
; rcon_index_8   ; 00001000 ; Unsigned Binary                                                 ;
; rcon_index_9   ; 00001001 ; Unsigned Binary                                                 ;
; rcon_index_10  ; 00001010 ; Unsigned Binary                                                 ;
+----------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 157                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 157                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 492                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 157                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------+
; Port Connectivity Checks: "aes128_top:aes" ;
+-------+-------+----------+-----------------+
; Port  ; Type  ; Severity ; Details         ;
+-------+-------+----------+-----------------+
; reset ; Input ; Info     ; Stuck at GND    ;
+-------+-------+----------+-----------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "async_receiver:aes_rx_uart|BaudTickGen:tickgen" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                   ;
+--------+-------+----------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "async_receiver:aes_rx_uart"                                                                                         ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; RxD_idle        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; RxD_endofpacket ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 157                 ; 157              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 241                         ;
; cycloneiii_ff         ; 2747                        ;
;     ENA               ; 2552                        ;
;     ENA SCLR          ; 9                           ;
;     ENA SLD           ; 1                           ;
;     SLD               ; 17                          ;
;     plain             ; 168                         ;
; cycloneiii_io_obuf    ; 36                          ;
; cycloneiii_lcell_comb ; 17747                       ;
;     arith             ; 112                         ;
;         2 data inputs ; 81                          ;
;         3 data inputs ; 31                          ;
;     normal            ; 17635                       ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 374                         ;
;         3 data inputs ; 546                         ;
;         4 data inputs ; 16697                       ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 6.90                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:03:30     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                       ;
+-----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------+---------+
; Name                                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                   ; Details ;
+-----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------+---------+
; MAX10_CLK1_50                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MAX10_CLK1_50                                       ; N/A     ;
; aes128_top:aes|encrypt_top:i_encrypt_top|counter[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes128_top:aes|decrypt_top:i_decrypt_top|counter[0] ; N/A     ;
; aes128_top:aes|encrypt_top:i_encrypt_top|counter[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes128_top:aes|decrypt_top:i_decrypt_top|counter[0] ; N/A     ;
; aes128_top:aes|encrypt_top:i_encrypt_top|counter[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes128_top:aes|decrypt_top:i_decrypt_top|counter[1] ; N/A     ;
; aes128_top:aes|encrypt_top:i_encrypt_top|counter[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes128_top:aes|decrypt_top:i_decrypt_top|counter[1] ; N/A     ;
; aes128_top:aes|encrypt_top:i_encrypt_top|counter[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes128_top:aes|decrypt_top:i_decrypt_top|counter[2] ; N/A     ;
; aes128_top:aes|encrypt_top:i_encrypt_top|counter[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes128_top:aes|decrypt_top:i_decrypt_top|counter[2] ; N/A     ;
; aes128_top:aes|encrypt_top:i_encrypt_top|counter[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes128_top:aes|decrypt_top:i_decrypt_top|counter[3] ; N/A     ;
; aes128_top:aes|encrypt_top:i_encrypt_top|counter[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aes128_top:aes|decrypt_top:i_decrypt_top|counter[3] ; N/A     ;
; aes128_top:aes|encrypt_top:i_encrypt_top|counter[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                 ; N/A     ;
; aes128_top:aes|encrypt_top:i_encrypt_top|counter[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                 ; N/A     ;
; aes128_top:aes|encrypt_top:i_encrypt_top|counter[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                 ; N/A     ;
; aes128_top:aes|encrypt_top:i_encrypt_top|counter[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                 ; N/A     ;
; aes128_top:aes|encrypt_top:i_encrypt_top|counter[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                 ; N/A     ;
; aes128_top:aes|encrypt_top:i_encrypt_top|counter[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                 ; N/A     ;
; aes128_top:aes|encrypt_top:i_encrypt_top|counter[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                 ; N/A     ;
; aes128_top:aes|encrypt_top:i_encrypt_top|counter[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                 ; N/A     ;
; GPIO[34]~input                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; GPIO[34]                                            ; N/A     ;
; GPIO[34]~input                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; GPIO[34]                                            ; N/A     ;
; GPIO[35]~input                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; GPIO[35]                                            ; N/A     ;
; GPIO[35]~input                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; GPIO[35]                                            ; N/A     ;
; TxD_data_reg[0]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TxD_data_reg[0]                                     ; N/A     ;
; TxD_data_reg[0]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TxD_data_reg[0]                                     ; N/A     ;
; TxD_data_reg[1]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TxD_data_reg[1]                                     ; N/A     ;
; TxD_data_reg[1]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TxD_data_reg[1]                                     ; N/A     ;
; TxD_data_reg[2]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TxD_data_reg[2]                                     ; N/A     ;
; TxD_data_reg[2]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TxD_data_reg[2]                                     ; N/A     ;
; TxD_data_reg[3]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TxD_data_reg[3]                                     ; N/A     ;
; TxD_data_reg[3]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TxD_data_reg[3]                                     ; N/A     ;
; TxD_data_reg[4]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TxD_data_reg[4]                                     ; N/A     ;
; TxD_data_reg[4]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TxD_data_reg[4]                                     ; N/A     ;
; TxD_data_reg[5]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TxD_data_reg[5]                                     ; N/A     ;
; TxD_data_reg[5]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TxD_data_reg[5]                                     ; N/A     ;
; TxD_data_reg[6]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TxD_data_reg[6]                                     ; N/A     ;
; TxD_data_reg[6]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TxD_data_reg[6]                                     ; N/A     ;
; TxD_data_reg[7]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TxD_data_reg[7]                                     ; N/A     ;
; TxD_data_reg[7]                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; TxD_data_reg[7]                                     ; N/A     ;
; aes_read_flag                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_read_flag                                       ; N/A     ;
; aes_read_flag                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_read_flag                                       ; N/A     ;
; aes_start_flag                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_start_flag                                      ; N/A     ;
; aes_start_flag                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; aes_start_flag                                      ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; my_clock[0]                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; my_clock[0]                                         ; N/A     ;
; my_clock[0]                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; my_clock[0]                                         ; N/A     ;
; signal_tap_data_rx_reg[0]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signal_tap_data_rx_reg[0]                           ; N/A     ;
; signal_tap_data_rx_reg[0]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signal_tap_data_rx_reg[0]                           ; N/A     ;
; signal_tap_data_rx_reg[1]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signal_tap_data_rx_reg[1]                           ; N/A     ;
; signal_tap_data_rx_reg[1]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signal_tap_data_rx_reg[1]                           ; N/A     ;
; signal_tap_data_rx_reg[2]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signal_tap_data_rx_reg[2]                           ; N/A     ;
; signal_tap_data_rx_reg[2]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signal_tap_data_rx_reg[2]                           ; N/A     ;
; signal_tap_data_rx_reg[3]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signal_tap_data_rx_reg[3]                           ; N/A     ;
; signal_tap_data_rx_reg[3]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signal_tap_data_rx_reg[3]                           ; N/A     ;
; signal_tap_data_rx_reg[4]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signal_tap_data_rx_reg[4]                           ; N/A     ;
; signal_tap_data_rx_reg[4]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signal_tap_data_rx_reg[4]                           ; N/A     ;
; signal_tap_data_rx_reg[5]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signal_tap_data_rx_reg[5]                           ; N/A     ;
; signal_tap_data_rx_reg[5]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signal_tap_data_rx_reg[5]                           ; N/A     ;
; signal_tap_data_rx_reg[6]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signal_tap_data_rx_reg[6]                           ; N/A     ;
; signal_tap_data_rx_reg[6]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signal_tap_data_rx_reg[6]                           ; N/A     ;
; signal_tap_data_rx_reg[7]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signal_tap_data_rx_reg[7]                           ; N/A     ;
; signal_tap_data_rx_reg[7]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signal_tap_data_rx_reg[7]                           ; N/A     ;
; signaltap_output_message_reg[0]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[0]                     ; N/A     ;
; signaltap_output_message_reg[0]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[0]                     ; N/A     ;
; signaltap_output_message_reg[100]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[100]                   ; N/A     ;
; signaltap_output_message_reg[100]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[100]                   ; N/A     ;
; signaltap_output_message_reg[101]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[101]                   ; N/A     ;
; signaltap_output_message_reg[101]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[101]                   ; N/A     ;
; signaltap_output_message_reg[102]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[102]                   ; N/A     ;
; signaltap_output_message_reg[102]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[102]                   ; N/A     ;
; signaltap_output_message_reg[103]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[103]                   ; N/A     ;
; signaltap_output_message_reg[103]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[103]                   ; N/A     ;
; signaltap_output_message_reg[104]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[104]                   ; N/A     ;
; signaltap_output_message_reg[104]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[104]                   ; N/A     ;
; signaltap_output_message_reg[105]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[105]                   ; N/A     ;
; signaltap_output_message_reg[105]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[105]                   ; N/A     ;
; signaltap_output_message_reg[106]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[106]                   ; N/A     ;
; signaltap_output_message_reg[106]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[106]                   ; N/A     ;
; signaltap_output_message_reg[107]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[107]                   ; N/A     ;
; signaltap_output_message_reg[107]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[107]                   ; N/A     ;
; signaltap_output_message_reg[108]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[108]                   ; N/A     ;
; signaltap_output_message_reg[108]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[108]                   ; N/A     ;
; signaltap_output_message_reg[109]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[109]                   ; N/A     ;
; signaltap_output_message_reg[109]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[109]                   ; N/A     ;
; signaltap_output_message_reg[10]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[10]                    ; N/A     ;
; signaltap_output_message_reg[10]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[10]                    ; N/A     ;
; signaltap_output_message_reg[110]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[110]                   ; N/A     ;
; signaltap_output_message_reg[110]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[110]                   ; N/A     ;
; signaltap_output_message_reg[111]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[111]                   ; N/A     ;
; signaltap_output_message_reg[111]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[111]                   ; N/A     ;
; signaltap_output_message_reg[112]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[112]                   ; N/A     ;
; signaltap_output_message_reg[112]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[112]                   ; N/A     ;
; signaltap_output_message_reg[113]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[113]                   ; N/A     ;
; signaltap_output_message_reg[113]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[113]                   ; N/A     ;
; signaltap_output_message_reg[114]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[114]                   ; N/A     ;
; signaltap_output_message_reg[114]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[114]                   ; N/A     ;
; signaltap_output_message_reg[115]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[115]                   ; N/A     ;
; signaltap_output_message_reg[115]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[115]                   ; N/A     ;
; signaltap_output_message_reg[116]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[116]                   ; N/A     ;
; signaltap_output_message_reg[116]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[116]                   ; N/A     ;
; signaltap_output_message_reg[117]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[117]                   ; N/A     ;
; signaltap_output_message_reg[117]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[117]                   ; N/A     ;
; signaltap_output_message_reg[118]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[118]                   ; N/A     ;
; signaltap_output_message_reg[118]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[118]                   ; N/A     ;
; signaltap_output_message_reg[119]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[119]                   ; N/A     ;
; signaltap_output_message_reg[119]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[119]                   ; N/A     ;
; signaltap_output_message_reg[11]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[11]                    ; N/A     ;
; signaltap_output_message_reg[11]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[11]                    ; N/A     ;
; signaltap_output_message_reg[120]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[120]                   ; N/A     ;
; signaltap_output_message_reg[120]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[120]                   ; N/A     ;
; signaltap_output_message_reg[121]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[121]                   ; N/A     ;
; signaltap_output_message_reg[121]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[121]                   ; N/A     ;
; signaltap_output_message_reg[122]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[122]                   ; N/A     ;
; signaltap_output_message_reg[122]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[122]                   ; N/A     ;
; signaltap_output_message_reg[123]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[123]                   ; N/A     ;
; signaltap_output_message_reg[123]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[123]                   ; N/A     ;
; signaltap_output_message_reg[124]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[124]                   ; N/A     ;
; signaltap_output_message_reg[124]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[124]                   ; N/A     ;
; signaltap_output_message_reg[125]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[125]                   ; N/A     ;
; signaltap_output_message_reg[125]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[125]                   ; N/A     ;
; signaltap_output_message_reg[126]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[126]                   ; N/A     ;
; signaltap_output_message_reg[126]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[126]                   ; N/A     ;
; signaltap_output_message_reg[127]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[127]                   ; N/A     ;
; signaltap_output_message_reg[127]                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[127]                   ; N/A     ;
; signaltap_output_message_reg[12]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[12]                    ; N/A     ;
; signaltap_output_message_reg[12]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[12]                    ; N/A     ;
; signaltap_output_message_reg[13]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[13]                    ; N/A     ;
; signaltap_output_message_reg[13]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[13]                    ; N/A     ;
; signaltap_output_message_reg[14]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[14]                    ; N/A     ;
; signaltap_output_message_reg[14]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[14]                    ; N/A     ;
; signaltap_output_message_reg[15]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[15]                    ; N/A     ;
; signaltap_output_message_reg[15]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[15]                    ; N/A     ;
; signaltap_output_message_reg[16]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[16]                    ; N/A     ;
; signaltap_output_message_reg[16]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[16]                    ; N/A     ;
; signaltap_output_message_reg[17]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[17]                    ; N/A     ;
; signaltap_output_message_reg[17]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[17]                    ; N/A     ;
; signaltap_output_message_reg[18]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[18]                    ; N/A     ;
; signaltap_output_message_reg[18]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[18]                    ; N/A     ;
; signaltap_output_message_reg[19]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[19]                    ; N/A     ;
; signaltap_output_message_reg[19]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[19]                    ; N/A     ;
; signaltap_output_message_reg[1]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[1]                     ; N/A     ;
; signaltap_output_message_reg[1]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[1]                     ; N/A     ;
; signaltap_output_message_reg[20]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[20]                    ; N/A     ;
; signaltap_output_message_reg[20]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[20]                    ; N/A     ;
; signaltap_output_message_reg[21]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[21]                    ; N/A     ;
; signaltap_output_message_reg[21]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[21]                    ; N/A     ;
; signaltap_output_message_reg[22]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[22]                    ; N/A     ;
; signaltap_output_message_reg[22]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[22]                    ; N/A     ;
; signaltap_output_message_reg[23]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[23]                    ; N/A     ;
; signaltap_output_message_reg[23]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[23]                    ; N/A     ;
; signaltap_output_message_reg[24]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[24]                    ; N/A     ;
; signaltap_output_message_reg[24]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[24]                    ; N/A     ;
; signaltap_output_message_reg[25]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[25]                    ; N/A     ;
; signaltap_output_message_reg[25]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[25]                    ; N/A     ;
; signaltap_output_message_reg[26]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[26]                    ; N/A     ;
; signaltap_output_message_reg[26]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[26]                    ; N/A     ;
; signaltap_output_message_reg[27]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[27]                    ; N/A     ;
; signaltap_output_message_reg[27]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[27]                    ; N/A     ;
; signaltap_output_message_reg[28]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[28]                    ; N/A     ;
; signaltap_output_message_reg[28]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[28]                    ; N/A     ;
; signaltap_output_message_reg[29]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[29]                    ; N/A     ;
; signaltap_output_message_reg[29]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[29]                    ; N/A     ;
; signaltap_output_message_reg[2]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[2]                     ; N/A     ;
; signaltap_output_message_reg[2]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[2]                     ; N/A     ;
; signaltap_output_message_reg[30]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[30]                    ; N/A     ;
; signaltap_output_message_reg[30]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[30]                    ; N/A     ;
; signaltap_output_message_reg[31]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[31]                    ; N/A     ;
; signaltap_output_message_reg[31]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[31]                    ; N/A     ;
; signaltap_output_message_reg[32]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[32]                    ; N/A     ;
; signaltap_output_message_reg[32]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[32]                    ; N/A     ;
; signaltap_output_message_reg[33]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[33]                    ; N/A     ;
; signaltap_output_message_reg[33]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[33]                    ; N/A     ;
; signaltap_output_message_reg[34]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[34]                    ; N/A     ;
; signaltap_output_message_reg[34]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[34]                    ; N/A     ;
; signaltap_output_message_reg[35]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[35]                    ; N/A     ;
; signaltap_output_message_reg[35]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[35]                    ; N/A     ;
; signaltap_output_message_reg[36]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[36]                    ; N/A     ;
; signaltap_output_message_reg[36]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[36]                    ; N/A     ;
; signaltap_output_message_reg[37]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[37]                    ; N/A     ;
; signaltap_output_message_reg[37]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[37]                    ; N/A     ;
; signaltap_output_message_reg[38]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[38]                    ; N/A     ;
; signaltap_output_message_reg[38]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[38]                    ; N/A     ;
; signaltap_output_message_reg[39]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[39]                    ; N/A     ;
; signaltap_output_message_reg[39]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[39]                    ; N/A     ;
; signaltap_output_message_reg[3]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[3]                     ; N/A     ;
; signaltap_output_message_reg[3]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[3]                     ; N/A     ;
; signaltap_output_message_reg[40]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[40]                    ; N/A     ;
; signaltap_output_message_reg[40]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[40]                    ; N/A     ;
; signaltap_output_message_reg[41]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[41]                    ; N/A     ;
; signaltap_output_message_reg[41]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[41]                    ; N/A     ;
; signaltap_output_message_reg[42]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[42]                    ; N/A     ;
; signaltap_output_message_reg[42]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[42]                    ; N/A     ;
; signaltap_output_message_reg[43]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[43]                    ; N/A     ;
; signaltap_output_message_reg[43]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[43]                    ; N/A     ;
; signaltap_output_message_reg[44]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[44]                    ; N/A     ;
; signaltap_output_message_reg[44]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[44]                    ; N/A     ;
; signaltap_output_message_reg[45]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[45]                    ; N/A     ;
; signaltap_output_message_reg[45]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[45]                    ; N/A     ;
; signaltap_output_message_reg[46]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[46]                    ; N/A     ;
; signaltap_output_message_reg[46]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[46]                    ; N/A     ;
; signaltap_output_message_reg[47]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[47]                    ; N/A     ;
; signaltap_output_message_reg[47]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[47]                    ; N/A     ;
; signaltap_output_message_reg[48]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[48]                    ; N/A     ;
; signaltap_output_message_reg[48]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[48]                    ; N/A     ;
; signaltap_output_message_reg[49]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[49]                    ; N/A     ;
; signaltap_output_message_reg[49]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[49]                    ; N/A     ;
; signaltap_output_message_reg[4]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[4]                     ; N/A     ;
; signaltap_output_message_reg[4]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[4]                     ; N/A     ;
; signaltap_output_message_reg[50]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[50]                    ; N/A     ;
; signaltap_output_message_reg[50]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[50]                    ; N/A     ;
; signaltap_output_message_reg[51]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[51]                    ; N/A     ;
; signaltap_output_message_reg[51]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[51]                    ; N/A     ;
; signaltap_output_message_reg[52]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[52]                    ; N/A     ;
; signaltap_output_message_reg[52]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[52]                    ; N/A     ;
; signaltap_output_message_reg[53]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[53]                    ; N/A     ;
; signaltap_output_message_reg[53]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[53]                    ; N/A     ;
; signaltap_output_message_reg[54]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[54]                    ; N/A     ;
; signaltap_output_message_reg[54]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[54]                    ; N/A     ;
; signaltap_output_message_reg[55]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[55]                    ; N/A     ;
; signaltap_output_message_reg[55]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[55]                    ; N/A     ;
; signaltap_output_message_reg[56]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[56]                    ; N/A     ;
; signaltap_output_message_reg[56]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[56]                    ; N/A     ;
; signaltap_output_message_reg[57]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[57]                    ; N/A     ;
; signaltap_output_message_reg[57]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[57]                    ; N/A     ;
; signaltap_output_message_reg[58]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[58]                    ; N/A     ;
; signaltap_output_message_reg[58]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[58]                    ; N/A     ;
; signaltap_output_message_reg[59]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[59]                    ; N/A     ;
; signaltap_output_message_reg[59]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[59]                    ; N/A     ;
; signaltap_output_message_reg[5]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[5]                     ; N/A     ;
; signaltap_output_message_reg[5]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[5]                     ; N/A     ;
; signaltap_output_message_reg[60]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[60]                    ; N/A     ;
; signaltap_output_message_reg[60]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[60]                    ; N/A     ;
; signaltap_output_message_reg[61]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[61]                    ; N/A     ;
; signaltap_output_message_reg[61]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[61]                    ; N/A     ;
; signaltap_output_message_reg[62]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[62]                    ; N/A     ;
; signaltap_output_message_reg[62]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[62]                    ; N/A     ;
; signaltap_output_message_reg[63]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[63]                    ; N/A     ;
; signaltap_output_message_reg[63]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[63]                    ; N/A     ;
; signaltap_output_message_reg[64]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[64]                    ; N/A     ;
; signaltap_output_message_reg[64]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[64]                    ; N/A     ;
; signaltap_output_message_reg[65]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[65]                    ; N/A     ;
; signaltap_output_message_reg[65]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[65]                    ; N/A     ;
; signaltap_output_message_reg[66]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[66]                    ; N/A     ;
; signaltap_output_message_reg[66]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[66]                    ; N/A     ;
; signaltap_output_message_reg[67]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[67]                    ; N/A     ;
; signaltap_output_message_reg[67]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[67]                    ; N/A     ;
; signaltap_output_message_reg[68]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[68]                    ; N/A     ;
; signaltap_output_message_reg[68]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[68]                    ; N/A     ;
; signaltap_output_message_reg[69]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[69]                    ; N/A     ;
; signaltap_output_message_reg[69]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[69]                    ; N/A     ;
; signaltap_output_message_reg[6]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[6]                     ; N/A     ;
; signaltap_output_message_reg[6]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[6]                     ; N/A     ;
; signaltap_output_message_reg[70]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[70]                    ; N/A     ;
; signaltap_output_message_reg[70]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[70]                    ; N/A     ;
; signaltap_output_message_reg[71]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[71]                    ; N/A     ;
; signaltap_output_message_reg[71]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[71]                    ; N/A     ;
; signaltap_output_message_reg[72]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[72]                    ; N/A     ;
; signaltap_output_message_reg[72]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[72]                    ; N/A     ;
; signaltap_output_message_reg[73]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[73]                    ; N/A     ;
; signaltap_output_message_reg[73]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[73]                    ; N/A     ;
; signaltap_output_message_reg[74]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[74]                    ; N/A     ;
; signaltap_output_message_reg[74]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[74]                    ; N/A     ;
; signaltap_output_message_reg[75]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[75]                    ; N/A     ;
; signaltap_output_message_reg[75]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[75]                    ; N/A     ;
; signaltap_output_message_reg[76]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[76]                    ; N/A     ;
; signaltap_output_message_reg[76]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[76]                    ; N/A     ;
; signaltap_output_message_reg[77]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[77]                    ; N/A     ;
; signaltap_output_message_reg[77]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[77]                    ; N/A     ;
; signaltap_output_message_reg[78]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[78]                    ; N/A     ;
; signaltap_output_message_reg[78]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[78]                    ; N/A     ;
; signaltap_output_message_reg[79]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[79]                    ; N/A     ;
; signaltap_output_message_reg[79]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[79]                    ; N/A     ;
; signaltap_output_message_reg[7]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[7]                     ; N/A     ;
; signaltap_output_message_reg[7]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[7]                     ; N/A     ;
; signaltap_output_message_reg[80]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[80]                    ; N/A     ;
; signaltap_output_message_reg[80]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[80]                    ; N/A     ;
; signaltap_output_message_reg[81]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[81]                    ; N/A     ;
; signaltap_output_message_reg[81]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[81]                    ; N/A     ;
; signaltap_output_message_reg[82]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[82]                    ; N/A     ;
; signaltap_output_message_reg[82]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[82]                    ; N/A     ;
; signaltap_output_message_reg[83]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[83]                    ; N/A     ;
; signaltap_output_message_reg[83]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[83]                    ; N/A     ;
; signaltap_output_message_reg[84]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[84]                    ; N/A     ;
; signaltap_output_message_reg[84]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[84]                    ; N/A     ;
; signaltap_output_message_reg[85]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[85]                    ; N/A     ;
; signaltap_output_message_reg[85]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[85]                    ; N/A     ;
; signaltap_output_message_reg[86]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[86]                    ; N/A     ;
; signaltap_output_message_reg[86]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[86]                    ; N/A     ;
; signaltap_output_message_reg[87]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[87]                    ; N/A     ;
; signaltap_output_message_reg[87]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[87]                    ; N/A     ;
; signaltap_output_message_reg[88]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[88]                    ; N/A     ;
; signaltap_output_message_reg[88]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[88]                    ; N/A     ;
; signaltap_output_message_reg[89]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[89]                    ; N/A     ;
; signaltap_output_message_reg[89]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[89]                    ; N/A     ;
; signaltap_output_message_reg[8]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[8]                     ; N/A     ;
; signaltap_output_message_reg[8]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[8]                     ; N/A     ;
; signaltap_output_message_reg[90]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[90]                    ; N/A     ;
; signaltap_output_message_reg[90]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[90]                    ; N/A     ;
; signaltap_output_message_reg[91]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[91]                    ; N/A     ;
; signaltap_output_message_reg[91]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[91]                    ; N/A     ;
; signaltap_output_message_reg[92]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[92]                    ; N/A     ;
; signaltap_output_message_reg[92]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[92]                    ; N/A     ;
; signaltap_output_message_reg[93]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[93]                    ; N/A     ;
; signaltap_output_message_reg[93]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[93]                    ; N/A     ;
; signaltap_output_message_reg[94]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[94]                    ; N/A     ;
; signaltap_output_message_reg[94]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[94]                    ; N/A     ;
; signaltap_output_message_reg[95]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[95]                    ; N/A     ;
; signaltap_output_message_reg[95]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[95]                    ; N/A     ;
; signaltap_output_message_reg[96]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[96]                    ; N/A     ;
; signaltap_output_message_reg[96]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[96]                    ; N/A     ;
; signaltap_output_message_reg[97]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[97]                    ; N/A     ;
; signaltap_output_message_reg[97]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[97]                    ; N/A     ;
; signaltap_output_message_reg[98]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[98]                    ; N/A     ;
; signaltap_output_message_reg[98]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[98]                    ; N/A     ;
; signaltap_output_message_reg[99]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[99]                    ; N/A     ;
; signaltap_output_message_reg[99]                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[99]                    ; N/A     ;
; signaltap_output_message_reg[9]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[9]                     ; N/A     ;
; signaltap_output_message_reg[9]                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; signaltap_output_message_reg[9]                     ; N/A     ;
+-----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Sat May 21 18:08:55 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hardware_aes_128 -c hardware_aes_128
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 4 design units, including 4 entities, in source file async.v
    Info (12023): Found entity 1: async_transmitter File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/async.v Line: 1
    Info (12023): Found entity 2: async_receiver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/async.v Line: 57
    Info (12023): Found entity 3: ASSERTION_ERROR File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/async.v Line: 145
    Info (12023): Found entity 4: BaudTickGen File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/async.v Line: 148
Info (12021): Found 1 design units, including 1 entities, in source file sub_bytes.v
    Info (12023): Found entity 1: sub_bytes File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file shift_rows.v
    Info (12023): Found entity 1: shift_rows File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/shift_rows.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mix_columns.v
    Info (12023): Found entity 1: mix_columns File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/mix_columns.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file key_scheduler.v
    Info (12023): Found entity 1: key_scheduler File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/key_scheduler.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file inv_sub_bytes.v
    Info (12023): Found entity 1: inv_sub_bytes File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file inv_shift_rows.v
    Info (12023): Found entity 1: inv_shift_rows File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_shift_rows.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file inv_mix_columns.v
    Info (12023): Found entity 1: inv_mix_columns File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_mix_columns.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file expand_key_top.v
    Info (12023): Found entity 1: expand_key_top File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/expand_key_top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file expand_key_core.v
    Info (12023): Found entity 1: expand_key_core File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/expand_key_core.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file encrypt_top.v
    Info (12023): Found entity 1: encrypt_top File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/encrypt_top.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file encrypt_round.v
    Info (12023): Found entity 1: encrypt_round File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/encrypt_round.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file encrypt_final_round.v
    Info (12023): Found entity 1: encrypt_final_round File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/encrypt_final_round.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file decrypt_top.v
    Info (12023): Found entity 1: decrypt_top File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/decrypt_top.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file decrypt_round.v
    Info (12023): Found entity 1: decrypt_round File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/decrypt_round.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file decrypt_initial_round.v
    Info (12023): Found entity 1: decrypt_initial_round File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/decrypt_initial_round.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file aes128_top.v
    Info (12023): Found entity 1: aes128_top File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/aes128_top.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file add_round_key.v
    Info (12023): Found entity 1: add_round_key File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/add_round_key.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 12
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at main.v(65): truncated value with size 32 to match size of target (4) File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 65
Warning (10762): Verilog HDL Case Statement warning at main.v(142): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 142
Warning (10762): Verilog HDL Case Statement warning at main.v(167): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 167
Warning (10230): Verilog HDL assignment warning at main.v(211): truncated value with size 8 to match size of target (1) File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 211
Info (12128): Elaborating entity "async_receiver" for hierarchy "async_receiver:aes_rx_uart" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 81
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "async_receiver:aes_rx_uart|BaudTickGen:tickgen" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/async.v Line: 83
Info (12128): Elaborating entity "async_transmitter" for hierarchy "async_transmitter:aes_tx_uart" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 99
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "async_transmitter:aes_tx_uart|BaudTickGen:tickgen" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/async.v Line: 21
Info (12128): Elaborating entity "aes128_top" for hierarchy "aes128_top:aes" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 122
Warning (10235): Verilog HDL Always Construct warning at aes128_top.v(30): variable "mode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/aes128_top.v Line: 30
Warning (10235): Verilog HDL Always Construct warning at aes128_top.v(33): variable "mode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/aes128_top.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at aes128_top.v(28): inferring latch(es) for variable "output_message_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/aes128_top.v Line: 28
Info (12128): Elaborating entity "expand_key_top" for hierarchy "aes128_top:aes|expand_key_top:i_expand_key_top" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/aes128_top.v Line: 59
Info (12128): Elaborating entity "expand_key_core" for hierarchy "aes128_top:aes|expand_key_top:i_expand_key_top|expand_key_core:i_expand_key_core" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/expand_key_top.v Line: 106
Info (12128): Elaborating entity "key_scheduler" for hierarchy "aes128_top:aes|key_scheduler:i_key_scheduler" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/aes128_top.v Line: 74
Info (12128): Elaborating entity "encrypt_top" for hierarchy "aes128_top:aes|encrypt_top:i_encrypt_top" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/aes128_top.v Line: 91
Info (12128): Elaborating entity "add_round_key" for hierarchy "aes128_top:aes|encrypt_top:i_encrypt_top|add_round_key:i_add_round_key" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/encrypt_top.v Line: 111
Info (12128): Elaborating entity "encrypt_round" for hierarchy "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/encrypt_top.v Line: 118
Info (12128): Elaborating entity "sub_bytes" for hierarchy "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|sub_bytes:i_sub_bytes" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/encrypt_round.v Line: 21
Info (12128): Elaborating entity "shift_rows" for hierarchy "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|shift_rows:i_shift_rows" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/encrypt_round.v Line: 22
Info (12128): Elaborating entity "mix_columns" for hierarchy "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|mix_columns:i_mix_columns" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/encrypt_round.v Line: 23
Info (12128): Elaborating entity "encrypt_final_round" for hierarchy "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_final_round:i_encrypt_final_round" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/encrypt_top.v Line: 125
Info (12128): Elaborating entity "decrypt_top" for hierarchy "aes128_top:aes|decrypt_top:i_decrypt_top" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/aes128_top.v Line: 108
Info (12128): Elaborating entity "decrypt_initial_round" for hierarchy "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/decrypt_top.v Line: 107
Info (12128): Elaborating entity "inv_shift_rows" for hierarchy "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round|inv_shift_rows:i_inv_shift_rows" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/decrypt_initial_round.v Line: 21
Info (12128): Elaborating entity "inv_sub_bytes" for hierarchy "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round|inv_sub_bytes:i_inv_sub_bytes" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/decrypt_initial_round.v Line: 22
Info (12128): Elaborating entity "decrypt_round" for hierarchy "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/decrypt_top.v Line: 114
Info (12128): Elaborating entity "inv_mix_columns" for hierarchy "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10|inv_mix_columns:i_inv_mix_columns" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/decrypt_round.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gc14.tdf
    Info (12023): Found entity 1: altsyncram_gc14 File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/altsyncram_gc14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j7c.tdf
    Info (12023): Found entity 1: mux_j7c File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/mux_j7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vsh.tdf
    Info (12023): Found entity 1: cntr_vsh File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/cntr_vsh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf
    Info (12023): Found entity 1: cmpr_krb File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/cmpr_krb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf
    Info (12023): Found entity 1: cntr_8hi File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/cntr_8hi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_crh.tdf
    Info (12023): Found entity 1: cntr_crh File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/cntr_crh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/cmpr_grb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2022.05.21.19:09:30 Progress: Loading sld5fff1abc/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5fff1abc/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/ip/sld5fff1abc/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/db/ip/sld5fff1abc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 68 instances of uninferred RAM logic
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_final_round:i_encrypt_final_round|sub_bytes:i_sub_bytes|Ram4" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_final_round:i_encrypt_final_round|sub_bytes:i_sub_bytes|Ram9" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_final_round:i_encrypt_final_round|sub_bytes:i_sub_bytes|Ram14" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_final_round:i_encrypt_final_round|sub_bytes:i_sub_bytes|Ram3" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_final_round:i_encrypt_final_round|sub_bytes:i_sub_bytes|Ram8" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_final_round:i_encrypt_final_round|sub_bytes:i_sub_bytes|Ram13" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_final_round:i_encrypt_final_round|sub_bytes:i_sub_bytes|Ram2" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_final_round:i_encrypt_final_round|sub_bytes:i_sub_bytes|Ram7" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_final_round:i_encrypt_final_round|sub_bytes:i_sub_bytes|Ram12" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_final_round:i_encrypt_final_round|sub_bytes:i_sub_bytes|Ram1" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_final_round:i_encrypt_final_round|sub_bytes:i_sub_bytes|Ram6" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_final_round:i_encrypt_final_round|sub_bytes:i_sub_bytes|Ram11" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_final_round:i_encrypt_final_round|sub_bytes:i_sub_bytes|Ram0" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_final_round:i_encrypt_final_round|sub_bytes:i_sub_bytes|Ram5" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_final_round:i_encrypt_final_round|sub_bytes:i_sub_bytes|Ram10" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_final_round:i_encrypt_final_round|sub_bytes:i_sub_bytes|Ram15" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|expand_key_top:i_expand_key_top|expand_key_core:i_expand_key_core|Ram3" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/expand_key_core.v Line: 104
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10|inv_sub_bytes:i_inv_sub_bytes|Ram0" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|expand_key_top:i_expand_key_top|expand_key_core:i_expand_key_core|Ram2" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/expand_key_core.v Line: 104
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10|inv_sub_bytes:i_inv_sub_bytes|Ram1" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|expand_key_top:i_expand_key_top|expand_key_core:i_expand_key_core|Ram1" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/expand_key_core.v Line: 104
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10|inv_sub_bytes:i_inv_sub_bytes|Ram2" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|expand_key_top:i_expand_key_top|expand_key_core:i_expand_key_core|Ram0" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/expand_key_core.v Line: 104
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10|inv_sub_bytes:i_inv_sub_bytes|Ram3" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10|inv_sub_bytes:i_inv_sub_bytes|Ram4" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10|inv_sub_bytes:i_inv_sub_bytes|Ram5" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10|inv_sub_bytes:i_inv_sub_bytes|Ram6" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10|inv_sub_bytes:i_inv_sub_bytes|Ram7" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10|inv_sub_bytes:i_inv_sub_bytes|Ram8" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10|inv_sub_bytes:i_inv_sub_bytes|Ram9" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10|inv_sub_bytes:i_inv_sub_bytes|Ram10" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10|inv_sub_bytes:i_inv_sub_bytes|Ram11" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10|inv_sub_bytes:i_inv_sub_bytes|Ram12" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10|inv_sub_bytes:i_inv_sub_bytes|Ram13" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10|inv_sub_bytes:i_inv_sub_bytes|Ram14" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_round:decrypt_round_2_10|inv_sub_bytes:i_inv_sub_bytes|Ram15" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|sub_bytes:i_sub_bytes|Ram2" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|sub_bytes:i_sub_bytes|Ram8" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|sub_bytes:i_sub_bytes|Ram13" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|sub_bytes:i_sub_bytes|Ram7" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|sub_bytes:i_sub_bytes|Ram1" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|sub_bytes:i_sub_bytes|Ram6" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|sub_bytes:i_sub_bytes|Ram11" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|sub_bytes:i_sub_bytes|Ram12" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|sub_bytes:i_sub_bytes|Ram0" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|sub_bytes:i_sub_bytes|Ram10" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|sub_bytes:i_sub_bytes|Ram15" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|sub_bytes:i_sub_bytes|Ram5" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|sub_bytes:i_sub_bytes|Ram3" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|sub_bytes:i_sub_bytes|Ram4" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|sub_bytes:i_sub_bytes|Ram9" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|encrypt_top:i_encrypt_top|encrypt_round:encrypt_round_1_9|sub_bytes:i_sub_bytes|Ram14" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round|inv_sub_bytes:i_inv_sub_bytes|Ram12" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round|inv_sub_bytes:i_inv_sub_bytes|Ram13" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round|inv_sub_bytes:i_inv_sub_bytes|Ram14" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round|inv_sub_bytes:i_inv_sub_bytes|Ram15" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round|inv_sub_bytes:i_inv_sub_bytes|Ram8" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round|inv_sub_bytes:i_inv_sub_bytes|Ram9" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round|inv_sub_bytes:i_inv_sub_bytes|Ram10" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round|inv_sub_bytes:i_inv_sub_bytes|Ram11" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round|inv_sub_bytes:i_inv_sub_bytes|Ram4" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round|inv_sub_bytes:i_inv_sub_bytes|Ram5" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round|inv_sub_bytes:i_inv_sub_bytes|Ram6" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round|inv_sub_bytes:i_inv_sub_bytes|Ram7" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round|inv_sub_bytes:i_inv_sub_bytes|Ram0" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round|inv_sub_bytes:i_inv_sub_bytes|Ram1" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round|inv_sub_bytes:i_inv_sub_bytes|Ram2" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
    Info (276013): RAM logic "aes128_top:aes|decrypt_top:i_decrypt_top|decrypt_initial_round:i_decrypt_initial_round|inv_sub_bytes:i_inv_sub_bytes|Ram3" is uninferred because MIF is not supported for the selected family File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/inv_sub_bytes.v Line: 51
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[35]" and its non-tri-state driver. File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[35]~synth" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 56
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 25
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 25
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 25
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 25
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 25
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 25
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 25
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 25
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 28
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 28
    Warning (13410): Pin "HEX1[2]" is stuck at VCC File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 28
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 28
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 28
    Warning (13410): Pin "HEX1[5]" is stuck at VCC File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 28
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 28
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 28
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 31
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 31
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 31
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 31
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 31
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 31
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 31
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 31
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 34
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 34
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 34
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 34
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 34
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 34
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 34
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 34
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 37
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 37
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 37
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 37
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 37
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 37
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 37
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 37
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 40
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 40
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 40
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 40
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 40
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 40
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 40
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 40
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (20013): Ignored 24 assignments for entity "hardware_uart" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity hardware_uart -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity hardware_uart -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/output_files/hardware_aes_128.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 347 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 20
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 45
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 45
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 45
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 45
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 45
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 45
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 45
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 45
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 45
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/main.v Line: 45
Info (21057): Implemented 22747 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 186 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 22352 logic cells
    Info (21064): Implemented 157 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 134 warnings
    Info: Peak virtual memory: 5104 megabytes
    Info: Processing ended: Sat May 21 18:13:19 2022
    Info: Elapsed time: 00:04:24
    Info: Total CPU time (on all processors): 00:05:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/SS84_ttr/Desktop/Diplom/git/diplom-aes-128/hardware_aes_128/output_files/hardware_aes_128.map.smsg.


