{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 28 11:57:09 2021 " "Info: Processing started: Sun Mar 28 11:57:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoInfraHard -c ProjetoInfraHard --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoInfraHard -c ProjetoInfraHard --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 5 -1 0 } } { "m:/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "m:/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register state\[0\]~reg0 register muxLO~reg0 259.54 MHz 3.853 ns Internal " "Info: Clock \"clk\" has Internal fmax of 259.54 MHz between source register \"state\[0\]~reg0\" and destination register \"muxLO~reg0\" (period= 3.853 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.681 ns + Longest register register " "Info: + Longest register to register delay is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[0\]~reg0 1 REG LCFF_X19_Y11_N19 96 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y11_N19; Fanout = 96; REG Node = 'state\[0\]~reg0'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[0]~reg0 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 175 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.366 ns) 1.275 ns excptControl\[0\]~0 2 COMB LCCOMB_X22_Y10_N28 1 " "Info: 2: + IC(0.909 ns) + CELL(0.366 ns) = 1.275 ns; Loc. = LCCOMB_X22_Y10_N28; Fanout = 1; COMB Node = 'excptControl\[0\]~0'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { state[0]~reg0 excptControl[0]~0 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.225 ns) 1.704 ns excptControl\[0\]~1 3 COMB LCCOMB_X22_Y10_N24 1 " "Info: 3: + IC(0.204 ns) + CELL(0.225 ns) = 1.704 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 1; COMB Node = 'excptControl\[0\]~1'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { excptControl[0]~0 excptControl[0]~1 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.234 ns) 2.145 ns excptControl\[0\]~10 4 COMB LCCOMB_X22_Y10_N20 26 " "Info: 4: + IC(0.207 ns) + CELL(0.234 ns) = 2.145 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 26; COMB Node = 'excptControl\[0\]~10'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.441 ns" { excptControl[0]~1 excptControl[0]~10 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.746 ns) 3.681 ns muxLO~reg0 5 REG LCFF_X26_Y6_N3 2 " "Info: 5: + IC(0.790 ns) + CELL(0.746 ns) = 3.681 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'muxLO~reg0'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { excptControl[0]~10 muxLO~reg0 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 175 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.571 ns ( 42.68 % ) " "Info: Total cell delay = 1.571 ns ( 42.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 57.32 % ) " "Info: Total interconnect delay = 2.110 ns ( 57.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { state[0]~reg0 excptControl[0]~0 excptControl[0]~1 excptControl[0]~10 muxLO~reg0 } "NODE_NAME" } } { "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { state[0]~reg0 {} excptControl[0]~0 {} excptControl[0]~1 {} excptControl[0]~10 {} muxLO~reg0 {} } { 0.000ns 0.909ns 0.204ns 0.207ns 0.790ns } { 0.000ns 0.366ns 0.225ns 0.234ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.012 ns - Smallest " "Info: - Smallest clock skew is 0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.479 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 80 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 80; COMB Node = 'clk~clkctrl'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns muxLO~reg0 3 REG LCFF_X26_Y6_N3 2 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'muxLO~reg0'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl muxLO~reg0 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 175 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl muxLO~reg0 } "NODE_NAME" } } { "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} muxLO~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.467 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 80 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 80; COMB Node = 'clk~clkctrl'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns state\[0\]~reg0 3 REG LCFF_X19_Y11_N19 96 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y11_N19; Fanout = 96; REG Node = 'state\[0\]~reg0'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clk~clkctrl state[0]~reg0 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 175 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl state[0]~reg0 } "NODE_NAME" } } { "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} state[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl muxLO~reg0 } "NODE_NAME" } } { "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} muxLO~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl state[0]~reg0 } "NODE_NAME" } } { "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} state[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 175 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 175 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { state[0]~reg0 excptControl[0]~0 excptControl[0]~1 excptControl[0]~10 muxLO~reg0 } "NODE_NAME" } } { "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { state[0]~reg0 {} excptControl[0]~0 {} excptControl[0]~1 {} excptControl[0]~10 {} muxLO~reg0 {} } { 0.000ns 0.909ns 0.204ns 0.207ns 0.790ns } { 0.000ns 0.366ns 0.225ns 0.234ns 0.746ns } "" } } { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl muxLO~reg0 } "NODE_NAME" } } { "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} muxLO~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl state[0]~reg0 } "NODE_NAME" } } { "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} state[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "muxLO~reg0 opcode\[1\] clk 8.412 ns register " "Info: tsu for register \"muxLO~reg0\" (data pin = \"opcode\[1\]\", clock pin = \"clk\") is 8.412 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.801 ns + Longest pin register " "Info: + Longest pin to register delay is 10.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns opcode\[1\] 1 PIN PIN_AB18 18 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_AB18; Fanout = 18; PIN Node = 'opcode\[1\]'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[1] } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.660 ns) + CELL(0.346 ns) 5.883 ns WideOr19~1 2 COMB LCCOMB_X22_Y11_N20 3 " "Info: 2: + IC(4.660 ns) + CELL(0.346 ns) = 5.883 ns; Loc. = LCCOMB_X22_Y11_N20; Fanout = 3; COMB Node = 'WideOr19~1'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.006 ns" { opcode[1] WideOr19~1 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.053 ns) 7.291 ns WideOr19~2 3 COMB LCCOMB_X19_Y11_N10 4 " "Info: 3: + IC(1.355 ns) + CELL(0.053 ns) = 7.291 ns; Loc. = LCCOMB_X19_Y11_N10; Fanout = 4; COMB Node = 'WideOr19~2'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { WideOr19~1 WideOr19~2 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.357 ns) 8.620 ns excptControl\[0\]~2 4 COMB LCCOMB_X22_Y10_N16 1 " "Info: 4: + IC(0.972 ns) + CELL(0.357 ns) = 8.620 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 1; COMB Node = 'excptControl\[0\]~2'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { WideOr19~2 excptControl[0]~2 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.378 ns) 9.265 ns excptControl\[0\]~10 5 COMB LCCOMB_X22_Y10_N20 26 " "Info: 5: + IC(0.267 ns) + CELL(0.378 ns) = 9.265 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 26; COMB Node = 'excptControl\[0\]~10'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { excptControl[0]~2 excptControl[0]~10 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.746 ns) 10.801 ns muxLO~reg0 6 REG LCFF_X26_Y6_N3 2 " "Info: 6: + IC(0.790 ns) + CELL(0.746 ns) = 10.801 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'muxLO~reg0'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { excptControl[0]~10 muxLO~reg0 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 175 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.757 ns ( 25.53 % ) " "Info: Total cell delay = 2.757 ns ( 25.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.044 ns ( 74.47 % ) " "Info: Total interconnect delay = 8.044 ns ( 74.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "10.801 ns" { opcode[1] WideOr19~1 WideOr19~2 excptControl[0]~2 excptControl[0]~10 muxLO~reg0 } "NODE_NAME" } } { "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "10.801 ns" { opcode[1] {} opcode[1]~combout {} WideOr19~1 {} WideOr19~2 {} excptControl[0]~2 {} excptControl[0]~10 {} muxLO~reg0 {} } { 0.000ns 0.000ns 4.660ns 1.355ns 0.972ns 0.267ns 0.790ns } { 0.000ns 0.877ns 0.346ns 0.053ns 0.357ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 175 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.479 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 80 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 80; COMB Node = 'clk~clkctrl'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns muxLO~reg0 3 REG LCFF_X26_Y6_N3 2 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'muxLO~reg0'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl muxLO~reg0 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 175 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl muxLO~reg0 } "NODE_NAME" } } { "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} muxLO~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "10.801 ns" { opcode[1] WideOr19~1 WideOr19~2 excptControl[0]~2 excptControl[0]~10 muxLO~reg0 } "NODE_NAME" } } { "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "10.801 ns" { opcode[1] {} opcode[1]~combout {} WideOr19~1 {} WideOr19~2 {} excptControl[0]~2 {} excptControl[0]~10 {} muxLO~reg0 {} } { 0.000ns 0.000ns 4.660ns 1.355ns 0.972ns 0.267ns 0.790ns } { 0.000ns 0.877ns 0.346ns 0.053ns 0.357ns 0.378ns 0.746ns } "" } } { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl muxLO~reg0 } "NODE_NAME" } } { "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} muxLO~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk PCControl PCControl~reg0 7.142 ns register " "Info: tco from clock \"clk\" to destination pin \"PCControl\" through register \"PCControl~reg0\" is 7.142 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.461 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 80 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 80; COMB Node = 'clk~clkctrl'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns PCControl~reg0 3 REG LCFF_X18_Y9_N17 9 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X18_Y9_N17; Fanout = 9; REG Node = 'PCControl~reg0'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { clk~clkctrl PCControl~reg0 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 175 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clk clk~clkctrl PCControl~reg0 } "NODE_NAME" } } { "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clk {} clk~combout {} clk~clkctrl {} PCControl~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 175 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.587 ns + Longest register pin " "Info: + Longest register to pin delay is 4.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PCControl~reg0 1 REG LCFF_X18_Y9_N17 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N17; Fanout = 9; REG Node = 'PCControl~reg0'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCControl~reg0 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 175 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.483 ns) + CELL(2.104 ns) 4.587 ns PCControl 2 PIN PIN_L8 0 " "Info: 2: + IC(2.483 ns) + CELL(2.104 ns) = 4.587 ns; Loc. = PIN_L8; Fanout = 0; PIN Node = 'PCControl'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.587 ns" { PCControl~reg0 PCControl } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.104 ns ( 45.87 % ) " "Info: Total cell delay = 2.104 ns ( 45.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.483 ns ( 54.13 % ) " "Info: Total interconnect delay = 2.483 ns ( 54.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.587 ns" { PCControl~reg0 PCControl } "NODE_NAME" } } { "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.587 ns" { PCControl~reg0 {} PCControl {} } { 0.000ns 2.483ns } { 0.000ns 2.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clk clk~clkctrl PCControl~reg0 } "NODE_NAME" } } { "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clk {} clk~combout {} clk~clkctrl {} PCControl~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.587 ns" { PCControl~reg0 PCControl } "NODE_NAME" } } { "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.587 ns" { PCControl~reg0 {} PCControl {} } { 0.000ns 2.483ns } { 0.000ns 2.104ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "muxLO~reg0 reset clk -2.624 ns register " "Info: th for register \"muxLO~reg0\" (data pin = \"reset\", clock pin = \"clk\") is -2.624 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.479 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 80 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 80; COMB Node = 'clk~clkctrl'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns muxLO~reg0 3 REG LCFF_X26_Y6_N3 2 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'muxLO~reg0'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl muxLO~reg0 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 175 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl muxLO~reg0 } "NODE_NAME" } } { "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} muxLO~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 175 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.252 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns reset 1 PIN PIN_R2 54 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R2; Fanout = 54; PIN Node = 'reset'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.025 ns) + CELL(0.397 ns) 5.252 ns muxLO~reg0 2 REG LCFF_X26_Y6_N3 2 " "Info: 2: + IC(4.025 ns) + CELL(0.397 ns) = 5.252 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'muxLO~reg0'" {  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.422 ns" { reset muxLO~reg0 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/mandy/Desktop/faculdade/Nova pasta/ProjetoIH2020.1GP12/controle.v" 175 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.227 ns ( 23.36 % ) " "Info: Total cell delay = 1.227 ns ( 23.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.025 ns ( 76.64 % ) " "Info: Total interconnect delay = 4.025 ns ( 76.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.252 ns" { reset muxLO~reg0 } "NODE_NAME" } } { "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.252 ns" { reset {} reset~combout {} muxLO~reg0 {} } { 0.000ns 0.000ns 4.025ns } { 0.000ns 0.830ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl muxLO~reg0 } "NODE_NAME" } } { "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} muxLO~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "m:/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.252 ns" { reset muxLO~reg0 } "NODE_NAME" } } { "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "m:/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.252 ns" { reset {} reset~combout {} muxLO~reg0 {} } { 0.000ns 0.000ns 4.025ns } { 0.000ns 0.830ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 28 11:57:09 2021 " "Info: Processing ended: Sun Mar 28 11:57:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
