Library ieee;
Use ieee.std_logic_1164.all;

entity Promedio1 is
port (
		A, B: in std_logic_vector(2 downto 0);
         C: out std_logic_vector(2 downto 0));
end Promedio1;
