

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c345612570fbf6c586310665764784ef  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_v6lkBc"
Parsing file _cuobjdump_complete_output_v6lkBc
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401600, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_mM6QQg"
Running: cat _ptx_mM6QQg | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_1ZIq6k
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_1ZIq6k --output-file  /dev/null 2> _ptx_mM6QQginfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_mM6QQg _ptx2_1ZIq6k _ptx_mM6QQginfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401610, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii : hostFun 0x0x4020d0, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:85) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_3.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:89) @%p2 bra $Lt_0_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (_3.ptx:122) mul.lo.s32 %r26, %r11, %r10;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7f8 (_3.ptx:116) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x800 (_3.ptx:117) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x800 (_3.ptx:117) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (_3.ptx:122) mul.lo.s32 %r26, %r11, %r10;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x898 (_3.ptx:161) @%p1 bra $Lt_1_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e0 (_3.ptx:211) mov.s32 %r13, %r6;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8c8 (_3.ptx:169) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b0 (_3.ptx:202) add.s32 %r7, %r7, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9a8 (_3.ptx:200) @%p3 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b0 (_3.ptx:202) add.s32 %r7, %r7, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9c0 (_3.ptx:204) @%p4 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c8 (_3.ptx:205) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9c8 (_3.ptx:205) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e0 (_3.ptx:211) mov.s32 %r13, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9e8 (_3.ptx:212) @!%p2 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (_3.ptx:235) ld.param.u64 %rd21, [__cudaparm__Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii_dx];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa78 (_3.ptx:233) @%p5 bra $Lt_1_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (_3.ptx:235) ld.param.u64 %rd21, [__cudaparm__Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii_dx];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa98 (_3.ptx:238) @%p6 bra $Lt_1_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_3.ptx:289) exit;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xab0 (_3.ptx:242) @%p7 bra $Lt_1_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_3.ptx:289) exit;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xaf8 (_3.ptx:253) @!%p8 bra $Lt_1_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_3.ptx:281) st.global.f32 [%rd25+0], %f8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xb90 (_3.ptx:275) @%p9 bra $Lt_1_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb98 (_3.ptx:276) bra.uni $Lt_1_10498;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xb98 (_3.ptx:276) bra.uni $Lt_1_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_3.ptx:281) st.global.f32 [%rd25+0], %f8;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xbc8 (_3.ptx:285) @%p10 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_3.ptx:289) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_D8mzEp"
Running: cat _ptx_D8mzEp | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_KeUqdu
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_KeUqdu --output-file  /dev/null 2> _ptx_D8mzEpinfo"
GPGPU-Sim PTX: Kernel '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii' : regs=16, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_S_iii' : regs=14, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_D8mzEp _ptx2_KeUqdu _ptx_D8mzEpinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_S_iii : hostFun 0x0x4021e0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x403400, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc18 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb8 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xcc8 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xea0 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xdc0 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xde0 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xdf0 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xe00 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xe38 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xe68 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe70 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xe98 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xea0 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xeb0 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb8 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xf00 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11a0 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xfb0 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1188 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x10a8 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x10c8 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x10d8 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x10e8 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1120 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1150 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1158 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1180 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1188 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1198 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11a0 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_RvMiZy"
Running: cat _ptx_RvMiZy | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_7ludLD
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_7ludLD --output-file  /dev/null 2> _ptx_RvMiZyinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_RvMiZy _ptx2_7ludLD _ptx_RvMiZyinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x403410, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x403d20, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x11e8 (_5.ptx:80) @%p1 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1488 (_5.ptx:181) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x12c0 (_5.ptx:110) @%p2 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1450 (_5.ptx:171) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1390 (_5.ptx:138) @!%p3 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1420 (_5.ptx:162) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x13e8 (_5.ptx:151) @!%p4 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1400 (_5.ptx:157) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1418 (_5.ptx:160) @%p5 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1420 (_5.ptx:162) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1430 (_5.ptx:164) @%p6 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1438 (_5.ptx:165) bra.uni $Lt_0_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1438 (_5.ptx:165) bra.uni $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1450 (_5.ptx:171) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1480 (_5.ptx:178) @%p7 bra $Lt_0_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1488 (_5.ptx:181) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_cDfhMI"
Running: cat _ptx_cDfhMI | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_KXYnNN
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_KXYnNN --output-file  /dev/null 2> _ptx_cDfhMIinfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_cDfhMI _ptx2_KXYnNN _ptx_cDfhMIinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

GPGPU-Sim PTX: cudaLaunch for 0x0x403410 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 6144 (ipc=12.3) sim_rate=6144 (inst/sec) elapsed = 0:0:00:01 / Wed Jul 18 14:51:38 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(479,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 266144 (ipc=38.0) sim_rate=133072 (inst/sec) elapsed = 0:0:00:02 / Wed Jul 18 14:51:39 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7111,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9156,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 1.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 9157
gpu_sim_insn = 314944
gpu_ipc =      34.3938
gpu_tot_sim_cycle = 9157
gpu_tot_sim_insn = 314944
gpu_tot_ipc =      34.3938
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1
gpu_total_sim_rate=157472

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6706
	L1I_total_cache_misses = 160
	L1I_total_cache_miss_rate = 0.0239
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1377
	L1D_total_cache_misses = 480
	L1D_total_cache_miss_rate = 0.3486
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.054
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 194
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.1649
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 162
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 160
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 377728
gpgpu_n_tot_w_icount = 11804
gpgpu_n_stall_shd_mem = 477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30
gpgpu_n_mem_write_global = 450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 14400
gpgpu_n_store_insn = 14400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:309	W0_Idle:8571	W0_Scoreboard:11880	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11804
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61200 {136:450,}
traffic_breakdown_coretomem[INST_ACC_R] = 112 {8:14,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4080 {136:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3600 {8:450,}
traffic_breakdown_memtocore[INST_ACC_R] = 1904 {136:14,}
maxmrqlatency = 56 
maxdqlatency = 0 
maxmflatency = 355 
averagemflatency = 258 
max_icnt2mem_latency = 33 
max_icnt2sh_latency = 9156 
mrq_lat_table:404 	313 	42 	105 	63 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	272 	210 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	371 	124 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	14 	6 	5 	7 	0 	0 	0 	0 	94 	341 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       622         0         0         0      3134      3293      2835      2819         0         0         0         0         0         0         0         0 
dram[1]:      1826         0         0         0      3199      3328      2851      2828         0         0         0         0         0         0         0         0 
dram[2]:      1113         0         0         0      3222      3110      2804      2841         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      3169      3157      2801      2832         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      3085      3176      4044      2829         0         0         0         0         0         0         0         0 
dram[5]:         0       232         0         0      3241      3188      2822      2847         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  1.000000      -nan      -nan 20.000000 24.000000 55.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 933/30 = 31.100000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0        10        12        29        28         0         0         0         0         0         0         0         0 
total reads: 483
min_bank_accesses = 0!
chip skew: 82/80 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:        182    none      none      none         128       128       135       134    none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         136       128       134       133    none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none         130       129       140       134    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         128       128       137       134    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         133       128       135       136    none      none      none      none      none      none      none      none  
dram[5]:     none           0    none      none         128       129       137       136    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       264       266       355       325         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       325       270       347       321         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       290       274       280       328         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       273       282       272       336         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       300       279       278       346         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       263       279       304       338         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12086 n_nop=11767 n_act=7 n_pre=2 n_req=155 n_rd=162 n_write=148 bw_util=0.0513
n_activity=2286 dram_eff=0.2712
bk0: 6a 12014i bk1: 0a 12085i bk2: 0a 12088i bk3: 0a 12089i bk4: 20a 11857i bk5: 20a 11863i bk6: 60a 11466i bk7: 56a 11531i bk8: 0a 12082i bk9: 0a 12084i bk10: 0a 12085i bk11: 0a 12085i bk12: 0a 12085i bk13: 0a 12085i bk14: 0a 12086i bk15: 0a 12086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0422803
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12086 n_nop=11773 n_act=5 n_pre=0 n_req=154 n_rd=160 n_write=148 bw_util=0.05097
n_activity=2194 dram_eff=0.2808
bk0: 4a 12067i bk1: 0a 12088i bk2: 0a 12088i bk3: 0a 12089i bk4: 20a 11823i bk5: 20a 11841i bk6: 60a 11499i bk7: 56a 11498i bk8: 0a 12082i bk9: 0a 12083i bk10: 0a 12084i bk11: 0a 12084i bk12: 0a 12084i bk13: 0a 12086i bk14: 0a 12086i bk15: 0a 12087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0727288
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12086 n_nop=11765 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.05229
n_activity=2287 dram_eff=0.2763
bk0: 4a 12067i bk1: 0a 12087i bk2: 0a 12088i bk3: 0a 12089i bk4: 20a 11874i bk5: 24a 11800i bk6: 60a 11468i bk7: 56a 11473i bk8: 0a 12082i bk9: 0a 12083i bk10: 0a 12085i bk11: 0a 12086i bk12: 0a 12086i bk13: 0a 12086i bk14: 0a 12086i bk15: 0a 12086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0580837
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x8000df80, atomic=0 1 entries : 0x7ffa0c6c5150 :  mf: uid=  8727, sid01:w15, part=3, addr=0x8000df80, load , size=128, unknown  status = IN_PARTITION_DRAM (9154), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12086 n_nop=11770 n_act=4 n_pre=0 n_req=156 n_rd=160 n_write=152 bw_util=0.05163
n_activity=2189 dram_eff=0.2851
bk0: 0a 12086i bk1: 0a 12087i bk2: 0a 12089i bk3: 0a 12089i bk4: 20a 11851i bk5: 24a 11801i bk6: 60a 11500i bk7: 56a 11490i bk8: 0a 12084i bk9: 0a 12084i bk10: 0a 12085i bk11: 0a 12085i bk12: 0a 12085i bk13: 0a 12086i bk14: 0a 12086i bk15: 0a 12086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0426113
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12086 n_nop=11770 n_act=4 n_pre=0 n_req=156 n_rd=160 n_write=152 bw_util=0.05163
n_activity=2232 dram_eff=0.2796
bk0: 0a 12087i bk1: 0a 12088i bk2: 0a 12088i bk3: 0a 12089i bk4: 20a 11825i bk5: 24a 11837i bk6: 60a 11497i bk7: 56a 11459i bk8: 0a 12082i bk9: 0a 12083i bk10: 0a 12085i bk11: 0a 12085i bk12: 0a 12085i bk13: 0a 12085i bk14: 0a 12085i bk15: 0a 12086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0808373
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12086 n_nop=11773 n_act=5 n_pre=0 n_req=154 n_rd=160 n_write=148 bw_util=0.05097
n_activity=2234 dram_eff=0.2757
bk0: 0a 12087i bk1: 2a 12071i bk2: 0a 12087i bk3: 0a 12089i bk4: 20a 11879i bk5: 24a 11812i bk6: 58a 11482i bk7: 56a 11416i bk8: 0a 12082i bk9: 0a 12083i bk10: 0a 12085i bk11: 0a 12086i bk12: 0a 12086i bk13: 0a 12086i bk14: 0a 12086i bk15: 0a 12086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0722323

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46, Miss = 43, Miss_rate = 0.935, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 42, Miss_rate = 0.955, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 42, Miss = 40, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 41, Miss = 40, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 39, Miss = 39, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 41, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 496
L2_total_cache_misses = 483
L2_total_cache_miss_rate = 0.9738
L2_total_cache_pending_hits = 8
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=676
icnt_total_pkts_simt_to_mem=2296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.62097
	minimum = 6
	maximum = 91
Network latency average = 9.1754
	minimum = 6
	maximum = 90
Slowest packet = 69
Flit latency average = 7.70256
	minimum = 6
	maximum = 86
Slowest flit = 193
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00401231
	minimum = 0 (at node 0)
	maximum = 0.0470678 (at node 1)
Accepted packet rate average = 0.00401231
	minimum = 0 (at node 0)
	maximum = 0.0470678 (at node 1)
Injected flit rate average = 0.0120208
	minimum = 0 (at node 0)
	maximum = 0.221798 (at node 1)
Accepted flit rate average= 0.0120208
	minimum = 0 (at node 0)
	maximum = 0.060391 (at node 1)
Injected packet length average = 2.99597
Accepted packet length average = 2.99597
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.62097 (1 samples)
	minimum = 6 (1 samples)
	maximum = 91 (1 samples)
Network latency average = 9.1754 (1 samples)
	minimum = 6 (1 samples)
	maximum = 90 (1 samples)
Flit latency average = 7.70256 (1 samples)
	minimum = 6 (1 samples)
	maximum = 86 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00401231 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0470678 (1 samples)
Accepted packet rate average = 0.00401231 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0470678 (1 samples)
Injected flit rate average = 0.0120208 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.221798 (1 samples)
Accepted flit rate average = 0.0120208 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.060391 (1 samples)
Injected packet size average = 2.99597 (1 samples)
Accepted packet size average = 2.99597 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 157472 (inst/sec)
gpgpu_simulation_rate = 4578 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4021e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_S_iii' to stream 0, gridDim= (18,1,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9157)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,9157)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,9157)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,9157)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,9157)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,9157)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,9157)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,9157)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,9157)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,9157)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,9157)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,9157)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,9157)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,9157)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,9157)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(4,0,0) tid=(31,2,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(13,0,0) tid=(31,16,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(2,0,0) tid=(31,25,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(8,0,0) tid=(31,20,0)
GPGPU-Sim uArch: cycles simulated: 10157  inst.: 716992 (ipc=402.0) sim_rate=238997 (inst/sec) elapsed = 0:0:00:03 / Wed Jul 18 14:51:40 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(12,0,0) tid=(31,9,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(5,0,0) tid=(31,4,0)
GPGPU-Sim uArch: cycles simulated: 11657  inst.: 917248 (ipc=240.9) sim_rate=229312 (inst/sec) elapsed = 0:0:00:04 / Wed Jul 18 14:51:41 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(6,0,0) tid=(31,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(14,0,0) tid=(31,10,0)
GPGPU-Sim uArch: cycles simulated: 13157  inst.: 1125952 (ipc=202.8) sim_rate=225190 (inst/sec) elapsed = 0:0:00:05 / Wed Jul 18 14:51:42 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(14,0,0) tid=(31,1,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(2,0,0) tid=(31,10,0)
GPGPU-Sim uArch: cycles simulated: 14657  inst.: 1348608 (ipc=187.9) sim_rate=224768 (inst/sec) elapsed = 0:0:00:06 / Wed Jul 18 14:51:43 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(10,0,0) tid=(31,4,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(9,0,0) tid=(31,4,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(3,0,0) tid=(31,4,0)
GPGPU-Sim uArch: cycles simulated: 16657  inst.: 1643776 (ipc=177.2) sim_rate=234825 (inst/sec) elapsed = 0:0:00:07 / Wed Jul 18 14:51:44 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(4,0,0) tid=(31,1,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(6,0,0) tid=(31,3,0)
GPGPU-Sim uArch: cycles simulated: 18157  inst.: 1816800 (ipc=166.9) sim_rate=227100 (inst/sec) elapsed = 0:0:00:08 / Wed Jul 18 14:51:45 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(9,0,0) tid=(31,14,0)
GPGPU-Sim uArch: cycles simulated: 19657  inst.: 1991200 (ipc=159.6) sim_rate=221244 (inst/sec) elapsed = 0:0:00:09 / Wed Jul 18 14:51:46 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(6,0,0) tid=(31,5,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(7,0,0) tid=(31,7,0)
GPGPU-Sim uArch: cycles simulated: 21157  inst.: 2198240 (ipc=156.9) sim_rate=219824 (inst/sec) elapsed = 0:0:00:10 / Wed Jul 18 14:51:47 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(10,0,0) tid=(31,9,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(8,0,0) tid=(31,9,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(5,0,0) tid=(31,15,0)
GPGPU-Sim uArch: cycles simulated: 23157  inst.: 2483456 (ipc=154.9) sim_rate=225768 (inst/sec) elapsed = 0:0:00:11 / Wed Jul 18 14:51:48 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(10,0,0) tid=(31,9,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(1,0,0) tid=(31,17,0)
GPGPU-Sim uArch: cycles simulated: 24657  inst.: 2692192 (ipc=153.4) sim_rate=224349 (inst/sec) elapsed = 0:0:00:12 / Wed Jul 18 14:51:49 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(9,0,0) tid=(31,15,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,0,0) tid=(31,19,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16591,9157), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16592,9157)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16714,9157), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(16715,9157)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16753,9157), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16754,9157)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16771,9157), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16806,9157), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16815,9157), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16825,9157), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16870,9157), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16970,9157), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16991,9157), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17039,9157), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17054,9157), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17054,9157), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17154,9157), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17225,9157), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(16,0,0) tid=(31,14,0)
GPGPU-Sim uArch: cycles simulated: 26657  inst.: 2912800 (ipc=148.4) sim_rate=224061 (inst/sec) elapsed = 0:0:00:13 / Wed Jul 18 14:51:50 2018
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(17,0,0) tid=(31,8,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(15,0,0) tid=(31,14,0)
GPGPU-Sim uArch: cycles simulated: 33157  inst.: 3106272 (ipc=116.3) sim_rate=221876 (inst/sec) elapsed = 0:0:00:14 / Wed Jul 18 14:51:51 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(16,0,0) tid=(31,5,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(15,0,0) tid=(31,15,0)
GPGPU-Sim uArch: cycles simulated: 40157  inst.: 3322784 (ipc=97.0) sim_rate=221518 (inst/sec) elapsed = 0:0:00:15 / Wed Jul 18 14:51:52 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31961,9157), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32293,9157), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32375,9157), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_S_iii' finished on shader 1.
kernel_name = _Z13fc_gpu_kernelPfS_S_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 32376
gpu_sim_insn = 3025152
gpu_ipc =      93.4381
gpu_tot_sim_cycle = 41533
gpu_tot_sim_insn = 3340096
gpu_tot_ipc =      80.4203
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 737
gpu_stall_icnt2sh    = 6320
gpu_total_sim_rate=222673

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 65098
	L1I_total_cache_misses = 1600
	L1I_total_cache_miss_rate = 0.0246
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 13800, Miss = 461, Miss_rate = 0.033, Pending_hits = 329, Reservation_fails = 1569
	L1D_cache_core[1]: Access = 28827, Miss = 1312, Miss_rate = 0.046, Pending_hits = 540, Reservation_fails = 2174
	L1D_cache_core[2]: Access = 13950, Miss = 518, Miss_rate = 0.037, Pending_hits = 333, Reservation_fails = 1455
	L1D_cache_core[3]: Access = 13800, Miss = 433, Miss_rate = 0.031, Pending_hits = 536, Reservation_fails = 1500
	L1D_cache_core[4]: Access = 27600, Miss = 906, Miss_rate = 0.033, Pending_hits = 564, Reservation_fails = 1891
	L1D_cache_core[5]: Access = 13800, Miss = 461, Miss_rate = 0.033, Pending_hits = 314, Reservation_fails = 1396
	L1D_cache_core[6]: Access = 13800, Miss = 461, Miss_rate = 0.033, Pending_hits = 332, Reservation_fails = 1427
	L1D_cache_core[7]: Access = 13800, Miss = 461, Miss_rate = 0.033, Pending_hits = 333, Reservation_fails = 1299
	L1D_cache_core[8]: Access = 27600, Miss = 906, Miss_rate = 0.033, Pending_hits = 535, Reservation_fails = 1925
	L1D_cache_core[9]: Access = 13800, Miss = 461, Miss_rate = 0.033, Pending_hits = 347, Reservation_fails = 1598
	L1D_cache_core[10]: Access = 13800, Miss = 461, Miss_rate = 0.033, Pending_hits = 326, Reservation_fails = 1511
	L1D_cache_core[11]: Access = 13800, Miss = 461, Miss_rate = 0.033, Pending_hits = 315, Reservation_fails = 1617
	L1D_cache_core[12]: Access = 13800, Miss = 461, Miss_rate = 0.033, Pending_hits = 338, Reservation_fails = 1673
	L1D_cache_core[13]: Access = 13800, Miss = 461, Miss_rate = 0.033, Pending_hits = 314, Reservation_fails = 1445
	L1D_cache_core[14]: Access = 13800, Miss = 461, Miss_rate = 0.033, Pending_hits = 324, Reservation_fails = 1398
	L1D_total_cache_accesses = 249777
	L1D_total_cache_misses = 8685
	L1D_total_cache_miss_rate = 0.0348
	L1D_total_cache_pending_hits = 5780
	L1D_total_cache_reservation_fails = 23878
	L1D_cache_data_port_util = 0.743
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 3146
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.1424
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1183
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 235255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5747
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2698
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 57
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18131
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 63498
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1600
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 3437440
gpgpu_n_tot_w_icount = 107420
gpgpu_n_stall_shd_mem = 255218
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1116
gpgpu_n_mem_write_global = 7650
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 601920
gpgpu_n_store_insn = 25920
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 100672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1183
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1183
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254035
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:341570	W0_Idle:122223	W0_Scoreboard:61787	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:107420
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8928 {8:1116,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 763920 {40:2880,136:4770,}
traffic_breakdown_coretomem[INST_ACC_R] = 592 {8:74,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 151776 {136:1116,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61200 {8:7650,}
traffic_breakdown_memtocore[INST_ACC_R] = 10064 {136:74,}
maxmrqlatency = 175 
maxdqlatency = 0 
maxmflatency = 627 
averagemflatency = 216 
max_icnt2mem_latency = 170 
max_icnt2sh_latency = 41532 
mrq_lat_table:626 	396 	134 	205 	120 	64 	187 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7445 	1235 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1245 	1413 	3665 	2318 	214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	136 	514 	359 	119 	3 	0 	0 	0 	94 	341 	15 	6360 	840 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       622       232         0         0      3134      3293      2835      2819      1538      1493      1476      1465      5468     17253      7885      7862 
dram[1]:      1826       669         0         0      3199      3328      2851      2828      1515      1488      1472      1460      6265      1507      7882      7897 
dram[2]:      1113      1057         0         0      3222      3110      2804      2841      1511      1485      1468      1457      7079      2365      7878      7893 
dram[3]:         0         0         0         0      3169      3157      2801      2832      1504      1481      1463      1453     17272      3100      7874      7900 
dram[4]:         0         0         0         0      3085      3176      4044      2829      1501      1479      1460      1449     17266      3944      7869      7894 
dram[5]:         0       232         0         0      3241      3188      2822      2847      1497      1497      1469      1469     17257      4732      7866      7890 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  6.000000 32.000000 32.000000  6.000000  4.000000 30.000000 30.000000 
dram[1]:  2.000000  2.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  6.000000 32.000000 32.000000  6.000000  4.000000 30.000000 30.000000 
dram[2]:  2.000000  1.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  6.000000  6.000000 32.000000 32.000000  6.000000  4.000000 30.000000 30.000000 
dram[3]:      -nan      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  6.000000  6.000000 32.000000 32.000000  4.000000  4.000000 30.000000 30.000000 
dram[4]:      -nan      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  6.000000  4.000000 32.000000 32.000000  4.000000  4.000000 30.000000 30.000000 
dram[5]:      -nan  1.000000      -nan      -nan 20.000000 24.000000 55.000000 54.000000  6.000000  4.000000 32.000000 32.000000  4.000000  4.000000 30.000000 30.000000 
average row locality = 1795/81 = 22.160494
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         1         0         0        10        10        30        28         2         4        32        32         6         4        30        30 
dram[1]:         2         2         0         0        10        10        30        28         2         4        32        32         6         4        30        30 
dram[2]:         2         1         0         0        10        12        30        28         4         4        32        32         6         4        30        30 
dram[3]:         0         0         0         0        10        12        30        28         4         4        32        32         4         4        30        30 
dram[4]:         0         0         0         0        10        12        30        28         4         4        32        32         4         4        30        30 
dram[5]:         0         1         0         0        10        12        29        28         4         4        32        32         4         4        30        30 
total reads: 1329
min_bank_accesses = 0!
chip skew: 225/220 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         2         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         2         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         2         2         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         2         2         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         2         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         2         0         0         0         0         0         0         0 
total reads: 466
min_bank_accesses = 0!
chip skew: 80/76 = 1.05
average mf latency per bank:
dram[0]:        793         0    none      none         128       128       135       134      4649      2729      3794      3571      1329       289       396       403
dram[1]:          0         0    none      none         136       128       134       133      4641      2643      3718      3542      1365      2286       364       406
dram[2]:          0         0    none      none         130       129       140       134      3016      2547      3613      3596      1472      1590       355       377
dram[3]:     none      none      none      none         128       128       137       134      3001      2433      3481      3511       324      1776       392       399
dram[4]:     none      none      none      none         133       128       135       136      2910      5106      3495      3557       348      1996       395       400
dram[5]:     none           0    none      none         128       129       137       136      2831      5094      3467      3498       271      2066       302       401
maximum mf latency per bank:
dram[0]:        275         0         0         0       264       266       355       325       422       323       625       599       402       343       498       498
dram[1]:          0         0         0         0       325       270       347       321       376       328       580       619       410       427       436       499
dram[2]:          0         0         0         0       290       274       280       328       414       336       604       627       336       412       450       465
dram[3]:          0         0         0         0       273       282       272       336       422       290       555       593       350       420       488       504
dram[4]:          0         0         0         0       300       279       278       346       355       358       445       601       392       386       496       512
dram[5]:          0         0         0         0       263       279       304       338       360       390       549       567       276       394       349       490

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54822 n_nop=54209 n_act=16 n_pre=2 n_req=298 n_rd=444 n_write=151 bw_util=0.02171
n_activity=3422 dram_eff=0.3477
bk0: 6a 54746i bk1: 2a 54801i bk2: 0a 54820i bk3: 0a 54823i bk4: 20a 54593i bk5: 20a 54601i bk6: 60a 54205i bk7: 56a 54272i bk8: 4a 54794i bk9: 8a 54756i bk10: 64a 54582i bk11: 64a 54429i bk12: 12a 54777i bk13: 8a 54788i bk14: 60a 54623i bk15: 60a 54486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.142297
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54822 n_nop=54213 n_act=14 n_pre=0 n_req=298 n_rd=444 n_write=151 bw_util=0.02171
n_activity=3318 dram_eff=0.3586
bk0: 4a 54801i bk1: 4a 54803i bk2: 0a 54824i bk3: 0a 54825i bk4: 20a 54561i bk5: 20a 54580i bk6: 60a 54238i bk7: 56a 54237i bk8: 4a 54788i bk9: 8a 54752i bk10: 64a 54572i bk11: 64a 54416i bk12: 12a 54776i bk13: 8a 54775i bk14: 60a 54628i bk15: 60a 54505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.142406
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54822 n_nop=54199 n_act=14 n_pre=0 n_req=305 n_rd=450 n_write=159 bw_util=0.02222
n_activity=3488 dram_eff=0.3492
bk0: 4a 54802i bk1: 2a 54806i bk2: 0a 54823i bk3: 0a 54825i bk4: 20a 54610i bk5: 24a 54538i bk6: 60a 54206i bk7: 56a 54211i bk8: 8a 54749i bk9: 8a 54749i bk10: 64a 54578i bk11: 64a 54425i bk12: 12a 54780i bk13: 8a 54789i bk14: 60a 54632i bk15: 60a 54503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.146127
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54822 n_nop=54211 n_act=12 n_pre=0 n_req=300 n_rd=440 n_write=159 bw_util=0.02185
n_activity=3327 dram_eff=0.3601
bk0: 0a 54821i bk1: 0a 54823i bk2: 0a 54825i bk3: 0a 54826i bk4: 20a 54589i bk5: 24a 54539i bk6: 60a 54238i bk7: 56a 54228i bk8: 8a 54745i bk9: 8a 54753i bk10: 64a 54576i bk11: 64a 54423i bk12: 8a 54787i bk13: 8a 54789i bk14: 60a 54628i bk15: 60a 54501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.144376
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54822 n_nop=54215 n_act=12 n_pre=0 n_req=298 n_rd=440 n_write=155 bw_util=0.02171
n_activity=3316 dram_eff=0.3589
bk0: 0a 54821i bk1: 0a 54823i bk2: 0a 54824i bk3: 0a 54826i bk4: 20a 54563i bk5: 24a 54575i bk6: 60a 54235i bk7: 56a 54197i bk8: 8a 54753i bk9: 8a 54765i bk10: 64a 54567i bk11: 64a 54413i bk12: 8a 54785i bk13: 8a 54787i bk14: 60a 54627i bk15: 60a 54502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.15419
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54822 n_nop=54218 n_act=13 n_pre=0 n_req=296 n_rd=440 n_write=151 bw_util=0.02156
n_activity=3319 dram_eff=0.3561
bk0: 0a 54819i bk1: 2a 54806i bk2: 0a 54824i bk3: 0a 54826i bk4: 20a 54616i bk5: 24a 54549i bk6: 58a 54220i bk7: 56a 54154i bk8: 8a 54748i bk9: 8a 54775i bk10: 64a 54577i bk11: 64a 54415i bk12: 8a 54788i bk13: 8a 54789i bk14: 60a 54630i bk15: 60a 54499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.154391

========= L2 cache stats =========
L2_cache_bank[0]: Access = 757, Miss = 113, Miss_rate = 0.149, Pending_hits = 9, Reservation_fails = 91
L2_cache_bank[1]: Access = 721, Miss = 109, Miss_rate = 0.151, Pending_hits = 3, Reservation_fails = 116
L2_cache_bank[2]: Access = 742, Miss = 112, Miss_rate = 0.151, Pending_hits = 8, Reservation_fails = 143
L2_cache_bank[3]: Access = 764, Miss = 110, Miss_rate = 0.144, Pending_hits = 9, Reservation_fails = 202
L2_cache_bank[4]: Access = 744, Miss = 114, Miss_rate = 0.153, Pending_hits = 8, Reservation_fails = 172
L2_cache_bank[5]: Access = 751, Miss = 111, Miss_rate = 0.148, Pending_hits = 9, Reservation_fails = 196
L2_cache_bank[6]: Access = 710, Miss = 110, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 736, Miss = 110, Miss_rate = 0.149, Pending_hits = 6, Reservation_fails = 97
L2_cache_bank[8]: Access = 709, Miss = 110, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 756, Miss = 110, Miss_rate = 0.146, Pending_hits = 6, Reservation_fails = 165
L2_cache_bank[10]: Access = 707, Miss = 109, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 758, Miss = 111, Miss_rate = 0.146, Pending_hits = 7, Reservation_fails = 196
L2_total_cache_accesses = 8855
L2_total_cache_misses = 1329
L2_total_cache_miss_rate = 0.1501
L2_total_cache_pending_hits = 65
L2_total_cache_reservation_fails = 1378
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 218
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1060
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7184
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 466
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 318
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=13645
icnt_total_pkts_simt_to_mem=30815
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.6593
	minimum = 6
	maximum = 128
Network latency average = 12.7705
	minimum = 6
	maximum = 110
Slowest packet = 15153
Flit latency average = 12.675
	minimum = 6
	maximum = 106
Slowest flit = 38245
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0191248
	minimum = 0.0143625 (at node 2)
	maximum = 0.0281381 (at node 4)
Accepted packet rate average = 0.0191248
	minimum = 0.0143625 (at node 2)
	maximum = 0.0281381 (at node 4)
Injected flit rate average = 0.0474609
	minimum = 0.0290339 (at node 21)
	maximum = 0.0973252 (at node 4)
Accepted flit rate average= 0.0474609
	minimum = 0.0223931 (at node 2)
	maximum = 0.0743143 (at node 18)
Injected packet length average = 2.48164
Accepted packet length average = 2.48164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.1402 (2 samples)
	minimum = 6 (2 samples)
	maximum = 109.5 (2 samples)
Network latency average = 10.973 (2 samples)
	minimum = 6 (2 samples)
	maximum = 100 (2 samples)
Flit latency average = 10.1888 (2 samples)
	minimum = 6 (2 samples)
	maximum = 96 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0115686 (2 samples)
	minimum = 0.00718125 (2 samples)
	maximum = 0.037603 (2 samples)
Accepted packet rate average = 0.0115686 (2 samples)
	minimum = 0.00718125 (2 samples)
	maximum = 0.037603 (2 samples)
Injected flit rate average = 0.0297408 (2 samples)
	minimum = 0.0145169 (2 samples)
	maximum = 0.159561 (2 samples)
Accepted flit rate average = 0.0297408 (2 samples)
	minimum = 0.0111966 (2 samples)
	maximum = 0.0673526 (2 samples)
Injected packet size average = 2.57083 (2 samples)
Accepted packet size average = 2.57083 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 222673 (inst/sec)
gpgpu_simulation_rate = 2768 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x403d20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (23,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,41533)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,41533)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,41533)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,41533)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,41533)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,41533)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,41533)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,41533)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,41533)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,41533)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,41533)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,41533)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,41533)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,41533)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,41533)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,41533)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,41533)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,41533)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,41533)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,41533)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,41533)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,41533)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,41533)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(4,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(8,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(1,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 42533  inst.: 3619200 (ipc=279.1) sim_rate=226200 (inst/sec) elapsed = 0:0:00:16 / Wed Jul 18 14:51:53 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(13,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(10,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(4,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(6,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 44033  inst.: 4102336 (ipc=304.9) sim_rate=241313 (inst/sec) elapsed = 0:0:00:17 / Wed Jul 18 14:51:54 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(10,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(7,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 45033  inst.: 4289914 (ipc=271.4) sim_rate=238328 (inst/sec) elapsed = 0:0:00:18 / Wed Jul 18 14:51:55 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(14,0,0) tid=(321,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3955,41533), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4025,41533), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4031,41533), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4053,41533), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4169,41533), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(18,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4271,41533), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4307,41533), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(17,0,0) tid=(295,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4549,41533), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4552,41533), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4585,41533), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4589,41533), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4738,41533), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4744,41533), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4768,41533), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4840,41533), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4963,41533), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4996,41533), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: cycles simulated: 46533  inst.: 4664720 (ipc=264.9) sim_rate=245511 (inst/sec) elapsed = 0:0:00:19 / Wed Jul 18 14:51:56 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5024,41533), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5033,41533), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5282,41533), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5325,41533), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5362,41533), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5424,41533), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 7.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 3 
gpu_sim_cycle = 5425
gpu_sim_insn = 1329104
gpu_ipc =     244.9961
gpu_tot_sim_cycle = 46958
gpu_tot_sim_insn = 4669200
gpu_tot_ipc =      99.4335
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5334
gpu_stall_icnt2sh    = 17881
gpu_total_sim_rate=245747

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 91166
	L1I_total_cache_misses = 3481
	L1I_total_cache_miss_rate = 0.0382
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 14132, Miss = 559, Miss_rate = 0.040, Pending_hits = 340, Reservation_fails = 2215
	L1D_cache_core[1]: Access = 29157, Miss = 1409, Miss_rate = 0.048, Pending_hits = 550, Reservation_fails = 2892
	L1D_cache_core[2]: Access = 14610, Miss = 715, Miss_rate = 0.049, Pending_hits = 347, Reservation_fails = 2716
	L1D_cache_core[3]: Access = 14464, Miss = 637, Miss_rate = 0.044, Pending_hits = 545, Reservation_fails = 2888
	L1D_cache_core[4]: Access = 28260, Miss = 1095, Miss_rate = 0.039, Pending_hits = 573, Reservation_fails = 3059
	L1D_cache_core[5]: Access = 14460, Miss = 637, Miss_rate = 0.044, Pending_hits = 327, Reservation_fails = 2483
	L1D_cache_core[6]: Access = 14464, Miss = 708, Miss_rate = 0.049, Pending_hits = 352, Reservation_fails = 3012
	L1D_cache_core[7]: Access = 14460, Miss = 683, Miss_rate = 0.047, Pending_hits = 342, Reservation_fails = 2863
	L1D_cache_core[8]: Access = 28260, Miss = 1104, Miss_rate = 0.039, Pending_hits = 546, Reservation_fails = 3204
	L1D_cache_core[9]: Access = 14298, Miss = 588, Miss_rate = 0.041, Pending_hits = 358, Reservation_fails = 2681
	L1D_cache_core[10]: Access = 14130, Miss = 552, Miss_rate = 0.039, Pending_hits = 337, Reservation_fails = 2034
	L1D_cache_core[11]: Access = 14130, Miss = 556, Miss_rate = 0.039, Pending_hits = 325, Reservation_fails = 2033
	L1D_cache_core[12]: Access = 14132, Miss = 559, Miss_rate = 0.040, Pending_hits = 349, Reservation_fails = 2289
	L1D_cache_core[13]: Access = 14130, Miss = 558, Miss_rate = 0.039, Pending_hits = 324, Reservation_fails = 2098
	L1D_cache_core[14]: Access = 14130, Miss = 558, Miss_rate = 0.039, Pending_hits = 335, Reservation_fails = 2026
	L1D_total_cache_accesses = 257217
	L1D_total_cache_misses = 10918
	L1D_total_cache_miss_rate = 0.0424
	L1D_total_cache_pending_hits = 5950
	L1D_total_cache_reservation_fails = 38493
	L1D_cache_data_port_util = 0.622
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 7474
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0599
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1183
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 240226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5926
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20200
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7026
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18293
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87685
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3481
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
377, 377, 377, 377, 377, 377, 377, 377, 377, 377, 377, 377, 377, 377, 377, 377, 253, 253, 253, 253, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 4874176
gpgpu_n_tot_w_icount = 152318
gpgpu_n_stall_shd_mem = 275113
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2695
gpgpu_n_mem_write_global = 8370
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 648000
gpgpu_n_store_insn = 48960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1183
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1183
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 273930
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:373637	W0_Idle:155161	W0_Scoreboard:91094	W1:0	W2:8	W3:6	W4:18	W5:0	W6:4	W7:2	W8:14	W9:0	W10:4	W11:0	W12:8	W13:0	W14:4	W15:2	W16:14	W17:0	W18:0	W19:0	W20:6	W21:0	W22:0	W23:0	W24:14	W25:0	W26:0	W27:0	W28:8	W29:2	W30:0	W31:0	W32:152204
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21560 {8:2695,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 861840 {40:2880,136:5490,}
traffic_breakdown_coretomem[INST_ACC_R] = 1432 {8:179,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 366520 {136:2695,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 66960 {8:8370,}
traffic_breakdown_memtocore[INST_ACC_R] = 24344 {136:179,}
maxmrqlatency = 223 
maxdqlatency = 0 
maxmflatency = 880 
averagemflatency = 246 
max_icnt2mem_latency = 477 
max_icnt2sh_latency = 46957 
mrq_lat_table:1138 	490 	201 	281 	207 	153 	375 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8279 	2179 	622 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2130 	1995 	4141 	2514 	384 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	294 	1119 	1049 	245 	3 	0 	0 	0 	94 	341 	15 	6360 	1560 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	56 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         3         0         0        20        20        58         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0        20        20        58         0         0         0         0         0         0         0         0         0 
dram[2]:         2        15         0         0        20        24        58         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        20        24        58         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        20        24        58         0         0         0         0         0         0         0         0         0 
dram[5]:         1         1         0         0        20        24         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1066      2275      2538      2516      3134      3293      2835      2819      1538      1493      1476      1465      5468     17253      7885      7862 
dram[1]:      1826      1866      2534      2529      3199      3328      2851      2828      1515      1488      1472      1460      6265      1507      7882      7897 
dram[2]:      1390      1449      2528      2525      3222      3110      2804      2841      1511      1485      1468      1457      7079      2365      7878      7893 
dram[3]:      2535      2501      2596      2522      3169      3157      2801      2832      1504      1481      1463      1453     17272      3100      7874      7900 
dram[4]:      2532      2497      2591      2518      3085      3176      4044      2829      1501      1479      1460      1449     17266      3944      7869      7894 
dram[5]:      2280      2287      2520      2548      3241      3188      2822      2847      1497      1497      1469      1469     17257      4732      7866      7890 
average row accesses per activate:
dram[0]:  9.000000 17.500000 32.000000 32.000000 26.000000 26.000000 30.000000 54.000000  2.000000  6.000000 32.000000 32.000000  6.000000  4.000000 30.000000 30.000000 
dram[1]: 17.000000 19.500000 32.000000 32.000000 26.000000 26.000000 30.000000 54.000000  2.000000  6.000000 32.000000 32.000000  6.000000  4.000000 30.000000 32.000000 
dram[2]: 17.000000  9.000000 32.000000 32.000000 26.000000 28.000000 30.000000 54.000000  6.000000  6.000000 32.000000 32.000000  6.000000  4.000000 30.000000 32.000000 
dram[3]: 33.000000 32.000000 32.000000 32.000000 26.000000 28.000000 30.000000 54.000000  6.000000  6.000000 32.000000 32.000000  4.000000  4.000000 30.000000 32.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 26.000000 28.000000 30.000000 54.000000  6.000000  4.000000 32.000000 32.000000  4.000000  4.000000 30.000000 32.000000 
dram[5]: 16.500000 17.500000 32.000000 32.000000 26.000000 28.000000 55.000000 54.000000  6.000000  4.000000 32.000000 32.000000  4.000000  4.000000 30.000000 32.000000 
average row locality = 2982/125 = 23.856001
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        35        32        32        42        42        32        28         2         4        32        32         6         4        30        30 
dram[1]:        34        36        32        32        42        42        32        28         2         4        32        32         6         4        30        32 
dram[2]:        34        35        32        32        42        44        32        28         4         4        32        32         6         4        30        32 
dram[3]:        32        32        32        32        42        44        32        28         4         4        32        32         4         4        30        32 
dram[4]:        32        32        32        32        42        44        32        28         4         4        32        32         4         4        30        32 
dram[5]:        33        33        32        32        42        44        29        28         4         4        32        32         4         4        30        32 
total reads: 2508
bank skew: 44/2 = 22.00
chip skew: 423/415 = 1.02
number of total write accesses:
dram[0]:         1         0         0         0        10        10        28        26         0         2         0         0         0         0         0         0 
dram[1]:         0         3         0         0        10        10        28        26         0         2         0         0         0         0         0         0 
dram[2]:         0         1         0         0        10        12        28        26         2         2         0         0         0         0         0         0 
dram[3]:         1         0         0         0        10        12        28        26         2         2         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         2         0         0         0         0         0         0         0 
dram[5]:         0         2         0         0        10        12        26        26         2         0         0         0         0         0         0         0 
total reads: 474
min_bank_accesses = 0!
chip skew: 81/77 = 1.05
average mf latency per bank:
dram[0]:        588       688       468       678       254       439       141       134      4649      2729      3794      3571      1329       289       773       998
dram[1]:        768       383       632       412       433       250       150       133      4641      2643      3718      3542      1365      2286      1026       694
dram[2]:        796       452       633       467       460       257       155       134      3016      2547      3613      3596      1472      1590      1002       681
dram[3]:        469       743       382       549       262       370       144       134      3001      2433      3481      3511       324      1776       749       883
dram[4]:        489       794       396       634       302       440       142       136      2910      5106      3495      3557       348      1996       789       923
dram[5]:        780       501       687       452       453       262       137       136      2831      5094      3467      3498       271      2066       945       731
maximum mf latency per bank:
dram[0]:        532       791       635       840       520       868       368       325       422       323       625       599       402       343       498       768
dram[1]:        764       406       734       500       737       393       607       321       376       328       580       619       410       427       705       499
dram[2]:        790       398       758       572       792       529       613       328       414       336       604       627       336       412       713       465
dram[3]:        415       748       520       688       403       820       368       336       422       290       555       593       350       420       488       650
dram[4]:        502       804       595       746       508       862       362       346       355       358       445       601       392       386       496       733
dram[5]:        676       463       823       572       880       418       304       338       360       390       549       567       276       394       759       490

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61982 n_nop=60963 n_act=23 n_pre=7 n_req=495 n_rd=836 n_write=153 bw_util=0.03191
n_activity=4952 dram_eff=0.3994
bk0: 70a 61659i bk1: 70a 61586i bk2: 64a 61475i bk3: 64a 61378i bk4: 84a 61419i bk5: 84a 61331i bk6: 64a 61320i bk7: 56a 61427i bk8: 4a 61950i bk9: 8a 61914i bk10: 64a 61740i bk11: 64a 61588i bk12: 12a 61937i bk13: 8a 61948i bk14: 60a 61785i bk15: 60a 61649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.285196
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61982 n_nop=60959 n_act=21 n_pre=5 n_req=499 n_rd=840 n_write=157 bw_util=0.03217
n_activity=4978 dram_eff=0.4006
bk0: 68a 61744i bk1: 72a 61700i bk2: 64a 61550i bk3: 64a 61467i bk4: 84a 61287i bk5: 84a 61433i bk6: 64a 61283i bk7: 56a 61392i bk8: 4a 61946i bk9: 8a 61910i bk10: 64a 61730i bk11: 64a 61575i bk12: 12a 61936i bk13: 8a 61937i bk14: 60a 61790i bk15: 64a 61659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.236633
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61982 n_nop=60945 n_act=23 n_pre=7 n_req=504 n_rd=846 n_write=161 bw_util=0.03249
n_activity=5090 dram_eff=0.3957
bk0: 68a 61745i bk1: 70a 61587i bk2: 64a 61516i bk3: 64a 61304i bk4: 84a 61333i bk5: 88a 61216i bk6: 64a 61255i bk7: 56a 61366i bk8: 8a 61906i bk9: 8a 61907i bk10: 64a 61737i bk11: 64a 61584i bk12: 12a 61939i bk13: 8a 61951i bk14: 60a 61794i bk15: 64a 61656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.27779
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61982 n_nop=60967 n_act=19 n_pre=3 n_req=497 n_rd=832 n_write=161 bw_util=0.03204
n_activity=4935 dram_eff=0.4024
bk0: 64a 61763i bk1: 64a 61761i bk2: 64a 61642i bk3: 64a 61489i bk4: 84a 61466i bk5: 88a 61245i bk6: 64a 61359i bk7: 56a 61383i bk8: 8a 61902i bk9: 8a 61910i bk10: 64a 61734i bk11: 64a 61581i bk12: 8a 61947i bk13: 8a 61950i bk14: 60a 61791i bk15: 64a 61652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.220064
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61982 n_nop=60973 n_act=19 n_pre=3 n_req=494 n_rd=832 n_write=155 bw_util=0.03185
n_activity=4880 dram_eff=0.4045
bk0: 64a 61776i bk1: 64a 61749i bk2: 64a 61621i bk3: 64a 61483i bk4: 84a 61423i bk5: 88a 61307i bk6: 64a 61357i bk7: 56a 61352i bk8: 8a 61910i bk9: 8a 61922i bk10: 64a 61725i bk11: 64a 61573i bk12: 8a 61946i bk13: 8a 61948i bk14: 60a 61789i bk15: 64a 61651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.238456
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61982 n_nop=60973 n_act=20 n_pre=4 n_req=493 n_rd=830 n_write=155 bw_util=0.03178
n_activity=4826 dram_eff=0.4082
bk0: 66a 61711i bk1: 66a 61625i bk2: 64a 61460i bk3: 64a 61354i bk4: 84a 61311i bk5: 88a 61430i bk6: 58a 61376i bk7: 56a 61312i bk8: 8a 61906i bk9: 8a 61933i bk10: 64a 61735i bk11: 64a 61573i bk12: 8a 61947i bk13: 8a 61948i bk14: 60a 61792i bk15: 64a 61650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.268562

========= L2 cache stats =========
L2_cache_bank[0]: Access = 957, Miss = 211, Miss_rate = 0.220, Pending_hits = 10, Reservation_fails = 91
L2_cache_bank[1]: Access = 941, Miss = 207, Miss_rate = 0.220, Pending_hits = 9, Reservation_fails = 448
L2_cache_bank[2]: Access = 952, Miss = 210, Miss_rate = 0.221, Pending_hits = 8, Reservation_fails = 223
L2_cache_bank[3]: Access = 974, Miss = 210, Miss_rate = 0.216, Pending_hits = 18, Reservation_fails = 383
L2_cache_bank[4]: Access = 942, Miss = 212, Miss_rate = 0.225, Pending_hits = 8, Reservation_fails = 290
L2_cache_bank[5]: Access = 972, Miss = 211, Miss_rate = 0.217, Pending_hits = 13, Reservation_fails = 216
L2_cache_bank[6]: Access = 898, Miss = 208, Miss_rate = 0.232, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 932, Miss = 208, Miss_rate = 0.223, Pending_hits = 6, Reservation_fails = 152
L2_cache_bank[8]: Access = 895, Miss = 208, Miss_rate = 0.232, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 943, Miss = 208, Miss_rate = 0.221, Pending_hits = 6, Reservation_fails = 306
L2_cache_bank[10]: Access = 912, Miss = 206, Miss_rate = 0.226, Pending_hits = 3, Reservation_fails = 259
L2_cache_bank[11]: Access = 941, Miss = 209, Miss_rate = 0.222, Pending_hits = 9, Reservation_fails = 196
L2_total_cache_accesses = 11259
L2_total_cache_misses = 2508
L2_total_cache_miss_rate = 0.2228
L2_total_cache_pending_hits = 91
L2_total_cache_reservation_fails = 2564
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 625
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2020
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1753
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 469
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 18
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 811
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=22785
icnt_total_pkts_simt_to_mem=36099
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.2444
	minimum = 6
	maximum = 265
Network latency average = 22.3617
	minimum = 6
	maximum = 265
Slowest packet = 18807
Flit latency average = 17.3917
	minimum = 6
	maximum = 265
Slowest flit = 46869
Fragmentation average = 0.0886023
	minimum = 0
	maximum = 186
Injected packet rate average = 0.0328247
	minimum = 0.0191705 (at node 1)
	maximum = 0.0468203 (at node 6)
Accepted packet rate average = 0.0328247
	minimum = 0.0191705 (at node 1)
	maximum = 0.0468203 (at node 6)
Injected flit rate average = 0.0984741
	minimum = 0.042765 (at node 1)
	maximum = 0.159447 (at node 20)
Accepted flit rate average= 0.0984741
	minimum = 0.0722581 (at node 1)
	maximum = 0.186912 (at node 6)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.5082 (3 samples)
	minimum = 6 (3 samples)
	maximum = 161.333 (3 samples)
Network latency average = 14.7692 (3 samples)
	minimum = 6 (3 samples)
	maximum = 155 (3 samples)
Flit latency average = 12.5897 (3 samples)
	minimum = 6 (3 samples)
	maximum = 152.333 (3 samples)
Fragmentation average = 0.0295341 (3 samples)
	minimum = 0 (3 samples)
	maximum = 62 (3 samples)
Injected packet rate average = 0.0186539 (3 samples)
	minimum = 0.0111777 (3 samples)
	maximum = 0.0406754 (3 samples)
Accepted packet rate average = 0.0186539 (3 samples)
	minimum = 0.0111777 (3 samples)
	maximum = 0.0406754 (3 samples)
Injected flit rate average = 0.0526519 (3 samples)
	minimum = 0.0239329 (3 samples)
	maximum = 0.159523 (3 samples)
Accepted flit rate average = 0.0526519 (3 samples)
	minimum = 0.0315504 (3 samples)
	maximum = 0.107206 (3 samples)
Injected packet size average = 2.82256 (3 samples)
Accepted packet size average = 2.82256 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 245747 (inst/sec)
gpgpu_simulation_rate = 2471 (cycle/sec)
yl2, mask_y2
