input		[15:0]	a_123_en;
input	reg	[7:0]	b;
input			c;
input		[15:0]	d;
input			clk;
input	reg		rst;
input	reg	[7:0]	DA;
output		[7:0]	data_out;
output			full;
output			empty;
output	reg	[2:0]	SEL_CON;
output	reg	[1:0]	port1;
