
---------- Begin Simulation Statistics ----------
final_tick                               135971644375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1825                       # Simulator instruction rate (inst/s)
host_mem_usage                               18438428                       # Number of bytes of host memory used
host_op_rate                                     1869                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 71330.98                       # Real time elapsed on the host
host_tick_rate                                 454873                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   130154295                       # Number of instructions simulated
sim_ops                                     133342071                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032447                       # Number of seconds simulated
sim_ticks                                 32446569375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.073040                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  133532                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               193320                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2882                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             10461                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            157161                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              27063                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           30125                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3062                       # Number of indirect misses.
system.cpu.branchPred.lookups                  308123                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   51442                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3231                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1654151                       # Number of instructions committed
system.cpu.committedOps                       1872306                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.229580                       # CPI: cycles per instruction
system.cpu.discardedOps                         35205                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             893558                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            440673                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           208930                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4673661                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.236430                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2883                       # number of quiesce instructions executed
system.cpu.numCycles                          6996364                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2883                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1039776     55.53%     55.53% # Class of committed instruction
system.cpu.op_class_0::IntMult                   5997      0.32%     55.85% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.85% # Class of committed instruction
system.cpu.op_class_0::MemRead                 499528     26.68%     82.53% # Class of committed instruction
system.cpu.op_class_0::MemWrite                327005     17.47%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1872306                       # Class of committed instruction
system.cpu.quiesceCycles                     44918147                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2322703                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2955                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6015                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1372995                       # Transaction distribution
system.membus.trans_dist::ReadResp            1375109                       # Transaction distribution
system.membus.trans_dist::WriteReq             796511                       # Transaction distribution
system.membus.trans_dist::WriteResp            796511                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1874                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1068                       # Transaction distribution
system.membus.trans_dist::ReadExReq               955                       # Transaction distribution
system.membus.trans_dist::ReadExResp              956                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            168                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1946                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           41                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        11530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        45114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        65349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4282368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4282368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4348093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        23060                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       304448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        63426                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       392150                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    137035776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    137035776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               137438678                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2173740                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000007                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002627                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2173725    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2173740                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5825020250                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            57084500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              348062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            11280750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           47844945                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         8505022995                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy             841500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1542144                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1542144                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2762781                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2762781                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        15840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        29274                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        45114                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      8564736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      8564736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8609850                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        17424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        46002                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        63426                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    137035776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    137035776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    137099202                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        14798293250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          9463652                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          723                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         5000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11841390904                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7389213000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1370112                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1370112                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       771072                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       771072                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4282368                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4282368                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    137035776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    137035776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2648328                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2648328    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2648328                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6315069000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   7621632000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     91226112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     49348608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    140574720                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     51904512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     87687168                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    139591680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     22806528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1542144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     24348672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     12976128                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2740224                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     15716352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2811579583                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1520919128                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4332498711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1599691832                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2702509686                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4302201517                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4411271415                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4223428814                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8634700229                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10752                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10752                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          168                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          187                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       331376                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        37477                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         368853                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       331376                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       331376                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       331376                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        37477                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        368853                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     87687168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         184512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           87871680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       119936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     49348608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        49468544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1370112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1372995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1874                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       771072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             772946                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2702509686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5686641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2708196327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3696415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1520919128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1524615543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3696415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4223428814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5686641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4232811870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2141090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000234958000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          755                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          755                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2465268                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             824726                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1372994                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     772946                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1372994                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   772946                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     95                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             85789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             85797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             85808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             85793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             85791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             85823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             85830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             85803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             85803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             85805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            85827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            85822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            85806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            85790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            85806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            85806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             48304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             48306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             48302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             48297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             48318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             48324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             48315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             48305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             48307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            48330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            48309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            48305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            48302                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  44227845185                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6864495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             80266443935                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32214.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58464.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1161                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1280870                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  719575                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1372994                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               772946                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1213200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   48249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   48325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   47820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  58050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 134073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 128256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  60092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   6940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   6945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2323                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       145423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.390695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.962284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.927767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3412      2.35%      2.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3029      2.08%      4.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1910      1.31%      5.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2584      1.78%      7.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2874      1.98%      9.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2010      1.38%     10.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1860      1.28%     12.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2543      1.75%     13.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       125201     86.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       145423                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1818.455629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1732.588335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    505.244670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1      0.13%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          188     24.90%     25.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          554     73.38%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            6      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           755                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1023.792053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1015.368681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     51.980541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      0.26%      0.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           41      5.43%      5.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          712     94.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           755                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               87865536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                49469632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                87871616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             49468544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2708.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1524.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2708.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1524.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   32445997625                       # Total gap between requests
system.mem_ctrls.avgGap                      15119.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     87681152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       184384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       121984                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     49347648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2702324273.072706222534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5682696.308167094365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3759534.593324013054                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1520889540.883858203888                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1370112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2882                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1874                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       771072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  80153981880                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    112462055                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10473983625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 621323698125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58501.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39022.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5589105.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    805792.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         71761758.300000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         50087469.599997                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2497047356.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1074247565.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     310651368.299951                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     662660553.562500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     150435821.099994                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4816891892.362498                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.456123                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7587090470                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1755390000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23107641905                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                5766                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2883                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9738115.114464                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2460055.034410                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2883    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5622500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11995875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2883                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    107896658500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  28074985875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       624849                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           624849                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       624849                       # number of overall hits
system.cpu.icache.overall_hits::total          624849                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          168                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            168                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          168                       # number of overall misses
system.cpu.icache.overall_misses::total           168                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7290625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7290625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7290625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7290625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       625017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       625017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       625017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       625017                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000269                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000269                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000269                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000269                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43396.577381                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43396.577381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43396.577381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43396.577381                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          168                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          168                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          168                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          168                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7023375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7023375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7023375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7023375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000269                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000269                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000269                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000269                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41805.803571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41805.803571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41805.803571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41805.803571                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       624849                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          624849                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          168                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           168                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7290625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7290625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       625017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       625017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000269                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000269                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43396.577381                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43396.577381                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7023375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7023375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000269                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000269                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41805.803571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41805.803571                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           351.079241                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5578011                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                40                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          139450.275000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   351.079241                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.685702                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.685702                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1250202                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1250202                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       799328                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           799328                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       799328                       # number of overall hits
system.cpu.dcache.overall_hits::total          799328                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3802                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3802                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3802                       # number of overall misses
system.cpu.dcache.overall_misses::total          3802                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    273207750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    273207750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    273207750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    273207750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       803130                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       803130                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       803130                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       803130                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004734                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004734                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004734                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004734                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71858.955813                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71858.955813                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71858.955813                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71858.955813                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1874                       # number of writebacks
system.cpu.dcache.writebacks::total              1874                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          901                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          901                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          901                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          901                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2901                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2901                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2901                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2901                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        28322                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        28322                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    207994750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    207994750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    207994750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    207994750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     62714500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     62714500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003612                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003612                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003612                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003612                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71697.604274                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71697.604274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71697.604274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71697.604274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2214.338677                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2214.338677                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   2902                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       499703                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          499703                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1946                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1946                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    145341250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    145341250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       501649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       501649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003879                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003879                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74687.178828                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74687.178828                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1946                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1946                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2883                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2883                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    142412875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    142412875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     62714500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     62714500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003879                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003879                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73182.361254                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73182.361254                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21753.208463                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21753.208463                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       299625                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         299625                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1856                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1856                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    127866500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    127866500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       301481                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       301481                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006156                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006156                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68893.588362                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68893.588362                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          901                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          901                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          955                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          955                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        25439                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        25439                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     65581875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     65581875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68672.120419                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68672.120419                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               76839                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2902                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.477946                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          387                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3215422                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3215422                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 135971644375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               135972737500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1825                       # Simulator instruction rate (inst/s)
host_mem_usage                               18438428                       # Number of bytes of host memory used
host_op_rate                                     1869                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 71331.08                       # Real time elapsed on the host
host_tick_rate                                 454888                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   130155060                       # Number of instructions simulated
sim_ops                                     133343012                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032448                       # Number of seconds simulated
sim_ticks                                 32447662500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.051730                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  133564                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               193426                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2882                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             10478                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            157196                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              27063                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           30125                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3062                       # Number of indirect misses.
system.cpu.branchPred.lookups                  308287                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   51480                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3231                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1654916                       # Number of instructions committed
system.cpu.committedOps                       1873247                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.228682                       # CPI: cycles per instruction
system.cpu.discardedOps                         35254                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             894127                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            440941                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           209005                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4674367                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.236480                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2883                       # number of quiesce instructions executed
system.cpu.numCycles                          6998113                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2883                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1040322     55.54%     55.54% # Class of committed instruction
system.cpu.op_class_0::IntMult                   5997      0.32%     55.86% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.86% # Class of committed instruction
system.cpu.op_class_0::MemRead                 499746     26.68%     82.53% # Class of committed instruction
system.cpu.op_class_0::MemWrite                327181     17.47%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1873247                       # Class of committed instruction
system.cpu.quiesceCycles                     44918147                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2323746                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2962                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6030                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1372995                       # Transaction distribution
system.membus.trans_dist::ReadResp            1375117                       # Transaction distribution
system.membus.trans_dist::WriteReq             796511                       # Transaction distribution
system.membus.trans_dist::WriteResp            796511                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1878                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1071                       # Transaction distribution
system.membus.trans_dist::ReadExReq               955                       # Transaction distribution
system.membus.trans_dist::ReadExResp              956                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            169                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1953                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           41                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        11530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        45114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        65370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4282368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4282368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4348116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        23060                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       305152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        63426                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       392854                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    137035776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    137035776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               137439446                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2173748                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000007                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002627                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2173733    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2173748                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5825055875                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            57084500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              349812                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            11280750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           47885195                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         8505022995                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy             846500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1542144                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1542144                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2762781                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2762781                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        15840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        29274                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        45114                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      8564736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      8564736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8609850                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        17424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        46002                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        63426                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    137035776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    137035776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    137099202                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        14798293250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          9463652                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          723                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         5000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11841390904                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7389213000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1370112                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1370112                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       771072                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       771072                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4282368                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4282368                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    137035776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    137035776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2648328                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2648328    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2648328                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6315069000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   7621632000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     91226112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     49348608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    140574720                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     51904512                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     87687168                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    139591680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     22806528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1542144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     24348672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     12976128                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2740224                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     15716352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2811484864                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1520867890                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4332352754                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1599637940                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2702418641                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4302056581                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4411122804                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4223286531                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8634409335                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10816                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10816                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          169                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          188                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       333337                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        37476                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         370813                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       333337                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       333337                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       333337                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        37476                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        370813                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     87687168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         184960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           87872128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       120192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     49348608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        49468800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1370112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1373002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1878                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       771072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             772950                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2702418641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5700257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2708118898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3704181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1520867890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1524572070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3704181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4223286531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5700257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4232690968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2141090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000234958000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          755                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          755                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2465286                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             824726                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1373001                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     772950                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1373001                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   772950                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     95                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             85789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             85797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             85808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             85793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             85791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             85824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             85832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             85803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             85803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             85805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            85827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            85822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            85806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            85790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            85808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            85808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             48304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             48306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             48302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             48297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             48318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             48324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             48315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             48305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             48307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            48330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            48309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            48305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            48302                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  44227917185                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6864530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             80266699685                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32214.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58464.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1161                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1280873                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  719575                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1373001                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               772950                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1213200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   48249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   48325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   47820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  58051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 134074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 128256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  60092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   6940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   6945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2323                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       145423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.390695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.962284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.927767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3412      2.35%      2.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3029      2.08%      4.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1910      1.31%      5.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2584      1.78%      7.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2874      1.98%      9.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2010      1.38%     10.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1860      1.28%     12.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2543      1.75%     13.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       125201     86.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       145423                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1818.455629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1732.588335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    505.244670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1      0.13%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          188     24.90%     25.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          554     73.38%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            6      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           755                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1023.792053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1015.368681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     51.980541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      0.26%      0.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           41      5.43%      5.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          712     94.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           755                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               87865984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                49469632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                87872064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             49468800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2707.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1524.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2708.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1524.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   32447591250                       # Total gap between requests
system.mem_ctrls.avgGap                      15120.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     87681152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       184832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       121984                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     49347648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2702233234.828548908234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5696311.714287584648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3759407.938861543313                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1520838303.837757110596                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1370112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2889                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1878                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       771072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  80153981880                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    112717805                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10473983625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 621323698125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58501.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39016.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5577201.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    805792.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         71763732.000000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         50087469.599997                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2497060087.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1074247565.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     310651368.299951                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     662690083.837500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     150435821.099994                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4816936127.587499                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.452485                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7587090470                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1755390000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23108735030                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                5766                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2883                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9738115.114464                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2460055.034410                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2883    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5622500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11995875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2883                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    107897751625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  28074985875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       625106                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           625106                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       625106                       # number of overall hits
system.cpu.icache.overall_hits::total          625106                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          169                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            169                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          169                       # number of overall misses
system.cpu.icache.overall_misses::total           169                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7334375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7334375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7334375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7334375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       625275                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       625275                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       625275                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       625275                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000270                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000270                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000270                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000270                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43398.668639                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43398.668639                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43398.668639                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43398.668639                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          169                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          169                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          169                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          169                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7065375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7065375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7065375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7065375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000270                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000270                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000270                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000270                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41806.952663                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41806.952663                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41806.952663                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41806.952663                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       625106                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          625106                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          169                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           169                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7334375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7334375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       625275                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       625275                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000270                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000270                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43398.668639                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43398.668639                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          169                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          169                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7065375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7065375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000270                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000270                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41806.952663                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41806.952663                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           351.079304                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35161612                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               393                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          89469.750636                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   351.079304                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.685702                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.685702                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          353                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1250719                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1250719                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       799731                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           799731                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       799731                       # number of overall hits
system.cpu.dcache.overall_hits::total          799731                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3809                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3809                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3809                       # number of overall misses
system.cpu.dcache.overall_misses::total          3809                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    273700875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    273700875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    273700875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    273700875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       803540                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       803540                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       803540                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       803540                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004740                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004740                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004740                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004740                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71856.359937                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71856.359937                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71856.359937                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71856.359937                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1878                       # number of writebacks
system.cpu.dcache.writebacks::total              1878                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          901                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          901                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          901                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          901                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2908                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2908                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2908                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2908                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        28322                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        28322                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    208477000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    208477000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    208477000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    208477000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     62714500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     62714500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003619                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003619                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003619                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003619                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71690.852820                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71690.852820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71690.852820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71690.852820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2214.338677                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2214.338677                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   2909                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       499930                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          499930                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1953                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1953                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    145834375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    145834375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       501883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       501883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003891                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003891                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74671.979007                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74671.979007                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1953                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1953                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2883                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2883                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    142895125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    142895125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     62714500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     62714500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003891                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003891                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73166.986687                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73166.986687                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21753.208463                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21753.208463                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       299801                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         299801                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1856                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1856                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    127866500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    127866500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       301657                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       301657                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006153                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006153                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68893.588362                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68893.588362                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          901                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          901                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          955                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          955                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        25439                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        25439                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     65581875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     65581875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68672.120419                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68672.120419                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              806236                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3421                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            235.672610                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          385                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3217069                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3217069                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 135972737500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
