#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000115f060 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
P_000000000114ae20 .param/l "num_cycles" 0 2 20, +C4<00000000000000000000000011001000>;
v00000000011c67b0_0 .var "Clk", 0 0;
v00000000011c6b70_0 .var "Reset", 0 0;
v00000000011c68f0_0 .var "Start", 0 0;
v00000000011c74d0_0 .var "address", 26 0;
v00000000011c6670_0 .var/i "counter", 31 0;
v00000000011c6a30_0 .net "cpu_mem_addr", 31 0, L_00000000011cff20;  1 drivers
v00000000011c7570_0 .net "cpu_mem_data", 255 0, L_0000000001146d00;  1 drivers
v00000000011c6ad0_0 .net "cpu_mem_enable", 0 0, L_00000000011468a0;  1 drivers
v00000000011c6df0_0 .net "cpu_mem_write", 0 0, L_0000000001146670;  1 drivers
v00000000011c7610_0 .var "flag", 0 0;
v00000000011d0d80_0 .var/i "i", 31 0;
v00000000011d09c0_0 .var "index", 3 0;
v00000000011d0f60_0 .var/i "j", 31 0;
v00000000011d1d20_0 .net "mem_cpu_ack", 0 0, L_00000000011467c0;  1 drivers
v00000000011d06a0_0 .net "mem_cpu_data", 255 0, v00000000011c7b10_0;  1 drivers
v00000000011d1820_0 .var/i "outfile", 31 0;
v00000000011d16e0_0 .var/i "outfile2", 31 0;
v00000000011d1aa0_0 .var "tag", 24 0;
S_0000000001145f20 .scope module, "CPU" "CPU" 2 24, 3 1 0, S_000000000115f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 256 "mem_data_i";
    .port_info 4 /INPUT 1 "mem_ack_i";
    .port_info 5 /OUTPUT 256 "mem_data_o";
    .port_info 6 /OUTPUT 32 "mem_addr_o";
    .port_info 7 /OUTPUT 1 "mem_enable_o";
    .port_info 8 /OUTPUT 1 "mem_write_o";
    .port_info 9 /NODIR 0 "";
v00000000011c6490_0 .net "ALUCtrl", 3 0, v000000000112e820_0;  1 drivers
v00000000011c4690_0 .net "ALU_Result", 31 0, v000000000112f860_0;  1 drivers
v00000000011c4870_0 .net "CacheCtrl_MEMWB_Data", 31 0, L_0000000001146ec0;  1 drivers
v00000000011c4ff0_0 .net "CacheCtrl_Stall", 0 0, L_0000000001147400;  1 drivers
v00000000011c4cd0_0 .net "Ctrl_ALUOp", 1 0, v0000000000888890_0;  1 drivers
v00000000011c4910_0 .net "Ctrl_ALUSrc", 0 0, v00000000011b8ac0_0;  1 drivers
v00000000011c58b0_0 .net "Ctrl_Branch", 0 0, v00000000011b8200_0;  1 drivers
v00000000011c5310_0 .net "Ctrl_MemRead", 0 0, v00000000011b7d00_0;  1 drivers
v00000000011c5270_0 .net "Ctrl_MemWrite", 0 0, v00000000011b9100_0;  1 drivers
v00000000011c4050_0 .net "Ctrl_MemtoReg", 0 0, v00000000011b9560_0;  1 drivers
v00000000011c4e10_0 .net "Ctrl_RegWrite", 0 0, v00000000011b8340_0;  1 drivers
v00000000011c5950_0 .net "EXMEM_ALUResult", 31 0, v00000000011b8020_0;  1 drivers
v00000000011c3f10_0 .net "EXMEM_MemRead", 0 0, v00000000011b8980_0;  1 drivers
v00000000011c40f0_0 .net "EXMEM_MemWrite", 0 0, v00000000011b7ee0_0;  1 drivers
v00000000011c5770_0 .net "EXMEM_MemWriteData", 31 0, v00000000011b8ca0_0;  1 drivers
v00000000011c59f0_0 .net "EXMEM_MemtoReg", 0 0, v00000000011b8520_0;  1 drivers
v00000000011c4f50_0 .net "EXMEM_RDAddr", 4 0, v00000000011b88e0_0;  1 drivers
v00000000011c5e50_0 .net "EXMEM_RegWrite", 0 0, v00000000011b92e0_0;  1 drivers
v00000000011c49b0_0 .net "Equal_Result", 0 0, L_00000000011d1780;  1 drivers
v00000000011c44b0_0 .net "Flush", 0 0, L_0000000001146830;  1 drivers
v00000000011c5c70_0 .net "Forward_A", 1 0, L_0000000001146980;  1 drivers
v00000000011c3fb0_0 .net "Forward_B", 1 0, L_0000000001146b40;  1 drivers
v00000000011c4410_0 .net "Forward_MUX_A_Result", 31 0, L_0000000001146bb0;  1 drivers
v00000000011c5810_0 .net "Forward_MUX_B_Result", 31 0, v00000000011b8160_0;  1 drivers
v00000000011c5a90_0 .net "IDEX_ALUOp", 1 0, v00000000011ba990_0;  1 drivers
v00000000011c60d0_0 .net "IDEX_ALUSrc", 0 0, v00000000011bafd0_0;  1 drivers
v00000000011c4190_0 .net "IDEX_MemRead", 0 0, v00000000011ba030_0;  1 drivers
v00000000011c5b30_0 .net "IDEX_MemWrite", 0 0, v00000000011bb1b0_0;  1 drivers
v00000000011c5ef0_0 .net "IDEX_MemtoReg", 0 0, v00000000011ba530_0;  1 drivers
v00000000011c4af0_0 .net "IDEX_RDAddr", 4 0, v00000000011ba670_0;  1 drivers
v00000000011c65d0_0 .net "IDEX_RS1Addr", 4 0, v00000000011ba3f0_0;  1 drivers
v00000000011c5090_0 .net "IDEX_RS1Data", 31 0, v00000000011ba8f0_0;  1 drivers
v00000000011c5bd0_0 .net "IDEX_RS2Addr", 4 0, v00000000011ba5d0_0;  1 drivers
v00000000011c54f0_0 .net "IDEX_RS2Data", 31 0, v00000000011bb110_0;  1 drivers
v00000000011c4550_0 .net "IDEX_RegWrite", 0 0, v00000000011bb890_0;  1 drivers
v00000000011c4230_0 .net "IDEX_SignExtend", 31 0, v00000000011bb2f0_0;  1 drivers
v00000000011c6350_0 .net "IDEX_funct", 9 0, v00000000011ba850_0;  1 drivers
v00000000011c56d0_0 .net "IFID_instr", 31 0, v00000000011badf0_0;  1 drivers
v00000000011c6210_0 .net "IFID_pc", 31 0, v00000000011bae90_0;  1 drivers
v00000000011c45f0_0 .net "MEMWB_ALUResult", 31 0, v00000000011bd440_0;  1 drivers
v00000000011c5d10_0 .net "MEMWB_MemReadData", 31 0, v00000000011bcf40_0;  1 drivers
v00000000011c4370_0 .net "MEMWB_MemtoReg", 0 0, v00000000011bca40_0;  1 drivers
v00000000011c6170_0 .net "MEMWB_RDAddr", 4 0, v00000000011bc540_0;  1 drivers
v00000000011c6530_0 .net "MEMWB_RegWrite", 0 0, v00000000011bcd60_0;  1 drivers
v00000000011c4730_0 .net "MUX_ALUSRC_Result", 31 0, L_00000000011d1b40;  1 drivers
v00000000011c5db0_0 .net "MUX_MemtoReg_Result", 31 0, L_00000000011d1a00;  1 drivers
v00000000011c4eb0_0 .net "MUX_PC_Result", 31 0, L_00000000011d07e0;  1 drivers
v00000000011c53b0_0 .net "NoOp", 0 0, v00000000011bba70_0;  1 drivers
v00000000011c47d0_0 .net "PCWrite", 0 0, v00000000011bac10_0;  1 drivers
v00000000011c5f90_0 .net "PC_Branch", 31 0, L_00000000011d0ba0;  1 drivers
v00000000011c6030_0 .net "PC_Four", 31 0, L_00000000011d1500;  1 drivers
v00000000011c4c30_0 .net "PC_o", 31 0, v00000000011bc0e0_0;  1 drivers
v00000000011c4a50_0 .net "RS1data", 31 0, L_00000000011d1460;  1 drivers
v00000000011c5450_0 .net "RS2data", 31 0, L_00000000011d1640;  1 drivers
v00000000011c4b90_0 .net "ShiftLeft_Result", 31 0, L_00000000011ce9e0;  1 drivers
v00000000011c4d70_0 .net "SignExtend_Result", 31 0, v00000000011bfdd0_0;  1 drivers
v00000000011c5130_0 .net "Stall", 0 0, v00000000011bb6b0_0;  1 drivers
v00000000011c5590_0 .net *"_ivl_13", 6 0, L_00000000011d04c0;  1 drivers
v00000000011c62b0_0 .net *"_ivl_15", 2 0, L_00000000011cf7a0;  1 drivers
v00000000011c3e70_0 .net "clk_i", 0 0, v00000000011c67b0_0;  1 drivers
v00000000011c63f0_0 .net "instr", 31 0, L_00000000011469f0;  1 drivers
v00000000011c5630_0 .net "mem_ack_i", 0 0, L_00000000011467c0;  alias, 1 drivers
v00000000011c7890_0 .net "mem_addr_o", 31 0, L_00000000011cff20;  alias, 1 drivers
v00000000011c7390_0 .net "mem_data_i", 255 0, v00000000011c7b10_0;  alias, 1 drivers
v00000000011c77f0_0 .net "mem_data_o", 255 0, L_0000000001146d00;  alias, 1 drivers
v00000000011c6e90_0 .net "mem_enable_o", 0 0, L_00000000011468a0;  alias, 1 drivers
v00000000011c71b0_0 .net "mem_write_o", 0 0, L_0000000001146670;  alias, 1 drivers
v00000000011c6cb0_0 .net "rst_i", 0 0, v00000000011c6b70_0;  1 drivers
v00000000011c6850_0 .net "start_i", 0 0, v00000000011c68f0_0;  1 drivers
L_00000000011d1140 .part v00000000011badf0_0, 0, 7;
L_00000000011cf8e0 .part v00000000011badf0_0, 15, 5;
L_00000000011cf5c0 .part v00000000011badf0_0, 20, 5;
L_00000000011cfca0 .part v00000000011badf0_0, 15, 5;
L_00000000011d0560 .part v00000000011badf0_0, 20, 5;
L_00000000011d04c0 .part v00000000011badf0_0, 25, 7;
L_00000000011cf7a0 .part v00000000011badf0_0, 12, 3;
L_00000000011ceee0 .concat [ 3 7 0 0], L_00000000011cf7a0, L_00000000011d04c0;
L_00000000011cea80 .part v00000000011badf0_0, 7, 5;
L_00000000011cdfe0 .part v00000000011badf0_0, 15, 5;
L_00000000011cffc0 .part v00000000011badf0_0, 20, 5;
S_0000000001157920 .scope module, "ALU" "ALU" 3 109, 4 13 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /NODIR 0 "";
v0000000001130300_0 .net "ALUCtrl_i", 3 0, v000000000112e820_0;  alias, 1 drivers
v000000000112f7c0_0 .net "data1_i", 31 0, L_0000000001146bb0;  alias, 1 drivers
v00000000011304e0_0 .net "data2_i", 31 0, L_00000000011d1b40;  alias, 1 drivers
v000000000112f860_0 .var "data_o", 31 0;
E_000000000114ab60 .event edge, v0000000001130300_0, v00000000011304e0_0, v000000000112f7c0_0;
S_0000000001157fd0 .scope module, "ALU_Control" "ALU_Control" 3 116, 5 17 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
v000000000112e820_0 .var "ALUCtrl_o", 3 0;
v0000000001130120_0 .net "ALUOp_i", 1 0, v00000000011ba990_0;  alias, 1 drivers
v000000000112ec80_0 .net "funct_i", 9 0, v00000000011ba850_0;  alias, 1 drivers
E_000000000114aea0 .event edge, v000000000112ec80_0, v0000000001130120_0;
S_0000000001158160 .scope module, "Add_Branch" "Adder" 3 103, 6 1 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v000000000112fae0_0 .net "data1_in", 31 0, L_00000000011ce9e0;  alias, 1 drivers
v000000000112fcc0_0 .net "data2_in", 31 0, v00000000011bae90_0;  alias, 1 drivers
v00000000011301c0_0 .net "data_o", 31 0, L_00000000011d0ba0;  alias, 1 drivers
L_00000000011d0ba0 .arith/sum 32, L_00000000011ce9e0, v00000000011bae90_0;
S_00000000011582f0 .scope module, "Add_PC" "Adder" 3 97, 6 1 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v000000000112eaa0_0 .net "data1_in", 31 0, v00000000011bc0e0_0;  alias, 1 drivers
L_00000000011d1e58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000112eb40_0 .net "data2_in", 31 0, L_00000000011d1e58;  1 drivers
v000000000112ed20_0 .net "data_o", 31 0, L_00000000011d1500;  alias, 1 drivers
L_00000000011d1500 .arith/sum 32, v00000000011bc0e0_0, L_00000000011d1e58;
S_00000000008e4dc0 .scope module, "And" "And" 3 122, 7 1 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data1_i";
    .port_info 1 /INPUT 1 "data2_i";
    .port_info 2 /OUTPUT 1 "data_o";
L_0000000001146830 .functor AND 1, v00000000011b8200_0, L_00000000011d1780, C4<1>, C4<1>;
v000000000112f0e0_0 .net "data1_i", 0 0, v00000000011b8200_0;  alias, 1 drivers
v0000000001115ad0_0 .net "data2_i", 0 0, L_00000000011d1780;  alias, 1 drivers
v0000000001115b70_0 .net "data_o", 0 0, L_0000000001146830;  alias, 1 drivers
S_00000000008e4f50 .scope module, "Control" "Control" 3 128, 8 6 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0000000000888890_0 .var "ALUOp_o", 1 0;
v00000000011b8ac0_0 .var "ALUSrc_o", 0 0;
v00000000011b8200_0 .var "Branch_o", 0 0;
v00000000011b7d00_0 .var "MemRead_o", 0 0;
v00000000011b9100_0 .var "MemWrite_o", 0 0;
v00000000011b9560_0 .var "MemtoReg_o", 0 0;
v00000000011b9380_0 .net "NoOp_i", 0 0, v00000000011bba70_0;  alias, 1 drivers
v00000000011b9600_0 .net "Op_i", 6 0, L_00000000011d1140;  1 drivers
v00000000011b8340_0 .var "RegWrite_o", 0 0;
E_000000000114ad20 .event edge, v00000000011b9380_0, v00000000011b9600_0;
S_00000000008e50e0 .scope module, "EXMEM" "Register_EXMEM" 3 292, 9 1 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 32 "ALU_Result_i";
    .port_info 4 /INPUT 32 "MemWrite_Data_i";
    .port_info 5 /INPUT 5 "RdAddr_i";
    .port_info 6 /OUTPUT 32 "ALU_Result_o";
    .port_info 7 /OUTPUT 32 "MemWrite_Data_o";
    .port_info 8 /OUTPUT 5 "RdAddr_o";
    .port_info 9 /INPUT 1 "RegWrite_i";
    .port_info 10 /INPUT 1 "MemtoReg_i";
    .port_info 11 /INPUT 1 "MemRead_i";
    .port_info 12 /INPUT 1 "MemWrite_i";
    .port_info 13 /OUTPUT 1 "RegWrite_o";
    .port_info 14 /OUTPUT 1 "MemtoReg_o";
    .port_info 15 /OUTPUT 1 "MemRead_o";
    .port_info 16 /OUTPUT 1 "MemWrite_o";
v00000000011b7da0_0 .net "ALU_Result_i", 31 0, v000000000112f860_0;  alias, 1 drivers
v00000000011b8020_0 .var "ALU_Result_o", 31 0;
v00000000011b99c0_0 .net "MemRead_i", 0 0, v00000000011ba030_0;  alias, 1 drivers
v00000000011b8980_0 .var "MemRead_o", 0 0;
v00000000011b7e40_0 .net "MemWrite_Data_i", 31 0, v00000000011b8160_0;  alias, 1 drivers
v00000000011b8ca0_0 .var "MemWrite_Data_o", 31 0;
v00000000011b96a0_0 .net "MemWrite_i", 0 0, v00000000011bb1b0_0;  alias, 1 drivers
v00000000011b7ee0_0 .var "MemWrite_o", 0 0;
v00000000011b8840_0 .net "MemtoReg_i", 0 0, v00000000011ba530_0;  alias, 1 drivers
v00000000011b8520_0 .var "MemtoReg_o", 0 0;
v00000000011b87a0_0 .net "RdAddr_i", 4 0, v00000000011ba670_0;  alias, 1 drivers
v00000000011b88e0_0 .var "RdAddr_o", 4 0;
v00000000011b8f20_0 .net "RegWrite_i", 0 0, v00000000011bb890_0;  alias, 1 drivers
v00000000011b92e0_0 .var "RegWrite_o", 0 0;
v00000000011b8660_0 .net "clk_i", 0 0, v00000000011c67b0_0;  alias, 1 drivers
v00000000011b8480_0 .net "stall_i", 0 0, L_0000000001147400;  alias, 1 drivers
v00000000011b80c0_0 .net "start_i", 0 0, v00000000011c68f0_0;  alias, 1 drivers
E_000000000114b660 .event posedge, v00000000011b8660_0;
S_00000000008d0330 .scope module, "Equal" "Equal" 3 140, 10 1 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 1 "equal_o";
v00000000011b9b00_0 .net *"_ivl_0", 0 0, L_00000000011d0740;  1 drivers
L_00000000011d1ea0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000011b8b60_0 .net/2u *"_ivl_2", 0 0, L_00000000011d1ea0;  1 drivers
L_00000000011d1ee8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000011b8a20_0 .net/2u *"_ivl_4", 0 0, L_00000000011d1ee8;  1 drivers
v00000000011b91a0_0 .net "data1_i", 31 0, L_00000000011d1460;  alias, 1 drivers
v00000000011b7f80_0 .net "data2_i", 31 0, L_00000000011d1640;  alias, 1 drivers
v00000000011b8700_0 .net "equal_o", 0 0, L_00000000011d1780;  alias, 1 drivers
L_00000000011d0740 .cmp/eq 32, L_00000000011d1460, L_00000000011d1640;
L_00000000011d1780 .functor MUXZ 1, L_00000000011d1ee8, L_00000000011d1ea0, L_00000000011d0740, C4<>;
S_00000000008d04c0 .scope module, "Forward_MUX_A" "MUX32_4" 3 204, 11 1 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_i";
    .port_info 1 /INPUT 32 "EX_RS_Data_i";
    .port_info 2 /INPUT 32 "MEM_ALU_Result_i";
    .port_info 3 /INPUT 32 "WB_WriteData_i";
    .port_info 4 /OUTPUT 32 "MUX_Result_o";
L_0000000001146bb0 .functor BUFZ 32, v00000000011b8c00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000011b8de0_0 .net "EX_RS_Data_i", 31 0, v00000000011ba8f0_0;  alias, 1 drivers
v00000000011b9880_0 .net "Forward_i", 1 0, L_0000000001146980;  alias, 1 drivers
v00000000011b9a60_0 .net "MEM_ALU_Result_i", 31 0, v00000000011b8020_0;  alias, 1 drivers
v00000000011b8c00_0 .var "MUX_Result", 31 0;
v00000000011b8d40_0 .net "MUX_Result_o", 31 0, L_0000000001146bb0;  alias, 1 drivers
v00000000011b9420_0 .net "WB_WriteData_i", 31 0, L_00000000011d1a00;  alias, 1 drivers
E_000000000114a960 .event edge, v00000000011b9420_0, v00000000011b8020_0, v00000000011b8de0_0, v00000000011b9880_0;
S_00000000008d0650 .scope module, "Forward_MUX_B" "MUX32_4" 3 212, 11 1 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_i";
    .port_info 1 /INPUT 32 "EX_RS_Data_i";
    .port_info 2 /INPUT 32 "MEM_ALU_Result_i";
    .port_info 3 /INPUT 32 "WB_WriteData_i";
    .port_info 4 /OUTPUT 32 "MUX_Result_o";
v00000000011b7c60_0 .net "EX_RS_Data_i", 31 0, v00000000011bb110_0;  alias, 1 drivers
v00000000011b8e80_0 .net "Forward_i", 1 0, L_0000000001146b40;  alias, 1 drivers
v00000000011b94c0_0 .net "MEM_ALU_Result_i", 31 0, v00000000011b8020_0;  alias, 1 drivers
v00000000011b8160_0 .var "MUX_Result", 31 0;
v00000000011b8fc0_0 .net "MUX_Result_o", 31 0, v00000000011b8160_0;  alias, 1 drivers
v00000000011b82a0_0 .net "WB_WriteData_i", 31 0, L_00000000011d1a00;  alias, 1 drivers
E_000000000114af20 .event edge, v00000000011b9420_0, v00000000011b8020_0, v00000000011b7c60_0, v00000000011b8e80_0;
S_0000000000912c50 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 193, 12 1 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_Rs1_i";
    .port_info 1 /INPUT 5 "EX_Rs2_i";
    .port_info 2 /INPUT 1 "MEM_RegWrite_i";
    .port_info 3 /INPUT 5 "MEM_Rd_i";
    .port_info 4 /INPUT 1 "WB_RegWrite_i";
    .port_info 5 /INPUT 5 "WB_Rd_i";
    .port_info 6 /OUTPUT 2 "Forward_A_o";
    .port_info 7 /OUTPUT 2 "Forward_B_o";
L_0000000001146980 .functor BUFZ 2, v00000000011b9740_0, C4<00>, C4<00>, C4<00>;
L_0000000001146b40 .functor BUFZ 2, v00000000011b9920_0, C4<00>, C4<00>, C4<00>;
v00000000011b9060_0 .net "EX_Rs1_i", 4 0, v00000000011ba3f0_0;  alias, 1 drivers
v00000000011b83e0_0 .net "EX_Rs2_i", 4 0, v00000000011ba5d0_0;  alias, 1 drivers
v00000000011b9240_0 .net "Forward_A_o", 1 0, L_0000000001146980;  alias, 1 drivers
v00000000011b9740_0 .var "Forward_A_result", 1 0;
v00000000011b97e0_0 .net "Forward_B_o", 1 0, L_0000000001146b40;  alias, 1 drivers
v00000000011b9920_0 .var "Forward_B_result", 1 0;
v00000000011b85c0_0 .net "MEM_Rd_i", 4 0, v00000000011b88e0_0;  alias, 1 drivers
v00000000011b9db0_0 .net "MEM_RegWrite_i", 0 0, v00000000011b92e0_0;  alias, 1 drivers
v00000000011baad0_0 .net "WB_Rd_i", 4 0, v00000000011bc540_0;  alias, 1 drivers
v00000000011ba0d0_0 .net "WB_RegWrite_i", 0 0, v00000000011bcd60_0;  alias, 1 drivers
v00000000011b9e50_0 .var "flag_A", 0 0;
v00000000011ba490_0 .var "flag_B", 0 0;
E_000000000114afa0/0 .event edge, v00000000011ba0d0_0, v00000000011baad0_0, v00000000011b88e0_0, v00000000011b92e0_0;
E_000000000114afa0/1 .event edge, v00000000011b83e0_0, v00000000011b9060_0;
E_000000000114afa0 .event/or E_000000000114afa0/0, E_000000000114afa0/1;
S_0000000000912de0 .scope module, "Hazard_Detection" "Hazard_Detection" 3 220, 13 1 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RS1addr_i";
    .port_info 1 /INPUT 5 "RS2addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 5 "RdAddr_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
v00000000011bb390_0 .net "MemRead_i", 0 0, v00000000011ba030_0;  alias, 1 drivers
v00000000011bba70_0 .var "NoOp_o", 0 0;
v00000000011bac10_0 .var "PCWrite_o", 0 0;
v00000000011b9d10_0 .net "RS1addr_i", 4 0, L_00000000011cfca0;  1 drivers
v00000000011b9c70_0 .net "RS2addr_i", 4 0, L_00000000011d0560;  1 drivers
v00000000011b9ef0_0 .net "RdAddr_i", 4 0, v00000000011ba670_0;  alias, 1 drivers
v00000000011bb6b0_0 .var "Stall_o", 0 0;
E_000000000114b120 .event edge, v00000000011b87a0_0, v00000000011b99c0_0, v00000000011b9c70_0, v00000000011b9d10_0;
S_0000000000912f70 .scope module, "IDEX" "Register_IDEX" 3 256, 14 1 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 32 "RS1Data_i";
    .port_info 4 /INPUT 32 "RS2Data_i";
    .port_info 5 /INPUT 32 "SignExtended_i";
    .port_info 6 /INPUT 10 "funct_i";
    .port_info 7 /INPUT 5 "RdAddr_i";
    .port_info 8 /INPUT 5 "RS1Addr_i";
    .port_info 9 /INPUT 5 "RS2Addr_i";
    .port_info 10 /OUTPUT 32 "RS1Data_o";
    .port_info 11 /OUTPUT 32 "RS2Data_o";
    .port_info 12 /OUTPUT 32 "SignExtended_o";
    .port_info 13 /OUTPUT 10 "funct_o";
    .port_info 14 /OUTPUT 5 "RdAddr_o";
    .port_info 15 /OUTPUT 5 "RS1Addr_o";
    .port_info 16 /OUTPUT 5 "RS2Addr_o";
    .port_info 17 /INPUT 1 "RegWrite_i";
    .port_info 18 /INPUT 1 "MemtoReg_i";
    .port_info 19 /INPUT 1 "MemRead_i";
    .port_info 20 /INPUT 1 "MemWrite_i";
    .port_info 21 /INPUT 2 "ALUOp_i";
    .port_info 22 /INPUT 1 "ALUSrc_i";
    .port_info 23 /OUTPUT 1 "RegWrite_o";
    .port_info 24 /OUTPUT 1 "MemtoReg_o";
    .port_info 25 /OUTPUT 1 "MemRead_o";
    .port_info 26 /OUTPUT 1 "MemWrite_o";
    .port_info 27 /OUTPUT 2 "ALUOp_o";
    .port_info 28 /OUTPUT 1 "ALUSrc_o";
v00000000011ba350_0 .net "ALUOp_i", 1 0, v0000000000888890_0;  alias, 1 drivers
v00000000011ba990_0 .var "ALUOp_o", 1 0;
v00000000011b9f90_0 .net "ALUSrc_i", 0 0, v00000000011b8ac0_0;  alias, 1 drivers
v00000000011bafd0_0 .var "ALUSrc_o", 0 0;
v00000000011bb070_0 .net "MemRead_i", 0 0, v00000000011b7d00_0;  alias, 1 drivers
v00000000011ba030_0 .var "MemRead_o", 0 0;
v00000000011ba170_0 .net "MemWrite_i", 0 0, v00000000011b9100_0;  alias, 1 drivers
v00000000011bb1b0_0 .var "MemWrite_o", 0 0;
v00000000011bb9d0_0 .net "MemtoReg_i", 0 0, v00000000011b9560_0;  alias, 1 drivers
v00000000011ba530_0 .var "MemtoReg_o", 0 0;
v00000000011bb750_0 .net "RS1Addr_i", 4 0, L_00000000011cdfe0;  1 drivers
v00000000011ba3f0_0 .var "RS1Addr_o", 4 0;
v00000000011ba210_0 .net "RS1Data_i", 31 0, L_00000000011d1460;  alias, 1 drivers
v00000000011ba8f0_0 .var "RS1Data_o", 31 0;
v00000000011bbb10_0 .net "RS2Addr_i", 4 0, L_00000000011cffc0;  1 drivers
v00000000011ba5d0_0 .var "RS2Addr_o", 4 0;
v00000000011bb7f0_0 .net "RS2Data_i", 31 0, L_00000000011d1640;  alias, 1 drivers
v00000000011bb110_0 .var "RS2Data_o", 31 0;
v00000000011bb250_0 .net "RdAddr_i", 4 0, L_00000000011cea80;  1 drivers
v00000000011ba670_0 .var "RdAddr_o", 4 0;
v00000000011bb930_0 .net "RegWrite_i", 0 0, v00000000011b8340_0;  alias, 1 drivers
v00000000011bb890_0 .var "RegWrite_o", 0 0;
v00000000011ba2b0_0 .net "SignExtended_i", 31 0, v00000000011bfdd0_0;  alias, 1 drivers
v00000000011bb2f0_0 .var "SignExtended_o", 31 0;
v00000000011ba710_0 .net "clk_i", 0 0, v00000000011c67b0_0;  alias, 1 drivers
v00000000011ba7b0_0 .net "funct_i", 9 0, L_00000000011ceee0;  1 drivers
v00000000011ba850_0 .var "funct_o", 9 0;
v00000000011bb430_0 .net "stall_i", 0 0, L_0000000001147400;  alias, 1 drivers
v00000000011bad50_0 .net "start_i", 0 0, v00000000011c68f0_0;  alias, 1 drivers
S_0000000000910960 .scope module, "IFID" "Register_IFID" 3 242, 15 1 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 32 "instr_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /INPUT 1 "Stall_i";
    .port_info 6 /INPUT 1 "Flush_i";
    .port_info 7 /OUTPUT 32 "instr_o";
    .port_info 8 /OUTPUT 32 "pc_o";
v00000000011bab70_0 .net "Flush_i", 0 0, L_0000000001146830;  alias, 1 drivers
v00000000011bb4d0_0 .net "Stall_i", 0 0, v00000000011bb6b0_0;  alias, 1 drivers
v00000000011bacb0_0 .net "clk_i", 0 0, v00000000011c67b0_0;  alias, 1 drivers
v00000000011bb570_0 .net "instr_i", 31 0, L_00000000011469f0;  alias, 1 drivers
v00000000011badf0_0 .var "instr_o", 31 0;
v00000000011baf30_0 .net "pc_i", 31 0, v00000000011bc0e0_0;  alias, 1 drivers
v00000000011bae90_0 .var "pc_o", 31 0;
v00000000011bb610_0 .net "stall_i", 0 0, L_0000000001147400;  alias, 1 drivers
v00000000011bc720_0 .net "start_i", 0 0, v00000000011c68f0_0;  alias, 1 drivers
S_00000000011bdc40 .scope module, "Instruction_Memory" "Instruction_Memory" 3 146, 16 1 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_00000000011469f0 .functor BUFZ 32, L_00000000011d15a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000011bbe60_0 .net *"_ivl_0", 31 0, L_00000000011d15a0;  1 drivers
v00000000011bbc80_0 .net *"_ivl_2", 31 0, L_00000000011d10a0;  1 drivers
v00000000011bc860_0 .net *"_ivl_4", 29 0, L_00000000011d1000;  1 drivers
L_00000000011d1f30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000011bc7c0_0 .net *"_ivl_6", 1 0, L_00000000011d1f30;  1 drivers
v00000000011bd620_0 .net "addr_i", 31 0, v00000000011bc0e0_0;  alias, 1 drivers
v00000000011bd760_0 .net "instr_o", 31 0, L_00000000011469f0;  alias, 1 drivers
v00000000011bd300 .array "memory", 255 0, 31 0;
L_00000000011d15a0 .array/port v00000000011bd300, L_00000000011d10a0;
L_00000000011d1000 .part v00000000011bc0e0_0, 2, 30;
L_00000000011d10a0 .concat [ 30 2 0 0], L_00000000011d1000, L_00000000011d1f30;
S_00000000011bec30 .scope module, "MEMWB" "Register_MEMWB" 3 316, 17 1 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 32 "MemAddr_i";
    .port_info 4 /INPUT 32 "MemRead_Data_i";
    .port_info 5 /INPUT 5 "RdAddr_i";
    .port_info 6 /OUTPUT 32 "MemAddr_o";
    .port_info 7 /OUTPUT 32 "MemRead_Data_o";
    .port_info 8 /OUTPUT 5 "RdAddr_o";
    .port_info 9 /INPUT 1 "RegWrite_i";
    .port_info 10 /INPUT 1 "MemtoReg_i";
    .port_info 11 /OUTPUT 1 "RegWrite_o";
    .port_info 12 /OUTPUT 1 "MemtoReg_o";
v00000000011bd260_0 .net "MemAddr_i", 31 0, v00000000011b8020_0;  alias, 1 drivers
v00000000011bd440_0 .var "MemAddr_o", 31 0;
v00000000011bd580_0 .net "MemRead_Data_i", 31 0, L_0000000001146ec0;  alias, 1 drivers
v00000000011bcf40_0 .var "MemRead_Data_o", 31 0;
v00000000011bd4e0_0 .net "MemtoReg_i", 0 0, v00000000011b8520_0;  alias, 1 drivers
v00000000011bca40_0 .var "MemtoReg_o", 0 0;
v00000000011bc680_0 .net "RdAddr_i", 4 0, v00000000011b88e0_0;  alias, 1 drivers
v00000000011bc540_0 .var "RdAddr_o", 4 0;
v00000000011bbd20_0 .net "RegWrite_i", 0 0, v00000000011b92e0_0;  alias, 1 drivers
v00000000011bcd60_0 .var "RegWrite_o", 0 0;
v00000000011bbdc0_0 .net "clk_i", 0 0, v00000000011c67b0_0;  alias, 1 drivers
v00000000011bc360_0 .net "stall_i", 0 0, L_0000000001147400;  alias, 1 drivers
v00000000011bd3a0_0 .net "start_i", 0 0, v00000000011c68f0_0;  alias, 1 drivers
S_00000000011beaa0 .scope module, "MUX_ALUSrc" "MUX32" 3 151, 18 1 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v00000000011bdb20_0 .net *"_ivl_0", 31 0, L_00000000011d0b00;  1 drivers
L_00000000011d1f78 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011bd6c0_0 .net *"_ivl_3", 30 0, L_00000000011d1f78;  1 drivers
L_00000000011d1fc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011bc900_0 .net/2u *"_ivl_4", 31 0, L_00000000011d1fc0;  1 drivers
v00000000011bcb80_0 .net *"_ivl_6", 0 0, L_00000000011d1960;  1 drivers
v00000000011bc220_0 .net "data1_i", 31 0, v00000000011b8160_0;  alias, 1 drivers
v00000000011bc9a0_0 .net "data2_i", 31 0, v00000000011bb2f0_0;  alias, 1 drivers
v00000000011bbfa0_0 .net "data_o", 31 0, L_00000000011d1b40;  alias, 1 drivers
v00000000011bbf00_0 .net "select_i", 0 0, v00000000011bafd0_0;  alias, 1 drivers
L_00000000011d0b00 .concat [ 1 31 0 0], v00000000011bafd0_0, L_00000000011d1f78;
L_00000000011d1960 .cmp/eq 32, L_00000000011d0b00, L_00000000011d1fc0;
L_00000000011d1b40 .functor MUXZ 32, v00000000011bb2f0_0, v00000000011b8160_0, L_00000000011d1960, C4<>;
S_00000000011be910 .scope module, "MUX_MemtoReg" "MUX32" 3 158, 18 1 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v00000000011bcc20_0 .net *"_ivl_0", 31 0, L_00000000011d18c0;  1 drivers
L_00000000011d2008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011bc040_0 .net *"_ivl_3", 30 0, L_00000000011d2008;  1 drivers
L_00000000011d2050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011bcae0_0 .net/2u *"_ivl_4", 31 0, L_00000000011d2050;  1 drivers
v00000000011bc400_0 .net *"_ivl_6", 0 0, L_00000000011d1be0;  1 drivers
v00000000011bc180_0 .net "data1_i", 31 0, v00000000011bd440_0;  alias, 1 drivers
v00000000011bc4a0_0 .net "data2_i", 31 0, v00000000011bcf40_0;  alias, 1 drivers
v00000000011bcea0_0 .net "data_o", 31 0, L_00000000011d1a00;  alias, 1 drivers
v00000000011bcfe0_0 .net "select_i", 0 0, v00000000011bca40_0;  alias, 1 drivers
L_00000000011d18c0 .concat [ 1 31 0 0], v00000000011bca40_0, L_00000000011d2008;
L_00000000011d1be0 .cmp/eq 32, L_00000000011d18c0, L_00000000011d2050;
L_00000000011d1a00 .functor MUXZ 32, v00000000011bcf40_0, v00000000011bd440_0, L_00000000011d1be0, C4<>;
S_00000000011be5f0 .scope module, "MUX_PC" "MUX32" 3 165, 18 1 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v00000000011bccc0_0 .net *"_ivl_0", 31 0, L_00000000011d1c80;  1 drivers
L_00000000011d2098 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011bd800_0 .net *"_ivl_3", 30 0, L_00000000011d2098;  1 drivers
L_00000000011d20e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011bce00_0 .net/2u *"_ivl_4", 31 0, L_00000000011d20e0;  1 drivers
v00000000011bd8a0_0 .net *"_ivl_6", 0 0, L_00000000011d11e0;  1 drivers
v00000000011bd940_0 .net "data1_i", 31 0, L_00000000011d1500;  alias, 1 drivers
v00000000011bd080_0 .net "data2_i", 31 0, L_00000000011d0ba0;  alias, 1 drivers
v00000000011bd120_0 .net "data_o", 31 0, L_00000000011d07e0;  alias, 1 drivers
v00000000011bd1c0_0 .net "select_i", 0 0, L_0000000001146830;  alias, 1 drivers
L_00000000011d1c80 .concat [ 1 31 0 0], L_0000000001146830, L_00000000011d2098;
L_00000000011d11e0 .cmp/eq 32, L_00000000011d1c80, L_00000000011d20e0;
L_00000000011d07e0 .functor MUXZ 32, L_00000000011d0ba0, L_00000000011d1500, L_00000000011d11e0, C4<>;
S_00000000011bde20 .scope module, "PC" "PC" 3 232, 19 1 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "stall_i";
    .port_info 4 /INPUT 1 "PCWrite_i";
    .port_info 5 /INPUT 32 "pc_i";
    .port_info 6 /OUTPUT 32 "pc_o";
v00000000011bc2c0_0 .net "PCWrite_i", 0 0, v00000000011bac10_0;  alias, 1 drivers
v00000000011bd9e0_0 .net "clk_i", 0 0, v00000000011c67b0_0;  alias, 1 drivers
v00000000011bda80_0 .net "pc_i", 31 0, L_00000000011d07e0;  alias, 1 drivers
v00000000011bc0e0_0 .var "pc_o", 31 0;
v00000000011bc5e0_0 .net "rst_i", 0 0, v00000000011c6b70_0;  alias, 1 drivers
v00000000011c0230_0 .net "stall_i", 0 0, L_0000000001147400;  alias, 1 drivers
v00000000011c09b0_0 .net "start_i", 0 0, v00000000011c68f0_0;  alias, 1 drivers
E_000000000114a720 .event posedge, v00000000011bc5e0_0, v00000000011b8660_0;
S_00000000011bdfb0 .scope module, "Registers" "Registers" 3 172, 20 1 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0000000001147240 .functor AND 1, L_00000000011d0880, v00000000011bcd60_0, C4<1>, C4<1>;
L_0000000001146ad0 .functor AND 1, L_0000000001147240, L_00000000011d0a60, C4<1>, C4<1>;
L_0000000001147010 .functor AND 1, L_00000000011d0ce0, v00000000011bcd60_0, C4<1>, C4<1>;
L_0000000001146c90 .functor AND 1, L_0000000001147010, L_00000000011d1280, C4<1>, C4<1>;
v00000000011c07d0_0 .net "RDaddr_i", 4 0, v00000000011bc540_0;  alias, 1 drivers
v00000000011bf8d0_0 .net "RDdata_i", 31 0, L_00000000011d1a00;  alias, 1 drivers
v00000000011c02d0_0 .net "RS1addr_i", 4 0, L_00000000011cf8e0;  1 drivers
v00000000011c0c30_0 .net "RS1data_o", 31 0, L_00000000011d1460;  alias, 1 drivers
v00000000011c0b90_0 .net "RS2addr_i", 4 0, L_00000000011cf5c0;  1 drivers
v00000000011bf830_0 .net "RS2data_o", 31 0, L_00000000011d1640;  alias, 1 drivers
v00000000011c0a50_0 .net "RegWrite_i", 0 0, v00000000011bcd60_0;  alias, 1 drivers
v00000000011c0af0_0 .net *"_ivl_0", 0 0, L_00000000011d0880;  1 drivers
v00000000011bf6f0_0 .net *"_ivl_10", 0 0, L_00000000011d0a60;  1 drivers
v00000000011bf970_0 .net *"_ivl_13", 0 0, L_0000000001146ad0;  1 drivers
v00000000011c0cd0_0 .net *"_ivl_14", 31 0, L_00000000011d0c40;  1 drivers
v00000000011c0370_0 .net *"_ivl_16", 6 0, L_00000000011d0e20;  1 drivers
L_00000000011d21b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000011bfa10_0 .net *"_ivl_19", 1 0, L_00000000011d21b8;  1 drivers
v00000000011c0870_0 .net *"_ivl_22", 0 0, L_00000000011d0ce0;  1 drivers
v00000000011bee30_0 .net *"_ivl_25", 0 0, L_0000000001147010;  1 drivers
v00000000011bfc90_0 .net *"_ivl_26", 31 0, L_00000000011d0ec0;  1 drivers
L_00000000011d2200 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011beed0_0 .net *"_ivl_29", 26 0, L_00000000011d2200;  1 drivers
v00000000011c05f0_0 .net *"_ivl_3", 0 0, L_0000000001147240;  1 drivers
L_00000000011d2248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011c04b0_0 .net/2u *"_ivl_30", 31 0, L_00000000011d2248;  1 drivers
v00000000011c0690_0 .net *"_ivl_32", 0 0, L_00000000011d1280;  1 drivers
v00000000011bef70_0 .net *"_ivl_35", 0 0, L_0000000001146c90;  1 drivers
v00000000011c0910_0 .net *"_ivl_36", 31 0, L_00000000011d1320;  1 drivers
v00000000011bf010_0 .net *"_ivl_38", 6 0, L_00000000011d13c0;  1 drivers
v00000000011bfab0_0 .net *"_ivl_4", 31 0, L_00000000011d0920;  1 drivers
L_00000000011d2290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000011bfb50_0 .net *"_ivl_41", 1 0, L_00000000011d2290;  1 drivers
L_00000000011d2128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011bfbf0_0 .net *"_ivl_7", 26 0, L_00000000011d2128;  1 drivers
L_00000000011d2170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011bfd30_0 .net/2u *"_ivl_8", 31 0, L_00000000011d2170;  1 drivers
v00000000011bf0b0_0 .net "clk_i", 0 0, v00000000011c67b0_0;  alias, 1 drivers
v00000000011c0190 .array/s "register", 31 0, 31 0;
L_00000000011d0880 .cmp/eq 5, L_00000000011cf8e0, v00000000011bc540_0;
L_00000000011d0920 .concat [ 5 27 0 0], L_00000000011cf8e0, L_00000000011d2128;
L_00000000011d0a60 .cmp/ne 32, L_00000000011d0920, L_00000000011d2170;
L_00000000011d0c40 .array/port v00000000011c0190, L_00000000011d0e20;
L_00000000011d0e20 .concat [ 5 2 0 0], L_00000000011cf8e0, L_00000000011d21b8;
L_00000000011d1460 .functor MUXZ 32, L_00000000011d0c40, L_00000000011d1a00, L_0000000001146ad0, C4<>;
L_00000000011d0ce0 .cmp/eq 5, L_00000000011cf5c0, v00000000011bc540_0;
L_00000000011d0ec0 .concat [ 5 27 0 0], L_00000000011cf5c0, L_00000000011d2200;
L_00000000011d1280 .cmp/ne 32, L_00000000011d0ec0, L_00000000011d2248;
L_00000000011d1320 .array/port v00000000011c0190, L_00000000011d13c0;
L_00000000011d13c0 .concat [ 5 2 0 0], L_00000000011cf5c0, L_00000000011d2290;
L_00000000011d1640 .functor MUXZ 32, L_00000000011d1320, L_00000000011d1a00, L_0000000001146c90, C4<>;
S_00000000011be140 .scope module, "Shift_Left" "Shift_Left" 3 188, 21 1 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v00000000011c0730_0 .net *"_ivl_2", 30 0, L_00000000011cfc00;  1 drivers
L_00000000011d22d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000011c0410_0 .net *"_ivl_4", 0 0, L_00000000011d22d8;  1 drivers
v00000000011bf290_0 .net "data_i", 31 0, v00000000011bfdd0_0;  alias, 1 drivers
v00000000011bf150_0 .net "data_o", 31 0, L_00000000011ce9e0;  alias, 1 drivers
L_00000000011cfc00 .part v00000000011bfdd0_0, 0, 31;
L_00000000011ce9e0 .concat [ 1 31 0 0], L_00000000011d22d8, L_00000000011cfc00;
S_00000000011be780 .scope module, "Sign_Extend" "Sign_Extend" 3 183, 22 1 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v00000000011bf510_0 .net "data_i", 31 0, v00000000011badf0_0;  alias, 1 drivers
v00000000011bfdd0_0 .var "data_o", 31 0;
E_000000000114a6e0 .event edge, v00000000011badf0_0;
S_00000000011be2d0 .scope module, "dcache" "dcache_controller" 3 336, 23 1 0, S_0000000001145f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 256 "mem_data_i";
    .port_info 3 /INPUT 1 "mem_ack_i";
    .port_info 4 /OUTPUT 256 "mem_data_o";
    .port_info 5 /OUTPUT 32 "mem_addr_o";
    .port_info 6 /OUTPUT 1 "mem_enable_o";
    .port_info 7 /OUTPUT 1 "mem_write_o";
    .port_info 8 /INPUT 32 "cpu_data_i";
    .port_info 9 /INPUT 32 "cpu_addr_i";
    .port_info 10 /INPUT 1 "cpu_MemRead_i";
    .port_info 11 /INPUT 1 "cpu_MemWrite_i";
    .port_info 12 /OUTPUT 32 "cpu_data_o";
    .port_info 13 /OUTPUT 1 "cpu_stall_o";
P_000000000112dad0 .param/l "STATE_IDLE" 0 23 69, C4<000>;
P_000000000112db08 .param/l "STATE_MISS" 0 23 73, C4<100>;
P_000000000112db40 .param/l "STATE_READMISS" 0 23 70, C4<001>;
P_000000000112db78 .param/l "STATE_READMISSOK" 0 23 71, C4<010>;
P_000000000112dbb0 .param/l "STATE_WRITEBACK" 0 23 72, C4<011>;
L_0000000001146590 .functor OR 1, v00000000011b8980_0, v00000000011b7ee0_0, C4<0>, C4<0>;
L_0000000001147390 .functor NOT 1, v00000000011bf330_0, C4<0>, C4<0>, C4<0>;
L_0000000001147400 .functor AND 1, L_0000000001147390, L_0000000001146590, C4<1>, C4<1>;
L_0000000001146ec0 .functor BUFZ 32, v00000000011c1fc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000001146520 .functor BUFZ 4, L_00000000011cf160, C4<0000>, C4<0000>, C4<0000>;
L_0000000001146600 .functor BUFZ 1, L_0000000001146590, C4<0>, C4<0>, C4<0>;
L_00000000011472b0 .functor OR 1, v00000000011c2920_0, L_0000000001147160, C4<0>, C4<0>;
L_00000000011468a0 .functor BUFZ 1, v00000000011c27e0_0, C4<0>, C4<0>, C4<0>;
L_0000000001146d00 .functor BUFZ 256, v00000000011c00f0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000000001146670 .functor BUFZ 1, v00000000011c26a0_0, C4<0>, C4<0>, C4<0>;
L_0000000001147160 .functor AND 1, v00000000011bf330_0, v00000000011b7ee0_0, C4<1>, C4<1>;
L_0000000001146750 .functor BUFZ 1, L_0000000001147160, C4<0>, C4<0>, C4<0>;
v00000000011c0ee0_0 .net *"_ivl_19", 22 0, L_00000000011cf020;  1 drivers
L_00000000011d2320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000011c1200_0 .net/2u *"_ivl_28", 0 0, L_00000000011d2320;  1 drivers
L_00000000011d2368 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000000011c2ba0_0 .net/2u *"_ivl_36", 4 0, L_00000000011d2368;  1 drivers
v00000000011c2880_0 .net *"_ivl_38", 30 0, L_00000000011ce800;  1 drivers
v00000000011c1ac0_0 .net *"_ivl_40", 31 0, L_00000000011ce300;  1 drivers
L_00000000011d23b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000011c1700_0 .net *"_ivl_43", 0 0, L_00000000011d23b0;  1 drivers
L_00000000011d23f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000000011c0f80_0 .net/2u *"_ivl_44", 4 0, L_00000000011d23f8;  1 drivers
v00000000011c2100_0 .net *"_ivl_46", 31 0, L_00000000011cebc0;  1 drivers
L_00000000011d2440 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011c0e40_0 .net/2u *"_ivl_58", 255 0, L_00000000011d2440;  1 drivers
v00000000011c1b60_0 .net *"_ivl_8", 0 0, L_0000000001147390;  1 drivers
v00000000011c1c00_0 .net "cache_dirty", 0 0, L_0000000001146750;  1 drivers
v00000000011c17a0_0 .net "cache_sram_data", 255 0, L_00000000011ce080;  1 drivers
v00000000011c1840_0 .net "cache_sram_enable", 0 0, L_0000000001146600;  1 drivers
v00000000011c1480_0 .net "cache_sram_index", 3 0, L_0000000001146520;  1 drivers
v00000000011c24c0_0 .net "cache_sram_tag", 24 0, L_00000000011cf980;  1 drivers
v00000000011c12a0_0 .net "cache_sram_write", 0 0, L_00000000011472b0;  1 drivers
v00000000011c2920_0 .var "cache_write", 0 0;
v00000000011c21a0_0 .net "clk_i", 0 0, v00000000011c67b0_0;  alias, 1 drivers
v00000000011c2560_0 .net "cpu_MemRead_i", 0 0, v00000000011b8980_0;  alias, 1 drivers
v00000000011c1020_0 .net "cpu_MemWrite_i", 0 0, v00000000011b7ee0_0;  alias, 1 drivers
v00000000011c1160_0 .net "cpu_addr_i", 31 0, v00000000011b8020_0;  alias, 1 drivers
v00000000011c1fc0_0 .var "cpu_data", 31 0;
v00000000011c1ca0_0 .net "cpu_data_i", 31 0, v00000000011b8ca0_0;  alias, 1 drivers
v00000000011c2c40_0 .net "cpu_data_o", 31 0, L_0000000001146ec0;  alias, 1 drivers
v00000000011c1660_0 .net "cpu_index", 3 0, L_00000000011cf160;  1 drivers
v00000000011c1980_0 .net "cpu_offset", 4 0, L_00000000011cfac0;  1 drivers
v00000000011c2ce0_0 .net "cpu_req", 0 0, L_0000000001146590;  1 drivers
v00000000011c1520_0 .net "cpu_stall_o", 0 0, L_0000000001147400;  alias, 1 drivers
v00000000011c1d40_0 .net "cpu_tag", 22 0, L_00000000011cf200;  1 drivers
v00000000011c1340_0 .net "hit", 0 0, v00000000011bf330_0;  1 drivers
v00000000011c1de0_0 .net "mem_ack_i", 0 0, L_00000000011467c0;  alias, 1 drivers
v00000000011c2380_0 .net "mem_addr_o", 31 0, L_00000000011cff20;  alias, 1 drivers
v00000000011c10c0_0 .net "mem_data_i", 255 0, v00000000011c7b10_0;  alias, 1 drivers
v00000000011c1e80_0 .net "mem_data_o", 255 0, L_0000000001146d00;  alias, 1 drivers
v00000000011c27e0_0 .var "mem_enable", 0 0;
v00000000011c29c0_0 .net "mem_enable_o", 0 0, L_00000000011468a0;  alias, 1 drivers
v00000000011c26a0_0 .var "mem_write", 0 0;
v00000000011c13e0_0 .net "mem_write_o", 0 0, L_0000000001146670;  alias, 1 drivers
v00000000011c1f20_0 .net "r_hit_data", 255 0, L_00000000011cfde0;  1 drivers
v00000000011c2a60_0 .net "rst_i", 0 0, v00000000011c6b70_0;  alias, 1 drivers
v00000000011c2240_0 .net "sram_cache_data", 255 0, v00000000011c00f0_0;  1 drivers
v00000000011c15c0_0 .net "sram_cache_tag", 24 0, v00000000011c1a20_0;  1 drivers
v00000000011c18e0_0 .net "sram_dirty", 0 0, L_00000000011cfd40;  1 drivers
v00000000011c22e0_0 .net "sram_tag", 21 0, L_00000000011d0060;  1 drivers
v00000000011c2600_0 .net "sram_valid", 0 0, L_00000000011d0240;  1 drivers
v00000000011c2740_0 .var "state", 2 0;
v00000000011c2b00_0 .var "w_hit_data", 255 0;
v00000000011c51d0_0 .var "write_back", 0 0;
v00000000011c42d0_0 .net "write_hit", 0 0, L_0000000001147160;  1 drivers
E_000000000114a760 .event edge, v00000000011b8ca0_0, v00000000011c1f20_0, v00000000011c1980_0;
E_000000000114a9e0 .event edge, v00000000011c1f20_0, v00000000011c1980_0;
L_00000000011cf200 .part v00000000011b8020_0, 9, 23;
L_00000000011cf160 .part v00000000011b8020_0, 5, 4;
L_00000000011cfac0 .part v00000000011b8020_0, 0, 5;
L_00000000011d0240 .part v00000000011c1a20_0, 24, 1;
L_00000000011cfd40 .part v00000000011c1a20_0, 23, 1;
L_00000000011cf020 .part v00000000011c1a20_0, 0, 23;
L_00000000011d0060 .part L_00000000011cf020, 0, 22;
L_00000000011cf980 .concat [ 23 1 1 0], L_00000000011cf200, L_0000000001146750, L_00000000011d2320;
L_00000000011ce080 .functor MUXZ 256, v00000000011c7b10_0, v00000000011c2b00_0, v00000000011bf330_0, C4<>;
L_00000000011ce800 .concat [ 5 4 22 0], L_00000000011d2368, L_00000000011cf160, L_00000000011d0060;
L_00000000011ce300 .concat [ 31 1 0 0], L_00000000011ce800, L_00000000011d23b0;
L_00000000011cebc0 .concat [ 5 4 23 0], L_00000000011d23f8, L_00000000011cf160, L_00000000011cf200;
L_00000000011cff20 .functor MUXZ 32, L_00000000011cebc0, L_00000000011ce300, v00000000011c51d0_0, C4<>;
L_00000000011cfde0 .functor MUXZ 256, L_00000000011d2440, v00000000011c00f0_0, v00000000011bf330_0, C4<>;
S_00000000011be460 .scope module, "dcache_sram" "dcache_sram" 23 216, 24 1 0, S_00000000011be2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 4 "addr_i";
    .port_info 3 /INPUT 25 "tag_i";
    .port_info 4 /INPUT 256 "data_i";
    .port_info 5 /INPUT 1 "enable_i";
    .port_info 6 /INPUT 1 "write_i";
    .port_info 7 /OUTPUT 25 "tag_o";
    .port_info 8 /OUTPUT 256 "data_o";
    .port_info 9 /OUTPUT 1 "hit_o";
v00000000011bf1f0_0 .var "LRU", 15 0;
v00000000011bfe70_0 .net "addr_i", 3 0, L_0000000001146520;  alias, 1 drivers
v00000000011bffb0_0 .net "clk_i", 0 0, v00000000011c67b0_0;  alias, 1 drivers
v00000000011bf650 .array "data", 31 0, 255 0;
v00000000011bff10_0 .net "data_i", 255 0, L_00000000011ce080;  alias, 1 drivers
v00000000011c00f0_0 .var "data_o", 255 0;
v00000000011c0050_0 .net "enable_i", 0 0, L_0000000001146600;  alias, 1 drivers
v00000000011bf330_0 .var "hit_o", 0 0;
v00000000011bf3d0_0 .var/i "i", 31 0;
v00000000011bf470_0 .var/i "index", 31 0;
v00000000011bf790_0 .var/i "j", 31 0;
v00000000011bf5b0_0 .net "rst_i", 0 0, v00000000011c6b70_0;  alias, 1 drivers
v00000000011c0550 .array "tag", 31 0, 24 0;
v00000000011c2420_0 .net "tag_i", 24 0, L_00000000011cf980;  alias, 1 drivers
v00000000011c1a20_0 .var "tag_o", 24 0;
v00000000011c2060_0 .net "write_i", 0 0, L_00000000011472b0;  alias, 1 drivers
E_000000000114a820 .event edge, v00000000011bfe70_0;
S_00000000011cd780 .scope module, "Data_Memory" "Data_Memory" 2 37, 25 1 0, S_000000000115f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /INPUT 256 "data_i";
    .port_info 4 /INPUT 1 "enable_i";
    .port_info 5 /INPUT 1 "write_i";
    .port_info 6 /OUTPUT 1 "ack_o";
    .port_info 7 /OUTPUT 256 "data_o";
P_0000000000905240 .param/l "STATE_IDLE" 0 25 31, C4<0>;
P_0000000000905278 .param/l "STATE_WAIT" 0 25 32, C4<1>;
L_00000000011467c0 .functor AND 1, L_00000000011cfa20, L_00000000011d0600, C4<1>, C4<1>;
L_00000000011d2488 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000000011c7930_0 .net/2u *"_ivl_0", 1 0, L_00000000011d2488;  1 drivers
v00000000011c7110_0 .net *"_ivl_10", 31 0, L_00000000011cee40;  1 drivers
v00000000011c6990_0 .net *"_ivl_12", 26 0, L_00000000011d0100;  1 drivers
L_00000000011d2518 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000000011c6c10_0 .net *"_ivl_14", 4 0, L_00000000011d2518;  1 drivers
v00000000011c7a70_0 .net *"_ivl_2", 0 0, L_00000000011cfa20;  1 drivers
L_00000000011d24d0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v00000000011c7070_0 .net/2u *"_ivl_4", 3 0, L_00000000011d24d0;  1 drivers
v00000000011c6f30_0 .net *"_ivl_6", 0 0, L_00000000011d0600;  1 drivers
v00000000011c6d50_0 .net "ack_o", 0 0, L_00000000011467c0;  alias, 1 drivers
v00000000011c7250_0 .net "addr", 26 0, L_00000000011ce120;  1 drivers
v00000000011c79d0_0 .net "addr_i", 31 0, L_00000000011cff20;  alias, 1 drivers
v00000000011c7c50_0 .net "clk_i", 0 0, v00000000011c67b0_0;  alias, 1 drivers
v00000000011c7750_0 .var "count", 3 0;
v00000000011c7b10_0 .var "data", 255 0;
v00000000011c6710_0 .net "data_i", 255 0, L_0000000001146d00;  alias, 1 drivers
v00000000011c6fd0_0 .net "data_o", 255 0, v00000000011c7b10_0;  alias, 1 drivers
v00000000011c7cf0_0 .net "enable_i", 0 0, L_00000000011468a0;  alias, 1 drivers
v00000000011c76b0 .array "memory", 511 0, 255 0;
v00000000011c72f0_0 .net "rst_i", 0 0, v00000000011c6b70_0;  alias, 1 drivers
v00000000011c7430_0 .var "state", 1 0;
v00000000011c7bb0_0 .net "write_i", 0 0, L_0000000001146670;  alias, 1 drivers
L_00000000011cfa20 .cmp/eq 2, v00000000011c7430_0, L_00000000011d2488;
L_00000000011d0600 .cmp/eq 4, v00000000011c7750_0, L_00000000011d24d0;
L_00000000011d0100 .part L_00000000011cff20, 5, 27;
L_00000000011cee40 .concat [ 27 5 0 0], L_00000000011d0100, L_00000000011d2518;
L_00000000011ce120 .part L_00000000011cee40, 0, 27;
    .scope S_0000000001157920;
T_0 ;
    %wait E_000000000114ab60;
    %load/vec4 v0000000001130300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.0 ;
    %load/vec4 v000000000112f7c0_0;
    %load/vec4 v00000000011304e0_0;
    %and;
    %assign/vec4 v000000000112f860_0, 0;
    %jmp T_0.11;
T_0.1 ;
    %load/vec4 v000000000112f7c0_0;
    %load/vec4 v00000000011304e0_0;
    %xor;
    %assign/vec4 v000000000112f860_0, 0;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v000000000112f7c0_0;
    %ix/getv 4, v00000000011304e0_0;
    %shiftl 4;
    %assign/vec4 v000000000112f860_0, 0;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v000000000112f7c0_0;
    %load/vec4 v00000000011304e0_0;
    %add;
    %assign/vec4 v000000000112f860_0, 0;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v000000000112f7c0_0;
    %load/vec4 v00000000011304e0_0;
    %sub;
    %assign/vec4 v000000000112f860_0, 0;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v000000000112f7c0_0;
    %load/vec4 v00000000011304e0_0;
    %mul;
    %assign/vec4 v000000000112f860_0, 0;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v000000000112f7c0_0;
    %load/vec4 v00000000011304e0_0;
    %add;
    %assign/vec4 v000000000112f860_0, 0;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v000000000112f7c0_0;
    %load/vec4 v00000000011304e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v000000000112f860_0, 0;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v000000000112f7c0_0;
    %load/vec4 v00000000011304e0_0;
    %add;
    %assign/vec4 v000000000112f860_0, 0;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v000000000112f7c0_0;
    %load/vec4 v00000000011304e0_0;
    %add;
    %assign/vec4 v000000000112f860_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000112f860_0, 0;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000001157fd0;
T_1 ;
    %wait E_000000000114aea0;
    %load/vec4 v0000000001130120_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v000000000112ec80_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000112e820_0, 0;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000000000112e820_0, 0;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000112e820_0, 0;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000000000112e820_0, 0;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000000000112e820_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000000000112e820_0, 0;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v000000000112ec80_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %jmp T_1.15;
T_1.12 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000112e820_0, 0;
    %jmp T_1.15;
T_1.13 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000000000112e820_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000000000112e820_0, 0;
    %jmp T_1.15;
T_1.15 ;
    %pop/vec4 1;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000000000112e820_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000000000112e820_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000008e4f50;
T_2 ;
    %wait E_000000000114ad20;
    %load/vec4 v00000000011b9380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b8340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b9560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b7d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b9100_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000888890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b8ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b8200_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000011b9600_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011b8340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b9560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b7d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b9100_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000888890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b8ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b8200_0, 0, 1;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011b8340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b9560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b7d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b9100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000888890_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011b8ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b8200_0, 0, 1;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011b8340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011b9560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011b7d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b9100_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000888890_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011b8ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b8200_0, 0, 1;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b8340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b9560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b7d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011b9100_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000888890_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011b8ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b8200_0, 0, 1;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b8340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b9560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b7d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b9100_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000888890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b8ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011b8200_0, 0, 1;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b8340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b9560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b7d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b9100_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000888890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b8ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b8200_0, 0, 1;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000011bdfb0;
T_3 ;
    %wait E_000000000114b660;
    %load/vec4 v00000000011c0a50_0;
    %load/vec4 v00000000011c07d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000000011bf8d0_0;
    %load/vec4 v00000000011c07d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011c0190, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000011be780;
T_4 ;
    %wait E_000000000114a6e0;
    %load/vec4 v00000000011bf510_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011bfdd0_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v00000000011bf510_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000000011bf510_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000011bfdd0_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v00000000011bf510_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000000011bf510_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000011bfdd0_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v00000000011bf510_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011bfdd0_0, 4, 20;
    %load/vec4 v00000000011bf510_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011bfdd0_0, 4, 7;
    %load/vec4 v00000000011bf510_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011bfdd0_0, 4, 5;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v00000000011bf510_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011bfdd0_0, 4, 21;
    %load/vec4 v00000000011bf510_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011bfdd0_0, 4, 1;
    %load/vec4 v00000000011bf510_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011bfdd0_0, 4, 6;
    %load/vec4 v00000000011bf510_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011bfdd0_0, 4, 4;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011bfdd0_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000912c50;
T_5 ;
    %wait E_000000000114afa0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000011b9740_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000011b9920_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b9e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011ba490_0, 0, 1;
    %load/vec4 v00000000011b9db0_0;
    %load/vec4 v00000000011b85c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000011b9060_0;
    %load/vec4 v00000000011b85c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000011b9740_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011b9e50_0, 0, 1;
T_5.0 ;
    %load/vec4 v00000000011b9db0_0;
    %load/vec4 v00000000011b85c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000011b83e0_0;
    %load/vec4 v00000000011b85c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000011b9920_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011ba490_0, 0, 1;
T_5.2 ;
    %load/vec4 v00000000011ba0d0_0;
    %load/vec4 v00000000011baad0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000011b9e50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000011b9060_0;
    %load/vec4 v00000000011baad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000011b9740_0, 0, 2;
T_5.4 ;
    %load/vec4 v00000000011ba0d0_0;
    %load/vec4 v00000000011baad0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000011ba490_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000011b83e0_0;
    %load/vec4 v00000000011baad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000011b9920_0, 0, 2;
T_5.6 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000008d04c0;
T_6 ;
    %wait E_000000000114a960;
    %load/vec4 v00000000011b9880_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v00000000011b8de0_0;
    %store/vec4 v00000000011b8c00_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000011b9880_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v00000000011b9420_0;
    %store/vec4 v00000000011b8c00_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000000011b9880_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v00000000011b9a60_0;
    %store/vec4 v00000000011b8c00_0, 0, 32;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000008d0650;
T_7 ;
    %wait E_000000000114af20;
    %load/vec4 v00000000011b8e80_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000000011b7c60_0;
    %store/vec4 v00000000011b8160_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000011b8e80_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v00000000011b82a0_0;
    %store/vec4 v00000000011b8160_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000000011b8e80_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v00000000011b94c0_0;
    %store/vec4 v00000000011b8160_0, 0, 32;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000912de0;
T_8 ;
    %wait E_000000000114b120;
    %load/vec4 v00000000011bb390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000000011b9ef0_0;
    %load/vec4 v00000000011b9d10_0;
    %cmp/e;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011bac10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011bb6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011bba70_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000000011b9ef0_0;
    %load/vec4 v00000000011b9c70_0;
    %cmp/e;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011bac10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011bb6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011bba70_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011bac10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011bb6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011bba70_0, 0;
T_8.5 ;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011bac10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011bb6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011bba70_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000011bde20;
T_9 ;
    %wait E_000000000114a720;
    %load/vec4 v00000000011bc5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011bc0e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000011c0230_0;
    %inv;
    %load/vec4 v00000000011bc2c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000000011c09b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v00000000011bda80_0;
    %assign/vec4 v00000000011bc0e0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011bc0e0_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000910960;
T_10 ;
    %wait E_000000000114b660;
    %load/vec4 v00000000011bc720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011badf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011bae90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000011bab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011badf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011bae90_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000000011bb4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v00000000011badf0_0;
    %assign/vec4 v00000000011badf0_0, 0;
    %load/vec4 v00000000011bae90_0;
    %assign/vec4 v00000000011bae90_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v00000000011bb570_0;
    %assign/vec4 v00000000011badf0_0, 0;
    %load/vec4 v00000000011baf30_0;
    %assign/vec4 v00000000011bae90_0, 0;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000912f70;
T_11 ;
    %wait E_000000000114b660;
    %load/vec4 v00000000011bb430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000000011bad50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000000011ba210_0;
    %assign/vec4 v00000000011ba8f0_0, 0;
    %load/vec4 v00000000011bb7f0_0;
    %assign/vec4 v00000000011bb110_0, 0;
    %load/vec4 v00000000011ba2b0_0;
    %assign/vec4 v00000000011bb2f0_0, 0;
    %load/vec4 v00000000011ba7b0_0;
    %assign/vec4 v00000000011ba850_0, 0;
    %load/vec4 v00000000011bb250_0;
    %assign/vec4 v00000000011ba670_0, 0;
    %load/vec4 v00000000011bb750_0;
    %assign/vec4 v00000000011ba3f0_0, 0;
    %load/vec4 v00000000011bbb10_0;
    %assign/vec4 v00000000011ba5d0_0, 0;
    %load/vec4 v00000000011bb930_0;
    %assign/vec4 v00000000011bb890_0, 0;
    %load/vec4 v00000000011bb9d0_0;
    %assign/vec4 v00000000011ba530_0, 0;
    %load/vec4 v00000000011bb070_0;
    %assign/vec4 v00000000011ba030_0, 0;
    %load/vec4 v00000000011ba170_0;
    %assign/vec4 v00000000011bb1b0_0, 0;
    %load/vec4 v00000000011ba350_0;
    %assign/vec4 v00000000011ba990_0, 0;
    %load/vec4 v00000000011b9f90_0;
    %assign/vec4 v00000000011bafd0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v00000000011ba8f0_0;
    %assign/vec4 v00000000011ba8f0_0, 0;
    %load/vec4 v00000000011bb110_0;
    %assign/vec4 v00000000011bb110_0, 0;
    %load/vec4 v00000000011bb2f0_0;
    %assign/vec4 v00000000011bb2f0_0, 0;
    %load/vec4 v00000000011ba850_0;
    %assign/vec4 v00000000011ba850_0, 0;
    %load/vec4 v00000000011ba670_0;
    %assign/vec4 v00000000011ba670_0, 0;
    %load/vec4 v00000000011ba3f0_0;
    %assign/vec4 v00000000011ba3f0_0, 0;
    %load/vec4 v00000000011ba5d0_0;
    %assign/vec4 v00000000011ba5d0_0, 0;
    %load/vec4 v00000000011bb890_0;
    %assign/vec4 v00000000011bb890_0, 0;
    %load/vec4 v00000000011ba530_0;
    %assign/vec4 v00000000011ba530_0, 0;
    %load/vec4 v00000000011ba030_0;
    %assign/vec4 v00000000011ba030_0, 0;
    %load/vec4 v00000000011bb1b0_0;
    %assign/vec4 v00000000011bb1b0_0, 0;
    %load/vec4 v00000000011ba990_0;
    %assign/vec4 v00000000011ba990_0, 0;
    %load/vec4 v00000000011bafd0_0;
    %assign/vec4 v00000000011bafd0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000000008e50e0;
T_12 ;
    %wait E_000000000114b660;
    %load/vec4 v00000000011b8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000000011b80c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000000011b7da0_0;
    %assign/vec4 v00000000011b8020_0, 0;
    %load/vec4 v00000000011b7e40_0;
    %assign/vec4 v00000000011b8ca0_0, 0;
    %load/vec4 v00000000011b87a0_0;
    %assign/vec4 v00000000011b88e0_0, 0;
    %load/vec4 v00000000011b8f20_0;
    %assign/vec4 v00000000011b92e0_0, 0;
    %load/vec4 v00000000011b8840_0;
    %assign/vec4 v00000000011b8520_0, 0;
    %load/vec4 v00000000011b99c0_0;
    %assign/vec4 v00000000011b8980_0, 0;
    %load/vec4 v00000000011b96a0_0;
    %assign/vec4 v00000000011b7ee0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v00000000011b8020_0;
    %assign/vec4 v00000000011b8020_0, 0;
    %load/vec4 v00000000011b8ca0_0;
    %assign/vec4 v00000000011b8ca0_0, 0;
    %load/vec4 v00000000011b88e0_0;
    %assign/vec4 v00000000011b88e0_0, 0;
    %load/vec4 v00000000011b92e0_0;
    %assign/vec4 v00000000011b92e0_0, 0;
    %load/vec4 v00000000011b8520_0;
    %assign/vec4 v00000000011b8520_0, 0;
    %load/vec4 v00000000011b8980_0;
    %assign/vec4 v00000000011b8980_0, 0;
    %load/vec4 v00000000011b7ee0_0;
    %assign/vec4 v00000000011b7ee0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000011bec30;
T_13 ;
    %wait E_000000000114b660;
    %load/vec4 v00000000011bc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000000011bd3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v00000000011bd260_0;
    %assign/vec4 v00000000011bd440_0, 0;
    %load/vec4 v00000000011bd580_0;
    %assign/vec4 v00000000011bcf40_0, 0;
    %load/vec4 v00000000011bc680_0;
    %assign/vec4 v00000000011bc540_0, 0;
    %load/vec4 v00000000011bbd20_0;
    %assign/vec4 v00000000011bcd60_0, 0;
    %load/vec4 v00000000011bd4e0_0;
    %assign/vec4 v00000000011bca40_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v00000000011bd440_0;
    %assign/vec4 v00000000011bd440_0, 0;
    %load/vec4 v00000000011bcf40_0;
    %assign/vec4 v00000000011bcf40_0, 0;
    %load/vec4 v00000000011bc540_0;
    %assign/vec4 v00000000011bc540_0, 0;
    %load/vec4 v00000000011bcd60_0;
    %assign/vec4 v00000000011bcd60_0, 0;
    %load/vec4 v00000000011bca40_0;
    %assign/vec4 v00000000011bca40_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000011be460;
T_14 ;
    %wait E_000000000114a820;
    %load/vec4 v00000000011bfe70_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v00000000011bfe70_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v00000000011bfe70_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %muli 2, 0, 32;
    %add;
    %load/vec4 v00000000011bfe70_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %muli 1, 0, 32;
    %add;
    %assign/vec4 v00000000011bf470_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000000011be460;
T_15 ;
    %wait E_000000000114a720;
    %load/vec4 v00000000011bf5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011bf3d0_0, 0, 32;
T_15.2 ;
    %load/vec4 v00000000011bf3d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011bf790_0, 0, 32;
T_15.4 ;
    %load/vec4 v00000000011bf790_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_15.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v00000000011bf3d0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000000011bf790_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011c0550, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000011bf3d0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000000011bf790_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011bf650, 0, 4;
    %load/vec4 v00000000011bf790_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011bf790_0, 0, 32;
    %jmp T_15.4;
T_15.5 ;
    %load/vec4 v00000000011bf3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011bf3d0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000011bf1f0_0, 0;
T_15.0 ;
    %load/vec4 v00000000011c0050_0;
    %load/vec4 v00000000011c2060_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v00000000011bf470_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %ix/vec4/s 4;
    %load/vec4a v00000000011c0550, 4;
    %parti/s 23, 0, 2;
    %pad/u 25;
    %load/vec4 v00000000011c2420_0;
    %cmp/e;
    %jmp/0xz  T_15.8, 4;
    %load/vec4 v00000000011bff10_0;
    %load/vec4 v00000000011bf470_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011bf650, 0, 4;
    %load/vec4 v00000000011c2420_0;
    %load/vec4 v00000000011bf470_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011c0550, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011bf330_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v00000000011c1a20_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v00000000011c00f0_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v00000000011bf470_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %pushi/vec4 1, 0, 2;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000000011c0550, 4;
    %parti/s 23, 0, 2;
    %pad/u 25;
    %load/vec4 v00000000011c2420_0;
    %cmp/e;
    %jmp/0xz  T_15.10, 4;
    %load/vec4 v00000000011bff10_0;
    %load/vec4 v00000000011bf470_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %pushi/vec4 1, 0, 2;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011bf650, 0, 4;
    %load/vec4 v00000000011c2420_0;
    %load/vec4 v00000000011bf470_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %pushi/vec4 1, 0, 2;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011c0550, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011bf330_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v00000000011c1a20_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v00000000011c00f0_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v00000000011bff10_0;
    %load/vec4 v00000000011bf470_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000000011bf1f0_0;
    %load/vec4 v00000000011bf470_0;
    %part/s 1;
    %pad/u 3;
    %pad/u 36;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011bf650, 0, 4;
    %load/vec4 v00000000011c2420_0;
    %load/vec4 v00000000011bf470_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000000011bf1f0_0;
    %load/vec4 v00000000011bf470_0;
    %part/s 1;
    %pad/u 3;
    %pad/u 36;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011c0550, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011bf330_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v00000000011c1a20_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v00000000011c00f0_0, 0;
    %load/vec4 v00000000011bf1f0_0;
    %load/vec4 v00000000011bf470_0;
    %part/s 1;
    %inv;
    %ix/getv/s 4, v00000000011bf470_0;
    %store/vec4 v00000000011bf1f0_0, 4, 1;
T_15.11 ;
T_15.9 ;
T_15.6 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000000011be460;
T_16 ;
    %wait E_000000000114b660;
    %load/vec4 v00000000011c0050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v00000000011bf470_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %ix/vec4/s 4;
    %load/vec4a v00000000011c0550, 4;
    %parti/s 23, 0, 2;
    %pad/u 25;
    %load/vec4 v00000000011c2420_0;
    %cmp/e;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v00000000011bf470_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %ix/vec4/s 4;
    %load/vec4a v00000000011bf650, 4;
    %assign/vec4 v00000000011c00f0_0, 0;
    %load/vec4 v00000000011bf470_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %ix/vec4/s 4;
    %load/vec4a v00000000011c0550, 4;
    %assign/vec4 v00000000011c1a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011bf330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v00000000011bf470_0;
    %store/vec4 v00000000011bf1f0_0, 4, 1;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v00000000011bf470_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %pushi/vec4 1, 0, 2;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000000011c0550, 4;
    %parti/s 23, 0, 2;
    %pad/u 25;
    %load/vec4 v00000000011c2420_0;
    %cmp/e;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v00000000011bf470_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %pushi/vec4 1, 0, 2;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000000011bf650, 4;
    %assign/vec4 v00000000011c00f0_0, 0;
    %load/vec4 v00000000011bf470_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %pushi/vec4 1, 0, 2;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000000011c0550, 4;
    %assign/vec4 v00000000011c1a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011bf330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v00000000011bf470_0;
    %store/vec4 v00000000011bf1f0_0, 4, 1;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v00000000011bf470_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000000011bf1f0_0;
    %load/vec4 v00000000011bf470_0;
    %part/s 1;
    %pad/u 3;
    %pad/u 36;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000000011bf650, 4;
    %assign/vec4 v00000000011c00f0_0, 0;
    %load/vec4 v00000000011bf470_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000000011bf1f0_0;
    %load/vec4 v00000000011bf470_0;
    %part/s 1;
    %pad/u 3;
    %pad/u 36;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000000011c0550, 4;
    %assign/vec4 v00000000011c1a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011bf330_0, 0, 1;
T_16.5 ;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000000011be2d0;
T_17 ;
    %wait E_000000000114a9e0;
    %load/vec4 v00000000011c1f20_0;
    %load/vec4 v00000000011c1980_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %assign/vec4 v00000000011c1fc0_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000000011be2d0;
T_18 ;
    %wait E_000000000114a760;
    %load/vec4 v00000000011c1f20_0;
    %assign/vec4 v00000000011c2b00_0, 0;
    %load/vec4 v00000000011c1ca0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v00000000011c1980_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v00000000011c2b00_0, 4, 5;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000000011be2d0;
T_19 ;
    %wait E_000000000114a720;
    %load/vec4 v00000000011c2a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000011c2740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011c27e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011c26a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011c2920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011c51d0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000000011c2740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %jmp T_19.7;
T_19.2 ;
    %load/vec4 v00000000011c2ce0_0;
    %load/vec4 v00000000011c1340_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000011c2740_0, 0;
    %jmp T_19.9;
T_19.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000011c2740_0, 0;
T_19.9 ;
    %jmp T_19.7;
T_19.3 ;
    %load/vec4 v00000000011c18e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000011c2740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011c27e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011c26a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011c2920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011c51d0_0, 0;
    %jmp T_19.11;
T_19.10 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000011c2740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011c27e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011c26a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011c2920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011c51d0_0, 0;
T_19.11 ;
    %jmp T_19.7;
T_19.4 ;
    %load/vec4 v00000000011c1de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000011c2740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011c27e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011c26a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011c2920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011c51d0_0, 0;
    %jmp T_19.13;
T_19.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000011c2740_0, 0;
T_19.13 ;
    %jmp T_19.7;
T_19.5 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000011c2740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011c27e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011c26a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011c2920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011c51d0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v00000000011c1de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.14, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000011c2740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011c27e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011c26a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011c2920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011c51d0_0, 0;
    %jmp T_19.15;
T_19.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000011c2740_0, 0;
T_19.15 ;
    %jmp T_19.7;
T_19.7 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000000011cd780;
T_20 ;
    %wait E_000000000114a720;
    %load/vec4 v00000000011c72f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000011c7430_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000011c7750_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000000011c7430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v00000000011c7cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000011c7430_0, 0;
    %load/vec4 v00000000011c7750_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000011c7750_0, 0;
T_20.5 ;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v00000000011c7750_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_20.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000011c7430_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000011c7750_0, 0;
    %jmp T_20.8;
T_20.7 ;
    %load/vec4 v00000000011c7750_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000011c7750_0, 0;
T_20.8 ;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000000011cd780;
T_21 ;
    %wait E_000000000114b660;
    %load/vec4 v00000000011c6d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v00000000011c7bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v00000000011c6710_0;
    %ix/getv 3, v00000000011c7250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011c76b0, 0, 4;
    %load/vec4 v00000000011c6710_0;
    %assign/vec4 v00000000011c7b10_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %ix/getv 4, v00000000011c7250_0;
    %load/vec4a v00000000011c76b0, 4;
    %store/vec4 v00000000011c7b10_0, 0, 256;
T_21.3 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000000000115f060;
T_22 ;
    %delay 25, 0;
    %load/vec4 v00000000011c67b0_0;
    %inv;
    %store/vec4 v00000000011c67b0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_000000000115f060;
T_23 ;
    %vpi_call 2 50 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011c6670_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011c67b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011c6b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011c68f0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011c6b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011c68f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011d0d80_0, 0, 32;
T_23.0 ;
    %load/vec4 v00000000011d0d80_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_23.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000011d0d80_0;
    %store/vec4a v00000000011bd300, 4, 0;
    %load/vec4 v00000000011d0d80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011d0d80_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011d0f60_0, 0, 32;
T_23.2 ;
    %load/vec4 v00000000011d0f60_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011d0d80_0, 0, 32;
T_23.4 ;
    %load/vec4 v00000000011d0d80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_23.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v00000000011d0d80_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000000011d0f60_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000000011c0550, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000011d0d80_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000000011d0f60_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000000011bf650, 4, 0;
    %load/vec4 v00000000011d0d80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011d0d80_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %load/vec4 v00000000011d0f60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011d0f60_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011d0d80_0, 0, 32;
T_23.6 ;
    %load/vec4 v00000000011d0d80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_23.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000011d0d80_0;
    %store/vec4a v00000000011c0190, 4, 0;
    %load/vec4 v00000000011d0d80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011d0d80_0, 0, 32;
    %jmp T_23.6;
T_23.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011badf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011ba8f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011bb110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011bb2f0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v00000000011ba850_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000011ba670_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011bb890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011ba530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011ba030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011bb1b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000011ba990_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011bafd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011b8020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011b8ca0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000011b88e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b92e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b8520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b8980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b7ee0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011bd440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011bcf40_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000011bc540_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011bcd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011bca40_0, 0, 1;
    %vpi_call 2 109 "$readmemb", "instruction_1.txt", v00000000011bd300 {0 0 0};
    %vpi_func 2 113 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v00000000011d1820_0, 0, 32;
    %vpi_func 2 115 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v00000000011d16e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011d0d80_0, 0, 32;
T_23.8 ;
    %load/vec4 v00000000011d0d80_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_23.9, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v00000000011d0d80_0;
    %store/vec4a v00000000011c76b0, 4, 0;
    %load/vec4 v00000000011d0d80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011d0d80_0, 0, 32;
    %jmp T_23.8;
T_23.9 ;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000011c76b0, 4, 0;
    %pushi/vec4 2290653593, 0, 32;
    %concati/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 4008627404, 0, 33;
    %concati/vec4 2863302792, 0, 32;
    %concati/vec4 3435956360, 0, 33;
    %concati/vec4 286326784, 0, 30;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000011c76b0, 4, 0;
    %pushi/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000011c76b0, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000011c76b0, 4, 0;
    %pushi/vec4 2281771009, 0, 55;
    %concati/vec4 2550276098, 0, 32;
    %concati/vec4 2818781187, 0, 32;
    %concati/vec4 3087286276, 0, 32;
    %concati/vec4 3355791365, 0, 32;
    %concati/vec4 3624296454, 0, 32;
    %concati/vec4 3892801543, 0, 32;
    %concati/vec4 496, 0, 9;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000011c76b0, 4, 0;
    %pushi/vec4 2148073489, 0, 51;
    %concati/vec4 2149187618, 0, 32;
    %concati/vec4 2150301747, 0, 32;
    %concati/vec4 2151415876, 0, 32;
    %concati/vec4 2152530005, 0, 32;
    %concati/vec4 2153644134, 0, 32;
    %concati/vec4 2154758263, 0, 32;
    %concati/vec4 4111, 0, 13;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000011c76b0, 4, 0;
    %end;
    .thread T_23;
    .scope S_000000000115f060;
T_24 ;
    %wait E_000000000114b660;
    %load/vec4 v00000000011c6670_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %vpi_call 2 134 "$fdisplay", v00000000011d1820_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011d0f60_0, 0, 32;
T_24.2 ;
    %load/vec4 v00000000011d0f60_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011d0d80_0, 0, 32;
T_24.4 ;
    %load/vec4 v00000000011d0d80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_24.5, 5;
    %load/vec4 v00000000011d0d80_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000000011d0f60_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000000011c0550, 4;
    %store/vec4 v00000000011d1aa0_0, 0, 25;
    %load/vec4 v00000000011d0d80_0;
    %pad/s 4;
    %store/vec4 v00000000011d09c0_0, 0, 4;
    %load/vec4 v00000000011d1aa0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000000011d09c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000011c74d0_0, 0, 27;
    %load/vec4 v00000000011d1aa0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v00000000011d0d80_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000000011d0f60_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000000011bf650, 4;
    %ix/getv 4, v00000000011c74d0_0;
    %store/vec4a v00000000011c76b0, 4, 0;
T_24.6 ;
    %load/vec4 v00000000011d0d80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011d0d80_0, 0, 32;
    %jmp T_24.4;
T_24.5 ;
    %load/vec4 v00000000011d0f60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011d0f60_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
T_24.0 ;
    %load/vec4 v00000000011c6670_0;
    %cmpi/s 200, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.8, 5;
    %vpi_call 2 146 "$finish" {0 0 0};
T_24.8 ;
    %vpi_call 2 150 "$fdisplay", v00000000011d1820_0, "cycle = %0d, Start = %b\012PC = %d", v00000000011c6670_0, v00000000011c68f0_0, v00000000011bc0e0_0 {0 0 0};
    %vpi_call 2 154 "$fdisplay", v00000000011d1820_0, "Registers" {0 0 0};
    %vpi_call 2 155 "$fdisplay", v00000000011d1820_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v00000000011c0190, 0>, &A<v00000000011c0190, 8>, &A<v00000000011c0190, 16>, &A<v00000000011c0190, 24> {0 0 0};
    %vpi_call 2 156 "$fdisplay", v00000000011d1820_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v00000000011c0190, 1>, &A<v00000000011c0190, 9>, &A<v00000000011c0190, 17>, &A<v00000000011c0190, 25> {0 0 0};
    %vpi_call 2 157 "$fdisplay", v00000000011d1820_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v00000000011c0190, 2>, &A<v00000000011c0190, 10>, &A<v00000000011c0190, 18>, &A<v00000000011c0190, 26> {0 0 0};
    %vpi_call 2 158 "$fdisplay", v00000000011d1820_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v00000000011c0190, 3>, &A<v00000000011c0190, 11>, &A<v00000000011c0190, 19>, &A<v00000000011c0190, 27> {0 0 0};
    %vpi_call 2 159 "$fdisplay", v00000000011d1820_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v00000000011c0190, 4>, &A<v00000000011c0190, 12>, &A<v00000000011c0190, 20>, &A<v00000000011c0190, 28> {0 0 0};
    %vpi_call 2 160 "$fdisplay", v00000000011d1820_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v00000000011c0190, 5>, &A<v00000000011c0190, 13>, &A<v00000000011c0190, 21>, &A<v00000000011c0190, 29> {0 0 0};
    %vpi_call 2 161 "$fdisplay", v00000000011d1820_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v00000000011c0190, 6>, &A<v00000000011c0190, 14>, &A<v00000000011c0190, 22>, &A<v00000000011c0190, 30> {0 0 0};
    %vpi_call 2 162 "$fdisplay", v00000000011d1820_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v00000000011c0190, 7>, &A<v00000000011c0190, 15>, &A<v00000000011c0190, 23>, &A<v00000000011c0190, 31> {0 0 0};
    %vpi_call 2 166 "$fdisplay", v00000000011d1820_0, "Data Memory: 0x0000 = %h", &A<v00000000011c76b0, 0> {0 0 0};
    %vpi_call 2 167 "$fdisplay", v00000000011d1820_0, "Data Memory: 0x0020 = %h", &A<v00000000011c76b0, 1> {0 0 0};
    %vpi_call 2 168 "$fdisplay", v00000000011d1820_0, "Data Memory: 0x0040 = %h", &A<v00000000011c76b0, 2> {0 0 0};
    %vpi_call 2 169 "$fdisplay", v00000000011d1820_0, "Data Memory: 0x0200 = %h", &A<v00000000011c76b0, 16> {0 0 0};
    %vpi_call 2 170 "$fdisplay", v00000000011d1820_0, "Data Memory: 0x0220 = %h", &A<v00000000011c76b0, 17> {0 0 0};
    %vpi_call 2 171 "$fdisplay", v00000000011d1820_0, "Data Memory: 0x0240 = %h", &A<v00000000011c76b0, 18> {0 0 0};
    %vpi_call 2 172 "$fdisplay", v00000000011d1820_0, "Data Memory: 0x0400 = %h", &A<v00000000011c76b0, 32> {0 0 0};
    %vpi_call 2 173 "$fdisplay", v00000000011d1820_0, "Data Memory: 0x0420 = %h", &A<v00000000011c76b0, 33> {0 0 0};
    %vpi_call 2 174 "$fdisplay", v00000000011d1820_0, "Data Memory: 0x0440 = %h", &A<v00000000011c76b0, 34> {0 0 0};
    %vpi_call 2 176 "$fdisplay", v00000000011d1820_0, "\012" {0 0 0};
    %load/vec4 v00000000011c1520_0;
    %load/vec4 v00000000011c2740_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %load/vec4 v00000000011c18e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %load/vec4 v00000000011c1020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %vpi_call 2 183 "$fdisplay", v00000000011d16e0_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v00000000011c6670_0, v00000000011c1160_0, v00000000011c1ca0_0 {0 0 0};
    %jmp T_24.15;
T_24.14 ;
    %load/vec4 v00000000011c2560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %vpi_call 2 185 "$fdisplay", v00000000011d16e0_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v00000000011c6670_0, v00000000011c1160_0, v00000000011c2c40_0 {0 0 0};
T_24.16 ;
T_24.15 ;
    %jmp T_24.13;
T_24.12 ;
    %load/vec4 v00000000011c1020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %vpi_call 2 189 "$fdisplay", v00000000011d16e0_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v00000000011c6670_0, v00000000011c1160_0, v00000000011c1ca0_0 {0 0 0};
    %jmp T_24.19;
T_24.18 ;
    %load/vec4 v00000000011c2560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.20, 8;
    %vpi_call 2 191 "$fdisplay", v00000000011d16e0_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v00000000011c6670_0, v00000000011c1160_0, v00000000011c2c40_0 {0 0 0};
T_24.20 ;
T_24.19 ;
T_24.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011c7610_0, 0, 1;
    %jmp T_24.11;
T_24.10 ;
    %load/vec4 v00000000011c1520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.22, 8;
    %load/vec4 v00000000011c7610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.24, 8;
    %load/vec4 v00000000011c1020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.26, 8;
    %vpi_call 2 198 "$fdisplay", v00000000011d16e0_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v00000000011c6670_0, v00000000011c1160_0, v00000000011c1ca0_0 {0 0 0};
    %jmp T_24.27;
T_24.26 ;
    %load/vec4 v00000000011c2560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.28, 8;
    %vpi_call 2 200 "$fdisplay", v00000000011d16e0_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v00000000011c6670_0, v00000000011c1160_0, v00000000011c2c40_0 {0 0 0};
T_24.28 ;
T_24.27 ;
T_24.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011c7610_0, 0, 1;
T_24.22 ;
T_24.11 ;
    %load/vec4 v00000000011c6670_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011c6670_0, 0, 32;
    %jmp T_24;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "And.v";
    "Control.v";
    "Register_EXMEM.v";
    "Equal.v";
    "MUX32_4.v";
    "Forwarding_Unit.v";
    "Hazard_Detection.v";
    "Register_IDEX.v";
    "Register_IFID.v";
    "Instruction_Memory.v";
    "Register_MEMWB.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
    "Shift_Left.v";
    "Sign_Extend.v";
    "dcache_controller.v";
    "dcache_sram.v";
    "Data_Memory.v";
