

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_s'
================================================================
* Date:           Sun May 25 15:19:23 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.321 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    21781|    47917| 0.109 ms | 0.240 ms |  21781|  47917|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                  |                                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217  |compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s  |        2|        8| 10.000 ns | 40.000 ns |    2|    8|   none  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |    21780|    47916|  5 ~ 11  |          -|          -|  4356|    no    |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     36|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|    2360|   4213|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    162|    -|
|Register         |        -|      -|      65|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    2425|   4411|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       2|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217  |compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s  |        0|      0|  2360|  4213|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                             |                                                                       |        0|      0|  2360|  4213|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln84_fu_373_p2        |     +    |      0|  0|  17|          13|           1|
    |ap_block_state2           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op22  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln84_fu_367_p2       |   icmp   |      0|  0|  13|          13|          13|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  36|          29|          17|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  27|          5|    1|          5|
    |ap_done                 |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |indvar_flatten_reg_206  |   9|          2|   13|         26|
    |real_start              |   9|          2|    1|          2|
    |res_V_data_0_V_write    |   9|          2|    1|          2|
    |res_V_data_1_V_write    |   9|          2|    1|          2|
    |res_V_data_2_V_write    |   9|          2|    1|          2|
    |res_V_data_3_V_write    |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 162|         35|   28|         59|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln84_reg_414                                                                               |  13|   0|   13|          0|
    |ap_CS_fsm                                                                                      |   4|   0|    4|          0|
    |ap_done_reg                                                                                    |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_206                                                                         |  13|   0|   13|          0|
    |start_once_reg                                                                                 |   1|   0|    1|          0|
    |tmp_data_0_V_reg_419                                                                           |   4|   0|    4|          0|
    |tmp_data_1_V_reg_424                                                                           |   4|   0|    4|          0|
    |tmp_data_2_V_reg_429                                                                           |   4|   0|    4|          0|
    |tmp_data_3_V_reg_434                                                                           |   4|   0|    4|          0|
    |tmp_data_4_V_reg_439                                                                           |   4|   0|    4|          0|
    |tmp_data_5_V_reg_444                                                                           |   4|   0|    4|          0|
    |tmp_data_6_V_reg_449                                                                           |   4|   0|    4|          0|
    |tmp_data_7_V_reg_454                                                                           |   4|   0|    4|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          |  65|   0|   65|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> | return value |
|start_out                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> | return value |
|start_write              | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> | return value |
|data_V_data_0_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                            data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                            data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                            data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                            data_V_data_7_V                            |    pointer   |
|res_V_data_0_V_din       | out |    4|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |    4|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |    4|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |    4|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %codeRepl ], [ %add_ln84, %.reset ]" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 18 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.09ns)   --->   "%icmp_ln84 = icmp eq i13 %indvar_flatten, -3836" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 19 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.67ns)   --->   "%add_ln84 = add i13 %indvar_flatten, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 20 'add' 'add_ln84' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %"conv_2d_buffer_cl<array<ap_fixed<4, 2, 5, 3, 0>, 8u>, array<ap_fixed<4, 2, 5, 3, 0>, 4u>, config19>.exit", label %.reset" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.18ns)   --->   "%empty_364 = call { i4, i4, i4, i4, i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P(i4* %data_V_data_0_V, i4* %data_V_data_1_V, i4* %data_V_data_2_V, i4* %data_V_data_3_V, i4* %data_V_data_4_V, i4* %data_V_data_5_V, i4* %data_V_data_6_V, i4* %data_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 22 'read' 'empty_364' <Predicate = (!icmp_ln84)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_364, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 23 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_364, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 24 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_364, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 25 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_364, 3" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 26 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_364, 4" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 27 'extractvalue' 'tmp_data_4_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_364, 5" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 28 'extractvalue' 'tmp_data_5_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_364, 6" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 29 'extractvalue' 'tmp_data_6_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4 } %empty_364, 7" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 30 'extractvalue' 'tmp_data_7_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 31 'ret' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.24>
ST_3 : Operation 32 [2/2] (3.24ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config19>"(i4 %tmp_data_0_V, i4 %tmp_data_1_V, i4 %tmp_data_2_V, i4 %tmp_data_3_V, i4 %tmp_data_4_V, i4 %tmp_data_5_V, i4 %tmp_data_6_V, i4 %tmp_data_7_V, i4* %res_V_data_0_V, i4* %res_V_data_1_V, i4* %res_V_data_2_V, i4* %res_V_data_3_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 32 'call' <Predicate = true> <Delay = 3.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 33 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4356, i64 4356, i64 4356)"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str74) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:86->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 35 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config19>"(i4 %tmp_data_0_V, i4 %tmp_data_1_V, i4 %tmp_data_2_V, i4 %tmp_data_3_V, i4 %tmp_data_4_V, i4 %tmp_data_5_V, i4 %tmp_data_6_V, i4 %tmp_data_7_V, i4* %res_V_data_0_V, i4* %res_V_data_1_V, i4* %res_V_data_2_V, i4* %res_V_data_3_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_6_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_32]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_33]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_36]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_37]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_38]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_39]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_40]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_41]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_42]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_43]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_44]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_45]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_46]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_47]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_57]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_58]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_59]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_60]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_62]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_63]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_64]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_65]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_66]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_67]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_68]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_70]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_71]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_6_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_6_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_6_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_6_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_6_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_6_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_6_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_6_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_6_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_6_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_6_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_6_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_6_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_6_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_6_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_6_1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
br_ln84           (br               ) [ 01111]
indvar_flatten    (phi              ) [ 00100]
icmp_ln84         (icmp             ) [ 00111]
add_ln84          (add              ) [ 01111]
br_ln84           (br               ) [ 00000]
empty_364         (read             ) [ 00000]
tmp_data_0_V      (extractvalue     ) [ 00011]
tmp_data_1_V      (extractvalue     ) [ 00011]
tmp_data_2_V      (extractvalue     ) [ 00011]
tmp_data_3_V      (extractvalue     ) [ 00011]
tmp_data_4_V      (extractvalue     ) [ 00011]
tmp_data_5_V      (extractvalue     ) [ 00011]
tmp_data_6_V      (extractvalue     ) [ 00011]
tmp_data_7_V      (extractvalue     ) [ 00011]
ret_ln114         (ret              ) [ 00000]
specloopname_ln0  (specloopname     ) [ 00000]
empty             (speclooptripcount) [ 00000]
specloopname_ln86 (specloopname     ) [ 00000]
call_ln92         (call             ) [ 00000]
br_ln0            (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_6_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_6_9">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_6_10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_6_11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_6_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_6_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_6_14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_6_15">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_15"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_6_16">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_6_17">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_17"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_6_18">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_18"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_6_19">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_19"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_6_20">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_20"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_6_21">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_21"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_6_22">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_22"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_6_23">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_23"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_data_V_6_32">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="kernel_data_V_6_33">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_33"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="kernel_data_V_6_34">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_34"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="kernel_data_V_6_35">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_35"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="kernel_data_V_6_36">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_36"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="kernel_data_V_6_37">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_37"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="kernel_data_V_6_38">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_38"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="kernel_data_V_6_39">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_39"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="kernel_data_V_6_40">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_40"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="kernel_data_V_6_41">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_41"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="kernel_data_V_6_42">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_42"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="kernel_data_V_6_43">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_43"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="kernel_data_V_6_44">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_44"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="kernel_data_V_6_45">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_45"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="kernel_data_V_6_46">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_46"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="kernel_data_V_6_47">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_47"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="kernel_data_V_6_57">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_57"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="kernel_data_V_6_58">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_58"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="kernel_data_V_6_59">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_59"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="kernel_data_V_6_60">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_60"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="kernel_data_V_6_62">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_62"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="kernel_data_V_6_63">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_63"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="kernel_data_V_6_64">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_64"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="kernel_data_V_6_65">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_65"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="kernel_data_V_6_66">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_66"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="kernel_data_V_6_67">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_67"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="kernel_data_V_6_68">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_68"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="kernel_data_V_6_70">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_70"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="kernel_data_V_6_71">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_71"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="line_buffer_Array_V_6_0_0">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_6_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="line_buffer_Array_V_6_1_0">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_6_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="line_buffer_Array_V_6_0_1">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_6_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="line_buffer_Array_V_6_1_1">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_6_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="line_buffer_Array_V_6_0_2">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_6_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="line_buffer_Array_V_6_1_2">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_6_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="line_buffer_Array_V_6_0_3">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_6_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="line_buffer_Array_V_6_1_3">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_6_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="line_buffer_Array_V_6_0_4">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_6_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="line_buffer_Array_V_6_1_4">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_6_1_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="line_buffer_Array_V_6_0_5">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_6_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="line_buffer_Array_V_6_1_5">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_6_1_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="line_buffer_Array_V_6_0_6">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_6_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="line_buffer_Array_V_6_1_6">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_6_1_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="line_buffer_Array_V_6_0_7">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_6_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="line_buffer_Array_V_6_1_7">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_6_1_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="sX_3">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="sY_3">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_3"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="pY_3">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_3"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="pX_3">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,4u>,config19>"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="186" class="1004" name="empty_364_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="0"/>
<pin id="190" dir="0" index="3" bw="4" slack="0"/>
<pin id="191" dir="0" index="4" bw="4" slack="0"/>
<pin id="192" dir="0" index="5" bw="4" slack="0"/>
<pin id="193" dir="0" index="6" bw="4" slack="0"/>
<pin id="194" dir="0" index="7" bw="4" slack="0"/>
<pin id="195" dir="0" index="8" bw="4" slack="0"/>
<pin id="196" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_364/2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="indvar_flatten_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="13" slack="1"/>
<pin id="208" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="indvar_flatten_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="13" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="1"/>
<pin id="220" dir="0" index="2" bw="4" slack="1"/>
<pin id="221" dir="0" index="3" bw="4" slack="1"/>
<pin id="222" dir="0" index="4" bw="4" slack="1"/>
<pin id="223" dir="0" index="5" bw="4" slack="1"/>
<pin id="224" dir="0" index="6" bw="4" slack="1"/>
<pin id="225" dir="0" index="7" bw="4" slack="1"/>
<pin id="226" dir="0" index="8" bw="4" slack="1"/>
<pin id="227" dir="0" index="9" bw="4" slack="0"/>
<pin id="228" dir="0" index="10" bw="4" slack="0"/>
<pin id="229" dir="0" index="11" bw="4" slack="0"/>
<pin id="230" dir="0" index="12" bw="4" slack="0"/>
<pin id="231" dir="0" index="13" bw="4" slack="0"/>
<pin id="232" dir="0" index="14" bw="4" slack="0"/>
<pin id="233" dir="0" index="15" bw="4" slack="0"/>
<pin id="234" dir="0" index="16" bw="4" slack="0"/>
<pin id="235" dir="0" index="17" bw="4" slack="0"/>
<pin id="236" dir="0" index="18" bw="4" slack="0"/>
<pin id="237" dir="0" index="19" bw="4" slack="0"/>
<pin id="238" dir="0" index="20" bw="4" slack="0"/>
<pin id="239" dir="0" index="21" bw="4" slack="0"/>
<pin id="240" dir="0" index="22" bw="4" slack="0"/>
<pin id="241" dir="0" index="23" bw="4" slack="0"/>
<pin id="242" dir="0" index="24" bw="4" slack="0"/>
<pin id="243" dir="0" index="25" bw="4" slack="0"/>
<pin id="244" dir="0" index="26" bw="4" slack="0"/>
<pin id="245" dir="0" index="27" bw="4" slack="0"/>
<pin id="246" dir="0" index="28" bw="4" slack="0"/>
<pin id="247" dir="0" index="29" bw="4" slack="0"/>
<pin id="248" dir="0" index="30" bw="4" slack="0"/>
<pin id="249" dir="0" index="31" bw="4" slack="0"/>
<pin id="250" dir="0" index="32" bw="4" slack="0"/>
<pin id="251" dir="0" index="33" bw="4" slack="0"/>
<pin id="252" dir="0" index="34" bw="4" slack="0"/>
<pin id="253" dir="0" index="35" bw="4" slack="0"/>
<pin id="254" dir="0" index="36" bw="4" slack="0"/>
<pin id="255" dir="0" index="37" bw="4" slack="0"/>
<pin id="256" dir="0" index="38" bw="4" slack="0"/>
<pin id="257" dir="0" index="39" bw="4" slack="0"/>
<pin id="258" dir="0" index="40" bw="4" slack="0"/>
<pin id="259" dir="0" index="41" bw="4" slack="0"/>
<pin id="260" dir="0" index="42" bw="4" slack="0"/>
<pin id="261" dir="0" index="43" bw="4" slack="0"/>
<pin id="262" dir="0" index="44" bw="4" slack="0"/>
<pin id="263" dir="0" index="45" bw="4" slack="0"/>
<pin id="264" dir="0" index="46" bw="4" slack="0"/>
<pin id="265" dir="0" index="47" bw="4" slack="0"/>
<pin id="266" dir="0" index="48" bw="4" slack="0"/>
<pin id="267" dir="0" index="49" bw="4" slack="0"/>
<pin id="268" dir="0" index="50" bw="4" slack="0"/>
<pin id="269" dir="0" index="51" bw="4" slack="0"/>
<pin id="270" dir="0" index="52" bw="4" slack="0"/>
<pin id="271" dir="0" index="53" bw="4" slack="0"/>
<pin id="272" dir="0" index="54" bw="4" slack="0"/>
<pin id="273" dir="0" index="55" bw="4" slack="0"/>
<pin id="274" dir="0" index="56" bw="4" slack="0"/>
<pin id="275" dir="0" index="57" bw="4" slack="0"/>
<pin id="276" dir="0" index="58" bw="4" slack="0"/>
<pin id="277" dir="0" index="59" bw="4" slack="0"/>
<pin id="278" dir="0" index="60" bw="4" slack="0"/>
<pin id="279" dir="0" index="61" bw="4" slack="0"/>
<pin id="280" dir="0" index="62" bw="4" slack="0"/>
<pin id="281" dir="0" index="63" bw="4" slack="0"/>
<pin id="282" dir="0" index="64" bw="4" slack="0"/>
<pin id="283" dir="0" index="65" bw="4" slack="0"/>
<pin id="284" dir="0" index="66" bw="4" slack="0"/>
<pin id="285" dir="0" index="67" bw="4" slack="0"/>
<pin id="286" dir="0" index="68" bw="4" slack="0"/>
<pin id="287" dir="0" index="69" bw="4" slack="0"/>
<pin id="288" dir="0" index="70" bw="4" slack="0"/>
<pin id="289" dir="0" index="71" bw="4" slack="0"/>
<pin id="290" dir="0" index="72" bw="4" slack="0"/>
<pin id="291" dir="0" index="73" bw="4" slack="0"/>
<pin id="292" dir="0" index="74" bw="32" slack="0"/>
<pin id="293" dir="0" index="75" bw="32" slack="0"/>
<pin id="294" dir="0" index="76" bw="32" slack="0"/>
<pin id="295" dir="0" index="77" bw="32" slack="0"/>
<pin id="296" dir="1" index="78" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln92/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln84_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="13" slack="0"/>
<pin id="369" dir="0" index="1" bw="13" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln84_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="13" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_data_0_V_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_data_1_V_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_data_2_V_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_data_3_V_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_data_4_V_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_data_5_V_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_data_6_V_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_data_7_V_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/2 "/>
</bind>
</comp>

<comp id="414" class="1005" name="add_ln84_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="13" slack="0"/>
<pin id="416" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_data_0_V_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="1"/>
<pin id="421" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="424" class="1005" name="tmp_data_1_V_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="1"/>
<pin id="426" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="429" class="1005" name="tmp_data_2_V_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="1"/>
<pin id="431" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="434" class="1005" name="tmp_data_3_V_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="1"/>
<pin id="436" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_data_4_V_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="1"/>
<pin id="441" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_4_V "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_data_5_V_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="1"/>
<pin id="446" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_5_V "/>
</bind>
</comp>

<comp id="449" class="1005" name="tmp_data_6_V_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="1"/>
<pin id="451" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_6_V "/>
</bind>
</comp>

<comp id="454" class="1005" name="tmp_data_7_V_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="1"/>
<pin id="456" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_7_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="197"><net_src comp="172" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="200"><net_src comp="4" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="186" pin=4"/></net>

<net id="202"><net_src comp="8" pin="0"/><net_sink comp="186" pin=5"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="186" pin=6"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="186" pin=7"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="186" pin=8"/></net>

<net id="209"><net_src comp="166" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="297"><net_src comp="174" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="298"><net_src comp="16" pin="0"/><net_sink comp="217" pin=9"/></net>

<net id="299"><net_src comp="18" pin="0"/><net_sink comp="217" pin=10"/></net>

<net id="300"><net_src comp="20" pin="0"/><net_sink comp="217" pin=11"/></net>

<net id="301"><net_src comp="22" pin="0"/><net_sink comp="217" pin=12"/></net>

<net id="302"><net_src comp="24" pin="0"/><net_sink comp="217" pin=13"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="217" pin=14"/></net>

<net id="304"><net_src comp="28" pin="0"/><net_sink comp="217" pin=15"/></net>

<net id="305"><net_src comp="30" pin="0"/><net_sink comp="217" pin=16"/></net>

<net id="306"><net_src comp="32" pin="0"/><net_sink comp="217" pin=17"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="217" pin=18"/></net>

<net id="308"><net_src comp="36" pin="0"/><net_sink comp="217" pin=19"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="217" pin=20"/></net>

<net id="310"><net_src comp="40" pin="0"/><net_sink comp="217" pin=21"/></net>

<net id="311"><net_src comp="42" pin="0"/><net_sink comp="217" pin=22"/></net>

<net id="312"><net_src comp="44" pin="0"/><net_sink comp="217" pin=23"/></net>

<net id="313"><net_src comp="46" pin="0"/><net_sink comp="217" pin=24"/></net>

<net id="314"><net_src comp="48" pin="0"/><net_sink comp="217" pin=25"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="217" pin=26"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="217" pin=27"/></net>

<net id="317"><net_src comp="54" pin="0"/><net_sink comp="217" pin=28"/></net>

<net id="318"><net_src comp="56" pin="0"/><net_sink comp="217" pin=29"/></net>

<net id="319"><net_src comp="58" pin="0"/><net_sink comp="217" pin=30"/></net>

<net id="320"><net_src comp="60" pin="0"/><net_sink comp="217" pin=31"/></net>

<net id="321"><net_src comp="62" pin="0"/><net_sink comp="217" pin=32"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="217" pin=33"/></net>

<net id="323"><net_src comp="66" pin="0"/><net_sink comp="217" pin=34"/></net>

<net id="324"><net_src comp="68" pin="0"/><net_sink comp="217" pin=35"/></net>

<net id="325"><net_src comp="70" pin="0"/><net_sink comp="217" pin=36"/></net>

<net id="326"><net_src comp="72" pin="0"/><net_sink comp="217" pin=37"/></net>

<net id="327"><net_src comp="74" pin="0"/><net_sink comp="217" pin=38"/></net>

<net id="328"><net_src comp="76" pin="0"/><net_sink comp="217" pin=39"/></net>

<net id="329"><net_src comp="78" pin="0"/><net_sink comp="217" pin=40"/></net>

<net id="330"><net_src comp="80" pin="0"/><net_sink comp="217" pin=41"/></net>

<net id="331"><net_src comp="82" pin="0"/><net_sink comp="217" pin=42"/></net>

<net id="332"><net_src comp="84" pin="0"/><net_sink comp="217" pin=43"/></net>

<net id="333"><net_src comp="86" pin="0"/><net_sink comp="217" pin=44"/></net>

<net id="334"><net_src comp="88" pin="0"/><net_sink comp="217" pin=45"/></net>

<net id="335"><net_src comp="90" pin="0"/><net_sink comp="217" pin=46"/></net>

<net id="336"><net_src comp="92" pin="0"/><net_sink comp="217" pin=47"/></net>

<net id="337"><net_src comp="94" pin="0"/><net_sink comp="217" pin=48"/></net>

<net id="338"><net_src comp="96" pin="0"/><net_sink comp="217" pin=49"/></net>

<net id="339"><net_src comp="98" pin="0"/><net_sink comp="217" pin=50"/></net>

<net id="340"><net_src comp="100" pin="0"/><net_sink comp="217" pin=51"/></net>

<net id="341"><net_src comp="102" pin="0"/><net_sink comp="217" pin=52"/></net>

<net id="342"><net_src comp="104" pin="0"/><net_sink comp="217" pin=53"/></net>

<net id="343"><net_src comp="106" pin="0"/><net_sink comp="217" pin=54"/></net>

<net id="344"><net_src comp="108" pin="0"/><net_sink comp="217" pin=55"/></net>

<net id="345"><net_src comp="110" pin="0"/><net_sink comp="217" pin=56"/></net>

<net id="346"><net_src comp="112" pin="0"/><net_sink comp="217" pin=57"/></net>

<net id="347"><net_src comp="114" pin="0"/><net_sink comp="217" pin=58"/></net>

<net id="348"><net_src comp="116" pin="0"/><net_sink comp="217" pin=59"/></net>

<net id="349"><net_src comp="118" pin="0"/><net_sink comp="217" pin=60"/></net>

<net id="350"><net_src comp="120" pin="0"/><net_sink comp="217" pin=61"/></net>

<net id="351"><net_src comp="122" pin="0"/><net_sink comp="217" pin=62"/></net>

<net id="352"><net_src comp="124" pin="0"/><net_sink comp="217" pin=63"/></net>

<net id="353"><net_src comp="126" pin="0"/><net_sink comp="217" pin=64"/></net>

<net id="354"><net_src comp="128" pin="0"/><net_sink comp="217" pin=65"/></net>

<net id="355"><net_src comp="130" pin="0"/><net_sink comp="217" pin=66"/></net>

<net id="356"><net_src comp="132" pin="0"/><net_sink comp="217" pin=67"/></net>

<net id="357"><net_src comp="134" pin="0"/><net_sink comp="217" pin=68"/></net>

<net id="358"><net_src comp="136" pin="0"/><net_sink comp="217" pin=69"/></net>

<net id="359"><net_src comp="138" pin="0"/><net_sink comp="217" pin=70"/></net>

<net id="360"><net_src comp="140" pin="0"/><net_sink comp="217" pin=71"/></net>

<net id="361"><net_src comp="142" pin="0"/><net_sink comp="217" pin=72"/></net>

<net id="362"><net_src comp="144" pin="0"/><net_sink comp="217" pin=73"/></net>

<net id="363"><net_src comp="146" pin="0"/><net_sink comp="217" pin=74"/></net>

<net id="364"><net_src comp="148" pin="0"/><net_sink comp="217" pin=75"/></net>

<net id="365"><net_src comp="150" pin="0"/><net_sink comp="217" pin=76"/></net>

<net id="366"><net_src comp="152" pin="0"/><net_sink comp="217" pin=77"/></net>

<net id="371"><net_src comp="210" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="168" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="210" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="170" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="186" pin="9"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="186" pin="9"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="186" pin="9"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="186" pin="9"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="186" pin="9"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="186" pin="9"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="186" pin="9"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="186" pin="9"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="373" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="422"><net_src comp="379" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="427"><net_src comp="383" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="432"><net_src comp="387" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="217" pin=3"/></net>

<net id="437"><net_src comp="391" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="217" pin=4"/></net>

<net id="442"><net_src comp="395" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="217" pin=5"/></net>

<net id="447"><net_src comp="399" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="217" pin=6"/></net>

<net id="452"><net_src comp="403" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="217" pin=7"/></net>

<net id="457"><net_src comp="407" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="217" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {3 4 }
	Port: res_V_data_1_V | {3 4 }
	Port: res_V_data_2_V | {3 4 }
	Port: res_V_data_3_V | {3 4 }
	Port: kernel_data_V_6_8 | {3 4 }
	Port: kernel_data_V_6_9 | {3 4 }
	Port: kernel_data_V_6_10 | {3 4 }
	Port: kernel_data_V_6_11 | {3 4 }
	Port: kernel_data_V_6_12 | {3 4 }
	Port: kernel_data_V_6_13 | {3 4 }
	Port: kernel_data_V_6_14 | {3 4 }
	Port: kernel_data_V_6_15 | {3 4 }
	Port: kernel_data_V_6_16 | {3 4 }
	Port: kernel_data_V_6_17 | {3 4 }
	Port: kernel_data_V_6_18 | {3 4 }
	Port: kernel_data_V_6_19 | {3 4 }
	Port: kernel_data_V_6_20 | {3 4 }
	Port: kernel_data_V_6_21 | {3 4 }
	Port: kernel_data_V_6_22 | {3 4 }
	Port: kernel_data_V_6_23 | {3 4 }
	Port: kernel_data_V_6_32 | {3 4 }
	Port: kernel_data_V_6_33 | {3 4 }
	Port: kernel_data_V_6_34 | {3 4 }
	Port: kernel_data_V_6_35 | {3 4 }
	Port: kernel_data_V_6_36 | {3 4 }
	Port: kernel_data_V_6_37 | {3 4 }
	Port: kernel_data_V_6_38 | {3 4 }
	Port: kernel_data_V_6_39 | {3 4 }
	Port: kernel_data_V_6_40 | {3 4 }
	Port: kernel_data_V_6_41 | {3 4 }
	Port: kernel_data_V_6_42 | {3 4 }
	Port: kernel_data_V_6_43 | {3 4 }
	Port: kernel_data_V_6_44 | {3 4 }
	Port: kernel_data_V_6_45 | {3 4 }
	Port: kernel_data_V_6_46 | {3 4 }
	Port: kernel_data_V_6_47 | {3 4 }
	Port: kernel_data_V_6_57 | {3 4 }
	Port: kernel_data_V_6_58 | {3 4 }
	Port: kernel_data_V_6_59 | {3 4 }
	Port: kernel_data_V_6_60 | {3 4 }
	Port: kernel_data_V_6_62 | {3 4 }
	Port: kernel_data_V_6_63 | {3 4 }
	Port: kernel_data_V_6_64 | {3 4 }
	Port: kernel_data_V_6_65 | {3 4 }
	Port: kernel_data_V_6_66 | {3 4 }
	Port: kernel_data_V_6_67 | {3 4 }
	Port: kernel_data_V_6_68 | {3 4 }
	Port: kernel_data_V_6_70 | {3 4 }
	Port: kernel_data_V_6_71 | {3 4 }
	Port: line_buffer_Array_V_6_0_0 | {3 4 }
	Port: line_buffer_Array_V_6_1_0 | {3 4 }
	Port: line_buffer_Array_V_6_0_1 | {3 4 }
	Port: line_buffer_Array_V_6_1_1 | {3 4 }
	Port: line_buffer_Array_V_6_0_2 | {3 4 }
	Port: line_buffer_Array_V_6_1_2 | {3 4 }
	Port: line_buffer_Array_V_6_0_3 | {3 4 }
	Port: line_buffer_Array_V_6_1_3 | {3 4 }
	Port: line_buffer_Array_V_6_0_4 | {3 4 }
	Port: line_buffer_Array_V_6_1_4 | {3 4 }
	Port: line_buffer_Array_V_6_0_5 | {3 4 }
	Port: line_buffer_Array_V_6_1_5 | {3 4 }
	Port: line_buffer_Array_V_6_0_6 | {3 4 }
	Port: line_buffer_Array_V_6_1_6 | {3 4 }
	Port: line_buffer_Array_V_6_0_7 | {3 4 }
	Port: line_buffer_Array_V_6_1_7 | {3 4 }
	Port: sX_3 | {3 4 }
	Port: sY_3 | {3 4 }
	Port: pY_3 | {3 4 }
	Port: pX_3 | {3 4 }
 - Input state : 
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : data_V_data_0_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : data_V_data_1_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : data_V_data_2_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : data_V_data_3_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : data_V_data_4_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : data_V_data_5_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : data_V_data_6_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : data_V_data_7_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_8 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_9 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_10 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_11 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_12 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_13 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_14 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_15 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_16 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_17 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_18 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_19 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_20 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_21 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_22 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_23 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_32 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_33 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_34 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_35 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_36 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_37 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_38 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_39 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_40 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_41 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_42 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_43 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_44 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_45 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_46 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_47 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_57 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_58 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_59 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_60 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_62 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_63 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_64 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_65 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_66 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_67 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_68 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_70 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : kernel_data_V_6_71 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : line_buffer_Array_V_6_0_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : line_buffer_Array_V_6_1_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : line_buffer_Array_V_6_0_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : line_buffer_Array_V_6_1_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : line_buffer_Array_V_6_0_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : line_buffer_Array_V_6_1_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : line_buffer_Array_V_6_0_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : line_buffer_Array_V_6_1_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : line_buffer_Array_V_6_0_4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : line_buffer_Array_V_6_1_4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : line_buffer_Array_V_6_0_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : line_buffer_Array_V_6_1_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : line_buffer_Array_V_6_0_6 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : line_buffer_Array_V_6_1_6 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : line_buffer_Array_V_6_0_7 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : line_buffer_Array_V_6_1_7 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : sX_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : sY_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : pY_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<4,2,5,3,0>,4u>,config19> : pX_3 | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln84 : 1
		add_ln84 : 1
		br_ln84 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|
| Operation|                                  Functional Unit                                 |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|
|   call   | grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217 |   1016  |   2656  |
|----------|----------------------------------------------------------------------------------|---------|---------|
|    add   |                                  add_ln84_fu_373                                 |    0    |    17   |
|----------|----------------------------------------------------------------------------------|---------|---------|
|   icmp   |                                 icmp_ln84_fu_367                                 |    0    |    13   |
|----------|----------------------------------------------------------------------------------|---------|---------|
|   read   |                               empty_364_read_fu_186                              |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|
|          |                                tmp_data_0_V_fu_379                               |    0    |    0    |
|          |                                tmp_data_1_V_fu_383                               |    0    |    0    |
|          |                                tmp_data_2_V_fu_387                               |    0    |    0    |
|extractvalue|                                tmp_data_3_V_fu_391                               |    0    |    0    |
|          |                                tmp_data_4_V_fu_395                               |    0    |    0    |
|          |                                tmp_data_5_V_fu_399                               |    0    |    0    |
|          |                                tmp_data_6_V_fu_403                               |    0    |    0    |
|          |                                tmp_data_7_V_fu_407                               |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                                  |   1016  |   2686  |
|----------|----------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln84_reg_414   |   13   |
|indvar_flatten_reg_206|   13   |
| tmp_data_0_V_reg_419 |    4   |
| tmp_data_1_V_reg_424 |    4   |
| tmp_data_2_V_reg_429 |    4   |
| tmp_data_3_V_reg_434 |    4   |
| tmp_data_4_V_reg_439 |    4   |
| tmp_data_5_V_reg_444 |    4   |
| tmp_data_6_V_reg_449 |    4   |
| tmp_data_7_V_reg_454 |    4   |
+----------------------+--------+
|         Total        |   58   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |  1016  |  2686  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   58   |    -   |
+-----------+--------+--------+
|   Total   |  1074  |  2686  |
+-----------+--------+--------+
