Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Dec 19 17:01:50 2017
| Host         : DESKTOP-I28C8U2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file the_gf_timing_summary_routed.rpt -rpx the_gf_timing_summary_routed.rpx
| Design       : the_gf
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 270 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.401      -73.060                     12                  749        0.048        0.000                      0                  749        3.000        0.000                       0                   276  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
CLK100MHZ                 {0.000 5.000}      10.000          100.000         
  clk_out_clk_divider     {0.000 6.734}      13.468          74.250          
  clkfbout_clk_divider    {0.000 20.000}     40.000          25.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out_clk_divider_1   {0.000 6.734}      13.468          74.250          
  clkfbout_clk_divider_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out_clk_divider          -6.401      -73.060                     12                  749        0.176        0.000                      0                  749        6.234        0.000                       0                   272  
  clkfbout_clk_divider                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out_clk_divider_1        -6.398      -73.022                     12                  749        0.176        0.000                      0                  749        6.234        0.000                       0                   272  
  clkfbout_clk_divider_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_divider_1  clk_out_clk_divider         -6.401      -73.060                     12                  749        0.048        0.000                      0                  749  
clk_out_clk_divider    clk_out_clk_divider_1       -6.401      -73.060                     12                  749        0.048        0.000                      0                  749  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_divider
  To Clock:  clk_out_clk_divider

Setup :           12  Failing Endpoints,  Worst Slack       -6.401ns,  Total Violation      -73.060ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.401ns  (required time - arrival time)
  Source:                 VGA_module/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/G_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider rise@13.468ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        19.588ns  (logic 10.176ns (51.951%)  route 9.412ns (48.049%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=2 LUT2=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 11.915 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.557    -0.955    VGA_module/clk_out
    SLICE_X30Y33         FDRE                                         r  VGA_module/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA_module/xpos_reg[2]/Q
                         net (fo=124, routed)         1.184     0.747    VGA_module/xpos_reg__0[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I2_O)        0.124     0.871 f  VGA_module/B3__2_i_11/O
                         net (fo=3, routed)           0.800     1.672    VGA_module/B3__2_i_11_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I3_O)        0.124     1.796 r  VGA_module/B3__2_i_1/O
                         net (fo=60, routed)          1.117     2.913    VGA_module/B3__2_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     6.949 r  VGA_module/B3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.951    VGA_module/B3__3_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.469 r  VGA_module/B3__4/P[0]
                         net (fo=2, routed)           0.626     9.095    VGA_module/B3__4_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.219 r  VGA_module/B[0]_i_370/O
                         net (fo=1, routed)           0.000     9.219    VGA_module/B[0]_i_370_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.752 r  VGA_module/B_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000     9.752    VGA_module/B_reg[0]_i_317_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.075 r  VGA_module/B_reg[0]_i_312/O[1]
                         net (fo=2, routed)           0.720    10.795    VGA_module_n_27
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.101 r  B[0]_i_315/O
                         net (fo=1, routed)           0.000    11.101    VGA_module/B3__4_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.651 r  VGA_module/B_reg[0]_i_276/CO[3]
                         net (fo=1, routed)           0.000    11.651    VGA_module/B_reg[0]_i_276_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.964 f  VGA_module/B_reg[0]_i_247/O[3]
                         net (fo=1, routed)           0.594    12.557    VGA_module/B_reg[0]_i_247_n_4
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.306    12.863 r  VGA_module/B[0]_i_169/O
                         net (fo=1, routed)           0.000    12.863    VGA_module/B[0]_i_169_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.396 r  VGA_module/B_reg[0]_i_96/CO[3]
                         net (fo=3, routed)           1.294    14.690    VGA_module/B_reg[0]_i_96_n_0
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.814 r  VGA_module/G[0]_i_77/O
                         net (fo=3, routed)           0.484    15.299    VGA_module/G[0]_i_77_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.423 r  VGA_module/G[0]_i_190/O
                         net (fo=1, routed)           0.425    15.847    VGA_module/G[0]_i_190_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.971 f  VGA_module/G[0]_i_84/O
                         net (fo=1, routed)           0.292    16.263    VGA_module/G[0]_i_84_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    16.387 r  VGA_module/G[0]_i_32/O
                         net (fo=3, routed)           0.645    17.032    VGA_module/G[0]_i_32_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.156 r  VGA_module/G[0]_i_8/O
                         net (fo=1, routed)           0.298    17.454    VGA_module/G[0]_i_8_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.578 r  VGA_module/G[0]_i_3/O
                         net (fo=1, routed)           0.575    18.153    VGA_module/G[0]_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.277 r  VGA_module/G[0]_i_1/O
                         net (fo=4, routed)           0.356    18.633    VGA_module/G[0]_i_1_n_0
    SLICE_X36Y38         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.442    11.915    VGA_module/clk_out
    SLICE_X36Y38         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica_2/C
                         clock pessimism              0.492    12.406    
                         clock uncertainty           -0.128    12.279    
    SLICE_X36Y38         FDSE (Setup_fdse_C_D)       -0.047    12.232    VGA_module/G_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -18.633    
  -------------------------------------------------------------------
                         slack                                 -6.401    

Slack (VIOLATED) :        -6.396ns  (required time - arrival time)
  Source:                 VGA_module/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/G_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider rise@13.468ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        19.582ns  (logic 10.176ns (51.966%)  route 9.406ns (48.034%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=2 LUT2=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 11.915 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.557    -0.955    VGA_module/clk_out
    SLICE_X30Y33         FDRE                                         r  VGA_module/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA_module/xpos_reg[2]/Q
                         net (fo=124, routed)         1.184     0.747    VGA_module/xpos_reg__0[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I2_O)        0.124     0.871 f  VGA_module/B3__2_i_11/O
                         net (fo=3, routed)           0.800     1.672    VGA_module/B3__2_i_11_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I3_O)        0.124     1.796 r  VGA_module/B3__2_i_1/O
                         net (fo=60, routed)          1.117     2.913    VGA_module/B3__2_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     6.949 r  VGA_module/B3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.951    VGA_module/B3__3_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.469 r  VGA_module/B3__4/P[0]
                         net (fo=2, routed)           0.626     9.095    VGA_module/B3__4_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.219 r  VGA_module/B[0]_i_370/O
                         net (fo=1, routed)           0.000     9.219    VGA_module/B[0]_i_370_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.752 r  VGA_module/B_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000     9.752    VGA_module/B_reg[0]_i_317_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.075 r  VGA_module/B_reg[0]_i_312/O[1]
                         net (fo=2, routed)           0.720    10.795    VGA_module_n_27
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.101 r  B[0]_i_315/O
                         net (fo=1, routed)           0.000    11.101    VGA_module/B3__4_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.651 r  VGA_module/B_reg[0]_i_276/CO[3]
                         net (fo=1, routed)           0.000    11.651    VGA_module/B_reg[0]_i_276_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.964 f  VGA_module/B_reg[0]_i_247/O[3]
                         net (fo=1, routed)           0.594    12.557    VGA_module/B_reg[0]_i_247_n_4
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.306    12.863 r  VGA_module/B[0]_i_169/O
                         net (fo=1, routed)           0.000    12.863    VGA_module/B[0]_i_169_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.396 r  VGA_module/B_reg[0]_i_96/CO[3]
                         net (fo=3, routed)           1.294    14.690    VGA_module/B_reg[0]_i_96_n_0
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.814 r  VGA_module/G[0]_i_77/O
                         net (fo=3, routed)           0.484    15.299    VGA_module/G[0]_i_77_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.423 r  VGA_module/G[0]_i_190/O
                         net (fo=1, routed)           0.425    15.847    VGA_module/G[0]_i_190_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.971 f  VGA_module/G[0]_i_84/O
                         net (fo=1, routed)           0.292    16.263    VGA_module/G[0]_i_84_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    16.387 r  VGA_module/G[0]_i_32/O
                         net (fo=3, routed)           0.645    17.032    VGA_module/G[0]_i_32_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.156 r  VGA_module/G[0]_i_8/O
                         net (fo=1, routed)           0.298    17.454    VGA_module/G[0]_i_8_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.578 r  VGA_module/G[0]_i_3/O
                         net (fo=1, routed)           0.575    18.153    VGA_module/G[0]_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.277 r  VGA_module/G[0]_i_1/O
                         net (fo=4, routed)           0.350    18.627    VGA_module/G[0]_i_1_n_0
    SLICE_X37Y38         FDSE                                         r  VGA_module/G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.442    11.915    VGA_module/clk_out
    SLICE_X37Y38         FDSE                                         r  VGA_module/G_reg[0]/C
                         clock pessimism              0.492    12.406    
                         clock uncertainty           -0.128    12.279    
    SLICE_X37Y38         FDSE (Setup_fdse_C_D)       -0.047    12.232    VGA_module/G_reg[0]
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -18.627    
  -------------------------------------------------------------------
                         slack                                 -6.396    

Slack (VIOLATED) :        -6.384ns  (required time - arrival time)
  Source:                 VGA_module/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/G_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider rise@13.468ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        19.574ns  (logic 10.176ns (51.987%)  route 9.398ns (48.013%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=2 LUT2=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 11.915 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.557    -0.955    VGA_module/clk_out
    SLICE_X30Y33         FDRE                                         r  VGA_module/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA_module/xpos_reg[2]/Q
                         net (fo=124, routed)         1.184     0.747    VGA_module/xpos_reg__0[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I2_O)        0.124     0.871 f  VGA_module/B3__2_i_11/O
                         net (fo=3, routed)           0.800     1.672    VGA_module/B3__2_i_11_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I3_O)        0.124     1.796 r  VGA_module/B3__2_i_1/O
                         net (fo=60, routed)          1.117     2.913    VGA_module/B3__2_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     6.949 r  VGA_module/B3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.951    VGA_module/B3__3_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.469 r  VGA_module/B3__4/P[0]
                         net (fo=2, routed)           0.626     9.095    VGA_module/B3__4_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.219 r  VGA_module/B[0]_i_370/O
                         net (fo=1, routed)           0.000     9.219    VGA_module/B[0]_i_370_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.752 r  VGA_module/B_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000     9.752    VGA_module/B_reg[0]_i_317_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.075 r  VGA_module/B_reg[0]_i_312/O[1]
                         net (fo=2, routed)           0.720    10.795    VGA_module_n_27
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.101 r  B[0]_i_315/O
                         net (fo=1, routed)           0.000    11.101    VGA_module/B3__4_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.651 r  VGA_module/B_reg[0]_i_276/CO[3]
                         net (fo=1, routed)           0.000    11.651    VGA_module/B_reg[0]_i_276_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.964 f  VGA_module/B_reg[0]_i_247/O[3]
                         net (fo=1, routed)           0.594    12.557    VGA_module/B_reg[0]_i_247_n_4
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.306    12.863 r  VGA_module/B[0]_i_169/O
                         net (fo=1, routed)           0.000    12.863    VGA_module/B[0]_i_169_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.396 r  VGA_module/B_reg[0]_i_96/CO[3]
                         net (fo=3, routed)           1.294    14.690    VGA_module/B_reg[0]_i_96_n_0
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.814 r  VGA_module/G[0]_i_77/O
                         net (fo=3, routed)           0.484    15.299    VGA_module/G[0]_i_77_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.423 r  VGA_module/G[0]_i_190/O
                         net (fo=1, routed)           0.425    15.847    VGA_module/G[0]_i_190_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.971 f  VGA_module/G[0]_i_84/O
                         net (fo=1, routed)           0.292    16.263    VGA_module/G[0]_i_84_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    16.387 r  VGA_module/G[0]_i_32/O
                         net (fo=3, routed)           0.645    17.032    VGA_module/G[0]_i_32_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.156 r  VGA_module/G[0]_i_8/O
                         net (fo=1, routed)           0.298    17.454    VGA_module/G[0]_i_8_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.578 r  VGA_module/G[0]_i_3/O
                         net (fo=1, routed)           0.575    18.153    VGA_module/G[0]_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.277 r  VGA_module/G[0]_i_1/O
                         net (fo=4, routed)           0.342    18.619    VGA_module/G[0]_i_1_n_0
    SLICE_X37Y38         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.442    11.915    VGA_module/clk_out
    SLICE_X37Y38         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica/C
                         clock pessimism              0.492    12.406    
                         clock uncertainty           -0.128    12.279    
    SLICE_X37Y38         FDSE (Setup_fdse_C_D)       -0.043    12.236    VGA_module/G_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                         -18.619    
  -------------------------------------------------------------------
                         slack                                 -6.384    

Slack (VIOLATED) :        -6.247ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/B_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider rise@13.468ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        19.430ns  (logic 10.121ns (52.089%)  route 9.309ns (47.911%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=2 LUT2=4 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.555    -0.957    VGA_module/clk_out
    SLICE_X41Y50         FDRE                                         r  VGA_module/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  VGA_module/ypos_reg[5]/Q
                         net (fo=140, routed)         1.488     0.987    VGA_module/ypos_reg__0__0[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.111 f  VGA_module/R4__5_i_11/O
                         net (fo=3, routed)           0.193     1.304    VGA_module/R4__5_i_11_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.428 r  VGA_module/R4__6_i_1/O
                         net (fo=52, routed)          0.752     2.180    VGA_module/R4__6_i_1_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     6.216 r  VGA_module/R4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.218    VGA_module/R4__6_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.736 r  VGA_module/R4__7/P[0]
                         net (fo=2, routed)           1.051     8.787    VGA_module/R4__7_n_105
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  VGA_module/R[0]_i_2331/O
                         net (fo=1, routed)           0.000     8.911    VGA_module/R[0]_i_2331_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.461 r  VGA_module/R_reg[0]_i_2141/CO[3]
                         net (fo=1, routed)           0.000     9.461    VGA_module/R_reg[0]_i_2141_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.575 r  VGA_module/R_reg[0]_i_2136/CO[3]
                         net (fo=1, routed)           0.000     9.575    VGA_module/R_reg[0]_i_2136_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  VGA_module/R_reg[0]_i_1771/O[1]
                         net (fo=3, routed)           1.060    10.969    VGA_module_n_143
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.303    11.272 r  R[0]_i_1530/O
                         net (fo=1, routed)           0.000    11.272    VGA_module/R4__10_2[1]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.822 r  VGA_module/R_reg[0]_i_1135/CO[3]
                         net (fo=1, routed)           0.000    11.822    VGA_module/R_reg[0]_i_1135_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.135 f  VGA_module/R_reg[0]_i_704/O[3]
                         net (fo=4, routed)           0.759    12.894    VGA_module/R2[31]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.200 r  VGA_module/R[0]_i_699/O
                         net (fo=1, routed)           0.000    13.200    VGA_module/R[0]_i_699_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.601 r  VGA_module/R_reg[0]_i_365/CO[3]
                         net (fo=3, routed)           1.323    14.924    VGA_module/R1373_in
    SLICE_X35Y41         LUT4 (Prop_lut4_I1_O)        0.124    15.048 r  VGA_module/R[0]_i_309/O
                         net (fo=1, routed)           0.574    15.622    VGA_module/R[0]_i_309_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124    15.746 f  VGA_module/R[0]_i_151/O
                         net (fo=2, routed)           0.276    16.023    VGA_module/R[0]_i_151_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    16.147 f  VGA_module/G[0]_i_43/O
                         net (fo=3, routed)           0.322    16.469    VGA_module/G[0]_i_43_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.593 r  VGA_module/B[0]_i_50/O
                         net (fo=1, routed)           0.423    17.015    VGA_module/B[0]_i_50_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124    17.139 f  VGA_module/B[0]_i_13/O
                         net (fo=1, routed)           0.310    17.449    VGA_module/B[0]_i_13_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.573 f  VGA_module/B[0]_i_3/O
                         net (fo=1, routed)           0.430    18.003    VGA_module/B[0]_i_3_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.127 r  VGA_module/B[0]_i_1/O
                         net (fo=4, routed)           0.346    18.473    VGA_module/B[0]_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X43Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica_2/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.128    12.274    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.047    12.227    VGA_module/B_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -18.473    
  -------------------------------------------------------------------
                         slack                                 -6.247    

Slack (VIOLATED) :        -6.241ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/B_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider rise@13.468ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        19.428ns  (logic 10.121ns (52.094%)  route 9.307ns (47.906%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=2 LUT2=4 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.555    -0.957    VGA_module/clk_out
    SLICE_X41Y50         FDRE                                         r  VGA_module/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  VGA_module/ypos_reg[5]/Q
                         net (fo=140, routed)         1.488     0.987    VGA_module/ypos_reg__0__0[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.111 f  VGA_module/R4__5_i_11/O
                         net (fo=3, routed)           0.193     1.304    VGA_module/R4__5_i_11_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.428 r  VGA_module/R4__6_i_1/O
                         net (fo=52, routed)          0.752     2.180    VGA_module/R4__6_i_1_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     6.216 r  VGA_module/R4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.218    VGA_module/R4__6_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.736 r  VGA_module/R4__7/P[0]
                         net (fo=2, routed)           1.051     8.787    VGA_module/R4__7_n_105
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  VGA_module/R[0]_i_2331/O
                         net (fo=1, routed)           0.000     8.911    VGA_module/R[0]_i_2331_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.461 r  VGA_module/R_reg[0]_i_2141/CO[3]
                         net (fo=1, routed)           0.000     9.461    VGA_module/R_reg[0]_i_2141_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.575 r  VGA_module/R_reg[0]_i_2136/CO[3]
                         net (fo=1, routed)           0.000     9.575    VGA_module/R_reg[0]_i_2136_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  VGA_module/R_reg[0]_i_1771/O[1]
                         net (fo=3, routed)           1.060    10.969    VGA_module_n_143
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.303    11.272 r  R[0]_i_1530/O
                         net (fo=1, routed)           0.000    11.272    VGA_module/R4__10_2[1]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.822 r  VGA_module/R_reg[0]_i_1135/CO[3]
                         net (fo=1, routed)           0.000    11.822    VGA_module/R_reg[0]_i_1135_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.135 f  VGA_module/R_reg[0]_i_704/O[3]
                         net (fo=4, routed)           0.759    12.894    VGA_module/R2[31]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.200 r  VGA_module/R[0]_i_699/O
                         net (fo=1, routed)           0.000    13.200    VGA_module/R[0]_i_699_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.601 r  VGA_module/R_reg[0]_i_365/CO[3]
                         net (fo=3, routed)           1.323    14.924    VGA_module/R1373_in
    SLICE_X35Y41         LUT4 (Prop_lut4_I1_O)        0.124    15.048 r  VGA_module/R[0]_i_309/O
                         net (fo=1, routed)           0.574    15.622    VGA_module/R[0]_i_309_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124    15.746 f  VGA_module/R[0]_i_151/O
                         net (fo=2, routed)           0.276    16.023    VGA_module/R[0]_i_151_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    16.147 f  VGA_module/G[0]_i_43/O
                         net (fo=3, routed)           0.322    16.469    VGA_module/G[0]_i_43_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.593 r  VGA_module/B[0]_i_50/O
                         net (fo=1, routed)           0.423    17.015    VGA_module/B[0]_i_50_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124    17.139 f  VGA_module/B[0]_i_13/O
                         net (fo=1, routed)           0.310    17.449    VGA_module/B[0]_i_13_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.573 f  VGA_module/B[0]_i_3/O
                         net (fo=1, routed)           0.430    18.003    VGA_module/B[0]_i_3_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.127 r  VGA_module/B[0]_i_1/O
                         net (fo=4, routed)           0.344    18.471    VGA_module/B[0]_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X43Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.128    12.274    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.043    12.231    VGA_module/B_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.231    
                         arrival time                         -18.471    
  -------------------------------------------------------------------
                         slack                                 -6.241    

Slack (VIOLATED) :        -6.148ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/B_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider rise@13.468ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        19.297ns  (logic 10.121ns (52.447%)  route 9.176ns (47.553%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=2 LUT2=4 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.555    -0.957    VGA_module/clk_out
    SLICE_X41Y50         FDRE                                         r  VGA_module/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  VGA_module/ypos_reg[5]/Q
                         net (fo=140, routed)         1.488     0.987    VGA_module/ypos_reg__0__0[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.111 f  VGA_module/R4__5_i_11/O
                         net (fo=3, routed)           0.193     1.304    VGA_module/R4__5_i_11_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.428 r  VGA_module/R4__6_i_1/O
                         net (fo=52, routed)          0.752     2.180    VGA_module/R4__6_i_1_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     6.216 r  VGA_module/R4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.218    VGA_module/R4__6_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.736 r  VGA_module/R4__7/P[0]
                         net (fo=2, routed)           1.051     8.787    VGA_module/R4__7_n_105
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  VGA_module/R[0]_i_2331/O
                         net (fo=1, routed)           0.000     8.911    VGA_module/R[0]_i_2331_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.461 r  VGA_module/R_reg[0]_i_2141/CO[3]
                         net (fo=1, routed)           0.000     9.461    VGA_module/R_reg[0]_i_2141_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.575 r  VGA_module/R_reg[0]_i_2136/CO[3]
                         net (fo=1, routed)           0.000     9.575    VGA_module/R_reg[0]_i_2136_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  VGA_module/R_reg[0]_i_1771/O[1]
                         net (fo=3, routed)           1.060    10.969    VGA_module_n_143
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.303    11.272 r  R[0]_i_1530/O
                         net (fo=1, routed)           0.000    11.272    VGA_module/R4__10_2[1]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.822 r  VGA_module/R_reg[0]_i_1135/CO[3]
                         net (fo=1, routed)           0.000    11.822    VGA_module/R_reg[0]_i_1135_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.135 f  VGA_module/R_reg[0]_i_704/O[3]
                         net (fo=4, routed)           0.759    12.894    VGA_module/R2[31]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.200 r  VGA_module/R[0]_i_699/O
                         net (fo=1, routed)           0.000    13.200    VGA_module/R[0]_i_699_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.601 r  VGA_module/R_reg[0]_i_365/CO[3]
                         net (fo=3, routed)           1.323    14.924    VGA_module/R1373_in
    SLICE_X35Y41         LUT4 (Prop_lut4_I1_O)        0.124    15.048 r  VGA_module/R[0]_i_309/O
                         net (fo=1, routed)           0.574    15.622    VGA_module/R[0]_i_309_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124    15.746 f  VGA_module/R[0]_i_151/O
                         net (fo=2, routed)           0.276    16.023    VGA_module/R[0]_i_151_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    16.147 f  VGA_module/G[0]_i_43/O
                         net (fo=3, routed)           0.322    16.469    VGA_module/G[0]_i_43_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.593 r  VGA_module/B[0]_i_50/O
                         net (fo=1, routed)           0.423    17.015    VGA_module/B[0]_i_50_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124    17.139 f  VGA_module/B[0]_i_13/O
                         net (fo=1, routed)           0.310    17.449    VGA_module/B[0]_i_13_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.573 f  VGA_module/B[0]_i_3/O
                         net (fo=1, routed)           0.430    18.003    VGA_module/B[0]_i_3_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.127 r  VGA_module/B[0]_i_1/O
                         net (fo=4, routed)           0.214    18.341    VGA_module/B[0]_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X41Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica_3/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.128    12.274    
    SLICE_X41Y39         FDRE (Setup_fdre_C_D)       -0.081    12.193    VGA_module/B_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -18.341    
  -------------------------------------------------------------------
                         slack                                 -6.148    

Slack (VIOLATED) :        -5.979ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider rise@13.468ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 9.865ns (51.471%)  route 9.301ns (48.529%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.556    -0.956    VGA_module/clk_out
    SLICE_X47Y50         FDRE                                         r  VGA_module/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  VGA_module/ypos_reg[2]/Q
                         net (fo=156, routed)         1.097     0.597    VGA_module/ypos_reg__0[2]
    SLICE_X51Y52         LUT5 (Prop_lut5_I4_O)        0.124     0.721 r  VGA_module/R4__11_i_9/O
                         net (fo=9, routed)           0.341     1.062    VGA_module/R4__11_i_9_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124     1.186 r  VGA_module/R4__12_i_1/O
                         net (fo=52, routed)          0.859     2.045    VGA_module/R4__12_i_1_n_0
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.081 r  VGA_module/R4__12/PCOUT[47]
                         net (fo=1, routed)           0.002     6.083    VGA_module/R4__12_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.601 r  VGA_module/R4__13/P[0]
                         net (fo=2, routed)           1.190     8.791    VGA_module/R4__13_n_105
    SLICE_X53Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.298 r  VGA_module/R_reg[0]_i_2287/CO[3]
                         net (fo=1, routed)           0.000     9.298    VGA_module/R_reg[0]_i_2287_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.632 r  VGA_module/R_reg[0]_i_2286/O[1]
                         net (fo=3, routed)           1.052    10.684    VGA_module_n_171
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.303    10.987 r  R[0]_i_2019/O
                         net (fo=1, routed)           0.000    10.987    VGA_module/R4__10_4[1]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.537 r  VGA_module/R_reg[0]_i_1612/CO[3]
                         net (fo=1, routed)           0.000    11.537    VGA_module/R_reg[0]_i_1612_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.871 f  VGA_module/R_reg[0]_i_1216/O[1]
                         net (fo=3, routed)           0.712    12.583    VGA_module/R_reg[0]_i_1216_n_6
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.303    12.886 r  VGA_module/R[0]_i_830/O
                         net (fo=1, routed)           0.000    12.886    VGA_module/R[0]_i_830_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.418 r  VGA_module/R_reg[0]_i_481/CO[3]
                         net (fo=3, routed)           1.470    14.887    VGA_module/R2381_in
    SLICE_X34Y42         LUT4 (Prop_lut4_I2_O)        0.124    15.011 f  VGA_module/R[0]_i_364/O
                         net (fo=1, routed)           0.431    15.443    VGA_module/R[0]_i_364_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.567 f  VGA_module/R[0]_i_167/O
                         net (fo=7, routed)           0.193    15.760    VGA_module/R[0]_i_167_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.124    15.884 f  VGA_module/R[0]_i_169/O
                         net (fo=1, routed)           0.744    16.628    VGA_module/R[0]_i_169_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.752 r  VGA_module/R[0]_i_57/O
                         net (fo=1, routed)           0.303    17.055    VGA_module/R[0]_i_57_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.179 f  VGA_module/R[0]_i_14/O
                         net (fo=1, routed)           0.547    17.725    VGA_module/R[0]_i_14_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.849 r  VGA_module/R[0]_i_3/O
                         net (fo=4, routed)           0.361    18.210    VGA_module/R[0]_i_3_n_0
    SLICE_X43Y40         FDRE                                         r  VGA_module/R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X43Y40         FDRE                                         r  VGA_module/R_reg[0]/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.128    12.274    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)       -0.043    12.231    VGA_module/R_reg[0]
  -------------------------------------------------------------------
                         required time                         12.231    
                         arrival time                         -18.210    
  -------------------------------------------------------------------
                         slack                                 -5.979    

Slack (VIOLATED) :        -5.968ns  (required time - arrival time)
  Source:                 VGA_module/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/G_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider rise@13.468ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        19.232ns  (logic 10.176ns (52.913%)  route 9.056ns (47.087%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=2 LUT2=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 11.916 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.557    -0.955    VGA_module/clk_out
    SLICE_X30Y33         FDRE                                         r  VGA_module/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA_module/xpos_reg[2]/Q
                         net (fo=124, routed)         1.184     0.747    VGA_module/xpos_reg__0[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I2_O)        0.124     0.871 f  VGA_module/B3__2_i_11/O
                         net (fo=3, routed)           0.800     1.672    VGA_module/B3__2_i_11_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I3_O)        0.124     1.796 r  VGA_module/B3__2_i_1/O
                         net (fo=60, routed)          1.117     2.913    VGA_module/B3__2_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     6.949 r  VGA_module/B3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.951    VGA_module/B3__3_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.469 r  VGA_module/B3__4/P[0]
                         net (fo=2, routed)           0.626     9.095    VGA_module/B3__4_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.219 r  VGA_module/B[0]_i_370/O
                         net (fo=1, routed)           0.000     9.219    VGA_module/B[0]_i_370_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.752 r  VGA_module/B_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000     9.752    VGA_module/B_reg[0]_i_317_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.075 r  VGA_module/B_reg[0]_i_312/O[1]
                         net (fo=2, routed)           0.720    10.795    VGA_module_n_27
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.101 r  B[0]_i_315/O
                         net (fo=1, routed)           0.000    11.101    VGA_module/B3__4_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.651 r  VGA_module/B_reg[0]_i_276/CO[3]
                         net (fo=1, routed)           0.000    11.651    VGA_module/B_reg[0]_i_276_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.964 f  VGA_module/B_reg[0]_i_247/O[3]
                         net (fo=1, routed)           0.594    12.557    VGA_module/B_reg[0]_i_247_n_4
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.306    12.863 r  VGA_module/B[0]_i_169/O
                         net (fo=1, routed)           0.000    12.863    VGA_module/B[0]_i_169_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.396 r  VGA_module/B_reg[0]_i_96/CO[3]
                         net (fo=3, routed)           1.294    14.690    VGA_module/B_reg[0]_i_96_n_0
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.814 r  VGA_module/G[0]_i_77/O
                         net (fo=3, routed)           0.484    15.299    VGA_module/G[0]_i_77_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.423 r  VGA_module/G[0]_i_190/O
                         net (fo=1, routed)           0.425    15.847    VGA_module/G[0]_i_190_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.971 f  VGA_module/G[0]_i_84/O
                         net (fo=1, routed)           0.292    16.263    VGA_module/G[0]_i_84_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    16.387 r  VGA_module/G[0]_i_32/O
                         net (fo=3, routed)           0.645    17.032    VGA_module/G[0]_i_32_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.156 r  VGA_module/G[0]_i_8/O
                         net (fo=1, routed)           0.298    17.454    VGA_module/G[0]_i_8_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.578 r  VGA_module/G[0]_i_3/O
                         net (fo=1, routed)           0.575    18.153    VGA_module/G[0]_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.277 r  VGA_module/G[0]_i_1/O
                         net (fo=4, routed)           0.000    18.277    VGA_module/G[0]_i_1_n_0
    SLICE_X37Y39         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.443    11.916    VGA_module/clk_out
    SLICE_X37Y39         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica_3/C
                         clock pessimism              0.492    12.407    
                         clock uncertainty           -0.128    12.280    
    SLICE_X37Y39         FDSE (Setup_fdse_C_D)        0.029    12.309    VGA_module/G_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                 -5.968    

Slack (VIOLATED) :        -5.967ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/R_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider rise@13.468ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 9.865ns (51.497%)  route 9.292ns (48.503%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.556    -0.956    VGA_module/clk_out
    SLICE_X47Y50         FDRE                                         r  VGA_module/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  VGA_module/ypos_reg[2]/Q
                         net (fo=156, routed)         1.097     0.597    VGA_module/ypos_reg__0[2]
    SLICE_X51Y52         LUT5 (Prop_lut5_I4_O)        0.124     0.721 r  VGA_module/R4__11_i_9/O
                         net (fo=9, routed)           0.341     1.062    VGA_module/R4__11_i_9_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124     1.186 r  VGA_module/R4__12_i_1/O
                         net (fo=52, routed)          0.859     2.045    VGA_module/R4__12_i_1_n_0
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.081 r  VGA_module/R4__12/PCOUT[47]
                         net (fo=1, routed)           0.002     6.083    VGA_module/R4__12_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.601 r  VGA_module/R4__13/P[0]
                         net (fo=2, routed)           1.190     8.791    VGA_module/R4__13_n_105
    SLICE_X53Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.298 r  VGA_module/R_reg[0]_i_2287/CO[3]
                         net (fo=1, routed)           0.000     9.298    VGA_module/R_reg[0]_i_2287_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.632 r  VGA_module/R_reg[0]_i_2286/O[1]
                         net (fo=3, routed)           1.052    10.684    VGA_module_n_171
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.303    10.987 r  R[0]_i_2019/O
                         net (fo=1, routed)           0.000    10.987    VGA_module/R4__10_4[1]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.537 r  VGA_module/R_reg[0]_i_1612/CO[3]
                         net (fo=1, routed)           0.000    11.537    VGA_module/R_reg[0]_i_1612_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.871 f  VGA_module/R_reg[0]_i_1216/O[1]
                         net (fo=3, routed)           0.712    12.583    VGA_module/R_reg[0]_i_1216_n_6
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.303    12.886 r  VGA_module/R[0]_i_830/O
                         net (fo=1, routed)           0.000    12.886    VGA_module/R[0]_i_830_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.418 r  VGA_module/R_reg[0]_i_481/CO[3]
                         net (fo=3, routed)           1.470    14.887    VGA_module/R2381_in
    SLICE_X34Y42         LUT4 (Prop_lut4_I2_O)        0.124    15.011 f  VGA_module/R[0]_i_364/O
                         net (fo=1, routed)           0.431    15.443    VGA_module/R[0]_i_364_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.567 f  VGA_module/R[0]_i_167/O
                         net (fo=7, routed)           0.193    15.760    VGA_module/R[0]_i_167_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.124    15.884 f  VGA_module/R[0]_i_169/O
                         net (fo=1, routed)           0.744    16.628    VGA_module/R[0]_i_169_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.752 r  VGA_module/R[0]_i_57/O
                         net (fo=1, routed)           0.303    17.055    VGA_module/R[0]_i_57_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.179 f  VGA_module/R[0]_i_14/O
                         net (fo=1, routed)           0.547    17.725    VGA_module/R[0]_i_14_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.849 r  VGA_module/R[0]_i_3/O
                         net (fo=4, routed)           0.351    18.201    VGA_module/R[0]_i_3_n_0
    SLICE_X43Y40         FDRE                                         r  VGA_module/R_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X43Y40         FDRE                                         r  VGA_module/R_reg[0]_lopt_replica_3/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.128    12.274    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)       -0.040    12.234    VGA_module/R_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                         -18.201    
  -------------------------------------------------------------------
                         slack                                 -5.967    

Slack (VIOLATED) :        -5.964ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/R_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider rise@13.468ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 9.865ns (51.471%)  route 9.301ns (48.529%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.556    -0.956    VGA_module/clk_out
    SLICE_X47Y50         FDRE                                         r  VGA_module/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  VGA_module/ypos_reg[2]/Q
                         net (fo=156, routed)         1.097     0.597    VGA_module/ypos_reg__0[2]
    SLICE_X51Y52         LUT5 (Prop_lut5_I4_O)        0.124     0.721 r  VGA_module/R4__11_i_9/O
                         net (fo=9, routed)           0.341     1.062    VGA_module/R4__11_i_9_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124     1.186 r  VGA_module/R4__12_i_1/O
                         net (fo=52, routed)          0.859     2.045    VGA_module/R4__12_i_1_n_0
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.081 r  VGA_module/R4__12/PCOUT[47]
                         net (fo=1, routed)           0.002     6.083    VGA_module/R4__12_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.601 r  VGA_module/R4__13/P[0]
                         net (fo=2, routed)           1.190     8.791    VGA_module/R4__13_n_105
    SLICE_X53Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.298 r  VGA_module/R_reg[0]_i_2287/CO[3]
                         net (fo=1, routed)           0.000     9.298    VGA_module/R_reg[0]_i_2287_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.632 r  VGA_module/R_reg[0]_i_2286/O[1]
                         net (fo=3, routed)           1.052    10.684    VGA_module_n_171
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.303    10.987 r  R[0]_i_2019/O
                         net (fo=1, routed)           0.000    10.987    VGA_module/R4__10_4[1]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.537 r  VGA_module/R_reg[0]_i_1612/CO[3]
                         net (fo=1, routed)           0.000    11.537    VGA_module/R_reg[0]_i_1612_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.871 f  VGA_module/R_reg[0]_i_1216/O[1]
                         net (fo=3, routed)           0.712    12.583    VGA_module/R_reg[0]_i_1216_n_6
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.303    12.886 r  VGA_module/R[0]_i_830/O
                         net (fo=1, routed)           0.000    12.886    VGA_module/R[0]_i_830_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.418 r  VGA_module/R_reg[0]_i_481/CO[3]
                         net (fo=3, routed)           1.470    14.887    VGA_module/R2381_in
    SLICE_X34Y42         LUT4 (Prop_lut4_I2_O)        0.124    15.011 f  VGA_module/R[0]_i_364/O
                         net (fo=1, routed)           0.431    15.443    VGA_module/R[0]_i_364_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.567 f  VGA_module/R[0]_i_167/O
                         net (fo=7, routed)           0.193    15.760    VGA_module/R[0]_i_167_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.124    15.884 f  VGA_module/R[0]_i_169/O
                         net (fo=1, routed)           0.744    16.628    VGA_module/R[0]_i_169_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.752 r  VGA_module/R[0]_i_57/O
                         net (fo=1, routed)           0.303    17.055    VGA_module/R[0]_i_57_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.179 f  VGA_module/R[0]_i_14/O
                         net (fo=1, routed)           0.547    17.725    VGA_module/R[0]_i_14_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.849 r  VGA_module/R[0]_i_3/O
                         net (fo=4, routed)           0.361    18.210    VGA_module/R[0]_i_3_n_0
    SLICE_X42Y40         FDRE                                         r  VGA_module/R_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X42Y40         FDRE                                         r  VGA_module/R_reg[0]_lopt_replica_2/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.128    12.274    
    SLICE_X42Y40         FDRE (Setup_fdre_C_D)       -0.028    12.246    VGA_module/R_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                         -18.210    
  -------------------------------------------------------------------
                         slack                                 -5.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 VGA_module/seed_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/seed_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider rise@0.000ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.506%)  route 0.118ns (21.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.564    -0.617    VGA_module/clk_out
    SLICE_X43Y48         FDRE                                         r  VGA_module/seed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  VGA_module/seed_reg[21]/Q
                         net (fo=2, routed)           0.117    -0.359    VGA_module/seed_reg_n_0_[21]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.162 r  VGA_module/seed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.162    VGA_module/seed_reg[24]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.123 r  VGA_module/seed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    VGA_module/seed_reg[28]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.068 r  VGA_module/seed_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.068    VGA_module/seed_reg[31]_i_3_n_7
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.832    -0.858    VGA_module/clk_out
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[29]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.244    VGA_module/seed_reg[29]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 VGA_module/seed_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/seed_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider rise@0.000ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.929%)  route 0.118ns (21.071%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.564    -0.617    VGA_module/clk_out
    SLICE_X43Y48         FDRE                                         r  VGA_module/seed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  VGA_module/seed_reg[21]/Q
                         net (fo=2, routed)           0.117    -0.359    VGA_module/seed_reg_n_0_[21]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.162 r  VGA_module/seed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.162    VGA_module/seed_reg[24]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.123 r  VGA_module/seed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    VGA_module/seed_reg[28]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.057 r  VGA_module/seed_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.057    VGA_module/seed_reg[31]_i_3_n_5
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.832    -0.858    VGA_module/clk_out
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[31]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.244    VGA_module/seed_reg[31]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 VGA_module/seed_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/seed_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider rise@0.000ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.564    -0.617    VGA_module/clk_out
    SLICE_X43Y48         FDRE                                         r  VGA_module/seed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  VGA_module/seed_reg[21]/Q
                         net (fo=2, routed)           0.117    -0.359    VGA_module/seed_reg_n_0_[21]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.162 r  VGA_module/seed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.162    VGA_module/seed_reg[24]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.123 r  VGA_module/seed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    VGA_module/seed_reg[28]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.032 r  VGA_module/seed_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.032    VGA_module/seed_reg[31]_i_3_n_6
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.832    -0.858    VGA_module/clk_out
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[30]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.244    VGA_module/seed_reg[30]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 VGA_module/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider rise@0.000ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.574%)  route 0.137ns (42.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.558    -0.623    VGA_module/clk_out
    SLICE_X35Y34         FDRE                                         r  VGA_module/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  VGA_module/count_reg[0]/Q
                         net (fo=33, routed)          0.137    -0.345    VGA_module/count_reg_n_0_[0]
    SLICE_X35Y34         LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  VGA_module/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    VGA_module/count[0]_i_1_n_0
    SLICE_X35Y34         FDRE                                         r  VGA_module/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.825    -0.865    VGA_module/clk_out
    SLICE_X35Y34         FDRE                                         r  VGA_module/count_reg[0]/C
                         clock pessimism              0.241    -0.623    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.091    -0.532    VGA_module/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VGA_module/game_is_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/open_the_game_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider rise@0.000ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.558    -0.623    VGA_module/clk_out
    SLICE_X38Y33         FDRE                                         r  VGA_module/game_is_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  VGA_module/game_is_on_reg/Q
                         net (fo=101, routed)         0.175    -0.284    VGA_module/game_is_on_reg_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I1_O)        0.043    -0.241 r  VGA_module/open_the_game_i_1/O
                         net (fo=1, routed)           0.000    -0.241    VGA_module/open_the_game_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  VGA_module/open_the_game_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.825    -0.865    VGA_module/clk_out
    SLICE_X38Y33         FDRE                                         r  VGA_module/open_the_game_reg/C
                         clock pessimism              0.241    -0.623    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.131    -0.492    VGA_module/open_the_game_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VGA_module/enough_multi6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/enough_multi6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider rise@0.000ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.207ns (53.840%)  route 0.177ns (46.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.567    -0.614    VGA_module/clk_out
    SLICE_X56Y40         FDRE                                         r  VGA_module/enough_multi6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  VGA_module/enough_multi6_reg/Q
                         net (fo=5, routed)           0.177    -0.273    VGA_module/enough_multi6_reg_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.043    -0.230 r  VGA_module/enough_multi6_i_1/O
                         net (fo=1, routed)           0.000    -0.230    VGA_module/enough_multi6_i_1_n_0
    SLICE_X56Y40         FDRE                                         r  VGA_module/enough_multi6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.836    -0.854    VGA_module/clk_out
    SLICE_X56Y40         FDRE                                         r  VGA_module/enough_multi6_reg/C
                         clock pessimism              0.239    -0.614    
    SLICE_X56Y40         FDRE (Hold_fdre_C_D)         0.133    -0.481    VGA_module/enough_multi6_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 VGA_module/enough5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/enough5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider rise@0.000ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.562    -0.619    VGA_module/clk_out
    SLICE_X50Y35         FDRE                                         r  VGA_module/enough5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  VGA_module/enough5_reg/Q
                         net (fo=3, routed)           0.187    -0.268    VGA_module/enough5_reg_n_0
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.043    -0.225 r  VGA_module/enough5_i_1/O
                         net (fo=1, routed)           0.000    -0.225    VGA_module/enough5_i_1_n_0
    SLICE_X50Y35         FDRE                                         r  VGA_module/enough5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.832    -0.858    VGA_module/clk_out
    SLICE_X50Y35         FDRE                                         r  VGA_module/enough5_reg/C
                         clock pessimism              0.238    -0.619    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.133    -0.486    VGA_module/enough5_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_module/enough8_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/enough8_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider rise@0.000ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.559    -0.622    VGA_module/clk_out
    SLICE_X51Y31         FDRE                                         r  VGA_module/enough8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  VGA_module/enough8_reg/Q
                         net (fo=4, routed)           0.168    -0.313    VGA_module/enough8_reg_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.268 r  VGA_module/enough8_i_1/O
                         net (fo=1, routed)           0.000    -0.268    VGA_module/enough8_i_1_n_0
    SLICE_X51Y31         FDRE                                         r  VGA_module/enough8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.828    -0.862    VGA_module/clk_out
    SLICE_X51Y31         FDRE                                         r  VGA_module/enough8_reg/C
                         clock pessimism              0.239    -0.622    
    SLICE_X51Y31         FDRE (Hold_fdre_C_D)         0.091    -0.531    VGA_module/enough8_reg
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_module/enough_multi5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/enough_multi5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider rise@0.000ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.567    -0.614    VGA_module/clk_out
    SLICE_X57Y40         FDRE                                         r  VGA_module/enough_multi5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  VGA_module/enough_multi5_reg/Q
                         net (fo=2, routed)           0.168    -0.305    VGA_module/enough_multi5_reg_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I5_O)        0.045    -0.260 r  VGA_module/enough_multi5_i_1/O
                         net (fo=1, routed)           0.000    -0.260    VGA_module/enough_multi5_i_1_n_0
    SLICE_X57Y40         FDRE                                         r  VGA_module/enough_multi5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.836    -0.854    VGA_module/clk_out
    SLICE_X57Y40         FDRE                                         r  VGA_module/enough_multi5_reg/C
                         clock pessimism              0.239    -0.614    
    SLICE_X57Y40         FDRE (Hold_fdre_C_D)         0.091    -0.523    VGA_module/enough_multi5_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_module/enough1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/enough1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider rise@0.000ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.560    -0.621    VGA_module/clk_out
    SLICE_X45Y34         FDRE                                         r  VGA_module/enough1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  VGA_module/enough1_reg/Q
                         net (fo=4, routed)           0.168    -0.312    VGA_module/enough1_reg_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I5_O)        0.045    -0.267 r  VGA_module/enough1_i_1/O
                         net (fo=1, routed)           0.000    -0.267    VGA_module/enough1_i_1_n_0
    SLICE_X45Y34         FDRE                                         r  VGA_module/enough1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.828    -0.862    VGA_module/clk_out
    SLICE_X45Y34         FDRE                                         r  VGA_module/enough1_reg/C
                         clock pessimism              0.240    -0.621    
    SLICE_X45Y34         FDRE (Hold_fdre_C_D)         0.091    -0.530    VGA_module/enough1_reg
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_divider
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { clock_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    clock_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X40Y39     VGA_module/B_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X43Y39     VGA_module/B_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X43Y39     VGA_module/B_reg[0]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X41Y39     VGA_module/B_reg[0]_lopt_replica_3/C
Min Period        n/a     FDSE/C              n/a            1.000         13.468      12.468     SLICE_X37Y38     VGA_module/G_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         13.468      12.468     SLICE_X37Y38     VGA_module/G_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         13.468      12.468     SLICE_X36Y38     VGA_module/G_reg[0]_lopt_replica_2/C
Min Period        n/a     FDSE/C              n/a            1.000         13.468      12.468     SLICE_X37Y39     VGA_module/G_reg[0]_lopt_replica_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X40Y39     VGA_module/B_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y39     VGA_module/B_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y39     VGA_module/B_reg[0]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X41Y39     VGA_module/B_reg[0]_lopt_replica_3/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X37Y38     VGA_module/G_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X37Y38     VGA_module/G_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X36Y38     VGA_module/G_reg[0]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y40     VGA_module/R_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X42Y40     VGA_module/R_reg[0]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y40     VGA_module/R_reg[0]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X45Y40     VGA_module/R_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X32Y32     VGA_module/count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X32Y32     VGA_module/count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X32Y32     VGA_module/count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X32Y32     VGA_module/count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X42Y43     VGA_module/qesuantative_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X42Y45     VGA_module/qesuantative_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X42Y45     VGA_module/qesuantative_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X42Y46     VGA_module/qesuantative_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X42Y46     VGA_module/qesuantative_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_divider
  To Clock:  clkfbout_clk_divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_divider
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clock_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_divider_1
  To Clock:  clk_out_clk_divider_1

Setup :           12  Failing Endpoints,  Worst Slack       -6.398ns,  Total Violation      -73.022ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.398ns  (required time - arrival time)
  Source:                 VGA_module/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/G_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider_1 rise@13.468ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        19.588ns  (logic 10.176ns (51.951%)  route 9.412ns (48.049%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=2 LUT2=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 11.915 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.557    -0.955    VGA_module/clk_out
    SLICE_X30Y33         FDRE                                         r  VGA_module/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA_module/xpos_reg[2]/Q
                         net (fo=124, routed)         1.184     0.747    VGA_module/xpos_reg__0[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I2_O)        0.124     0.871 f  VGA_module/B3__2_i_11/O
                         net (fo=3, routed)           0.800     1.672    VGA_module/B3__2_i_11_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I3_O)        0.124     1.796 r  VGA_module/B3__2_i_1/O
                         net (fo=60, routed)          1.117     2.913    VGA_module/B3__2_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     6.949 r  VGA_module/B3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.951    VGA_module/B3__3_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.469 r  VGA_module/B3__4/P[0]
                         net (fo=2, routed)           0.626     9.095    VGA_module/B3__4_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.219 r  VGA_module/B[0]_i_370/O
                         net (fo=1, routed)           0.000     9.219    VGA_module/B[0]_i_370_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.752 r  VGA_module/B_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000     9.752    VGA_module/B_reg[0]_i_317_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.075 r  VGA_module/B_reg[0]_i_312/O[1]
                         net (fo=2, routed)           0.720    10.795    VGA_module_n_27
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.101 r  B[0]_i_315/O
                         net (fo=1, routed)           0.000    11.101    VGA_module/B3__4_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.651 r  VGA_module/B_reg[0]_i_276/CO[3]
                         net (fo=1, routed)           0.000    11.651    VGA_module/B_reg[0]_i_276_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.964 f  VGA_module/B_reg[0]_i_247/O[3]
                         net (fo=1, routed)           0.594    12.557    VGA_module/B_reg[0]_i_247_n_4
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.306    12.863 r  VGA_module/B[0]_i_169/O
                         net (fo=1, routed)           0.000    12.863    VGA_module/B[0]_i_169_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.396 r  VGA_module/B_reg[0]_i_96/CO[3]
                         net (fo=3, routed)           1.294    14.690    VGA_module/B_reg[0]_i_96_n_0
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.814 r  VGA_module/G[0]_i_77/O
                         net (fo=3, routed)           0.484    15.299    VGA_module/G[0]_i_77_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.423 r  VGA_module/G[0]_i_190/O
                         net (fo=1, routed)           0.425    15.847    VGA_module/G[0]_i_190_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.971 f  VGA_module/G[0]_i_84/O
                         net (fo=1, routed)           0.292    16.263    VGA_module/G[0]_i_84_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    16.387 r  VGA_module/G[0]_i_32/O
                         net (fo=3, routed)           0.645    17.032    VGA_module/G[0]_i_32_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.156 r  VGA_module/G[0]_i_8/O
                         net (fo=1, routed)           0.298    17.454    VGA_module/G[0]_i_8_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.578 r  VGA_module/G[0]_i_3/O
                         net (fo=1, routed)           0.575    18.153    VGA_module/G[0]_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.277 r  VGA_module/G[0]_i_1/O
                         net (fo=4, routed)           0.356    18.633    VGA_module/G[0]_i_1_n_0
    SLICE_X36Y38         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.442    11.915    VGA_module/clk_out
    SLICE_X36Y38         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica_2/C
                         clock pessimism              0.492    12.406    
                         clock uncertainty           -0.125    12.282    
    SLICE_X36Y38         FDSE (Setup_fdse_C_D)       -0.047    12.235    VGA_module/G_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         12.235    
                         arrival time                         -18.633    
  -------------------------------------------------------------------
                         slack                                 -6.398    

Slack (VIOLATED) :        -6.392ns  (required time - arrival time)
  Source:                 VGA_module/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/G_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider_1 rise@13.468ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        19.582ns  (logic 10.176ns (51.966%)  route 9.406ns (48.034%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=2 LUT2=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 11.915 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.557    -0.955    VGA_module/clk_out
    SLICE_X30Y33         FDRE                                         r  VGA_module/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA_module/xpos_reg[2]/Q
                         net (fo=124, routed)         1.184     0.747    VGA_module/xpos_reg__0[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I2_O)        0.124     0.871 f  VGA_module/B3__2_i_11/O
                         net (fo=3, routed)           0.800     1.672    VGA_module/B3__2_i_11_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I3_O)        0.124     1.796 r  VGA_module/B3__2_i_1/O
                         net (fo=60, routed)          1.117     2.913    VGA_module/B3__2_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     6.949 r  VGA_module/B3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.951    VGA_module/B3__3_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.469 r  VGA_module/B3__4/P[0]
                         net (fo=2, routed)           0.626     9.095    VGA_module/B3__4_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.219 r  VGA_module/B[0]_i_370/O
                         net (fo=1, routed)           0.000     9.219    VGA_module/B[0]_i_370_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.752 r  VGA_module/B_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000     9.752    VGA_module/B_reg[0]_i_317_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.075 r  VGA_module/B_reg[0]_i_312/O[1]
                         net (fo=2, routed)           0.720    10.795    VGA_module_n_27
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.101 r  B[0]_i_315/O
                         net (fo=1, routed)           0.000    11.101    VGA_module/B3__4_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.651 r  VGA_module/B_reg[0]_i_276/CO[3]
                         net (fo=1, routed)           0.000    11.651    VGA_module/B_reg[0]_i_276_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.964 f  VGA_module/B_reg[0]_i_247/O[3]
                         net (fo=1, routed)           0.594    12.557    VGA_module/B_reg[0]_i_247_n_4
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.306    12.863 r  VGA_module/B[0]_i_169/O
                         net (fo=1, routed)           0.000    12.863    VGA_module/B[0]_i_169_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.396 r  VGA_module/B_reg[0]_i_96/CO[3]
                         net (fo=3, routed)           1.294    14.690    VGA_module/B_reg[0]_i_96_n_0
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.814 r  VGA_module/G[0]_i_77/O
                         net (fo=3, routed)           0.484    15.299    VGA_module/G[0]_i_77_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.423 r  VGA_module/G[0]_i_190/O
                         net (fo=1, routed)           0.425    15.847    VGA_module/G[0]_i_190_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.971 f  VGA_module/G[0]_i_84/O
                         net (fo=1, routed)           0.292    16.263    VGA_module/G[0]_i_84_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    16.387 r  VGA_module/G[0]_i_32/O
                         net (fo=3, routed)           0.645    17.032    VGA_module/G[0]_i_32_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.156 r  VGA_module/G[0]_i_8/O
                         net (fo=1, routed)           0.298    17.454    VGA_module/G[0]_i_8_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.578 r  VGA_module/G[0]_i_3/O
                         net (fo=1, routed)           0.575    18.153    VGA_module/G[0]_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.277 r  VGA_module/G[0]_i_1/O
                         net (fo=4, routed)           0.350    18.627    VGA_module/G[0]_i_1_n_0
    SLICE_X37Y38         FDSE                                         r  VGA_module/G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.442    11.915    VGA_module/clk_out
    SLICE_X37Y38         FDSE                                         r  VGA_module/G_reg[0]/C
                         clock pessimism              0.492    12.406    
                         clock uncertainty           -0.125    12.282    
    SLICE_X37Y38         FDSE (Setup_fdse_C_D)       -0.047    12.235    VGA_module/G_reg[0]
  -------------------------------------------------------------------
                         required time                         12.235    
                         arrival time                         -18.627    
  -------------------------------------------------------------------
                         slack                                 -6.392    

Slack (VIOLATED) :        -6.381ns  (required time - arrival time)
  Source:                 VGA_module/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/G_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider_1 rise@13.468ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        19.574ns  (logic 10.176ns (51.987%)  route 9.398ns (48.013%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=2 LUT2=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 11.915 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.557    -0.955    VGA_module/clk_out
    SLICE_X30Y33         FDRE                                         r  VGA_module/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA_module/xpos_reg[2]/Q
                         net (fo=124, routed)         1.184     0.747    VGA_module/xpos_reg__0[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I2_O)        0.124     0.871 f  VGA_module/B3__2_i_11/O
                         net (fo=3, routed)           0.800     1.672    VGA_module/B3__2_i_11_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I3_O)        0.124     1.796 r  VGA_module/B3__2_i_1/O
                         net (fo=60, routed)          1.117     2.913    VGA_module/B3__2_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     6.949 r  VGA_module/B3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.951    VGA_module/B3__3_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.469 r  VGA_module/B3__4/P[0]
                         net (fo=2, routed)           0.626     9.095    VGA_module/B3__4_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.219 r  VGA_module/B[0]_i_370/O
                         net (fo=1, routed)           0.000     9.219    VGA_module/B[0]_i_370_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.752 r  VGA_module/B_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000     9.752    VGA_module/B_reg[0]_i_317_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.075 r  VGA_module/B_reg[0]_i_312/O[1]
                         net (fo=2, routed)           0.720    10.795    VGA_module_n_27
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.101 r  B[0]_i_315/O
                         net (fo=1, routed)           0.000    11.101    VGA_module/B3__4_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.651 r  VGA_module/B_reg[0]_i_276/CO[3]
                         net (fo=1, routed)           0.000    11.651    VGA_module/B_reg[0]_i_276_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.964 f  VGA_module/B_reg[0]_i_247/O[3]
                         net (fo=1, routed)           0.594    12.557    VGA_module/B_reg[0]_i_247_n_4
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.306    12.863 r  VGA_module/B[0]_i_169/O
                         net (fo=1, routed)           0.000    12.863    VGA_module/B[0]_i_169_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.396 r  VGA_module/B_reg[0]_i_96/CO[3]
                         net (fo=3, routed)           1.294    14.690    VGA_module/B_reg[0]_i_96_n_0
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.814 r  VGA_module/G[0]_i_77/O
                         net (fo=3, routed)           0.484    15.299    VGA_module/G[0]_i_77_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.423 r  VGA_module/G[0]_i_190/O
                         net (fo=1, routed)           0.425    15.847    VGA_module/G[0]_i_190_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.971 f  VGA_module/G[0]_i_84/O
                         net (fo=1, routed)           0.292    16.263    VGA_module/G[0]_i_84_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    16.387 r  VGA_module/G[0]_i_32/O
                         net (fo=3, routed)           0.645    17.032    VGA_module/G[0]_i_32_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.156 r  VGA_module/G[0]_i_8/O
                         net (fo=1, routed)           0.298    17.454    VGA_module/G[0]_i_8_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.578 r  VGA_module/G[0]_i_3/O
                         net (fo=1, routed)           0.575    18.153    VGA_module/G[0]_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.277 r  VGA_module/G[0]_i_1/O
                         net (fo=4, routed)           0.342    18.619    VGA_module/G[0]_i_1_n_0
    SLICE_X37Y38         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.442    11.915    VGA_module/clk_out
    SLICE_X37Y38         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica/C
                         clock pessimism              0.492    12.406    
                         clock uncertainty           -0.125    12.282    
    SLICE_X37Y38         FDSE (Setup_fdse_C_D)       -0.043    12.239    VGA_module/G_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                         -18.619    
  -------------------------------------------------------------------
                         slack                                 -6.381    

Slack (VIOLATED) :        -6.244ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/B_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider_1 rise@13.468ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        19.430ns  (logic 10.121ns (52.089%)  route 9.309ns (47.911%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=2 LUT2=4 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.555    -0.957    VGA_module/clk_out
    SLICE_X41Y50         FDRE                                         r  VGA_module/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  VGA_module/ypos_reg[5]/Q
                         net (fo=140, routed)         1.488     0.987    VGA_module/ypos_reg__0__0[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.111 f  VGA_module/R4__5_i_11/O
                         net (fo=3, routed)           0.193     1.304    VGA_module/R4__5_i_11_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.428 r  VGA_module/R4__6_i_1/O
                         net (fo=52, routed)          0.752     2.180    VGA_module/R4__6_i_1_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     6.216 r  VGA_module/R4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.218    VGA_module/R4__6_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.736 r  VGA_module/R4__7/P[0]
                         net (fo=2, routed)           1.051     8.787    VGA_module/R4__7_n_105
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  VGA_module/R[0]_i_2331/O
                         net (fo=1, routed)           0.000     8.911    VGA_module/R[0]_i_2331_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.461 r  VGA_module/R_reg[0]_i_2141/CO[3]
                         net (fo=1, routed)           0.000     9.461    VGA_module/R_reg[0]_i_2141_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.575 r  VGA_module/R_reg[0]_i_2136/CO[3]
                         net (fo=1, routed)           0.000     9.575    VGA_module/R_reg[0]_i_2136_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  VGA_module/R_reg[0]_i_1771/O[1]
                         net (fo=3, routed)           1.060    10.969    VGA_module_n_143
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.303    11.272 r  R[0]_i_1530/O
                         net (fo=1, routed)           0.000    11.272    VGA_module/R4__10_2[1]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.822 r  VGA_module/R_reg[0]_i_1135/CO[3]
                         net (fo=1, routed)           0.000    11.822    VGA_module/R_reg[0]_i_1135_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.135 f  VGA_module/R_reg[0]_i_704/O[3]
                         net (fo=4, routed)           0.759    12.894    VGA_module/R2[31]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.200 r  VGA_module/R[0]_i_699/O
                         net (fo=1, routed)           0.000    13.200    VGA_module/R[0]_i_699_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.601 r  VGA_module/R_reg[0]_i_365/CO[3]
                         net (fo=3, routed)           1.323    14.924    VGA_module/R1373_in
    SLICE_X35Y41         LUT4 (Prop_lut4_I1_O)        0.124    15.048 r  VGA_module/R[0]_i_309/O
                         net (fo=1, routed)           0.574    15.622    VGA_module/R[0]_i_309_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124    15.746 f  VGA_module/R[0]_i_151/O
                         net (fo=2, routed)           0.276    16.023    VGA_module/R[0]_i_151_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    16.147 f  VGA_module/G[0]_i_43/O
                         net (fo=3, routed)           0.322    16.469    VGA_module/G[0]_i_43_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.593 r  VGA_module/B[0]_i_50/O
                         net (fo=1, routed)           0.423    17.015    VGA_module/B[0]_i_50_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124    17.139 f  VGA_module/B[0]_i_13/O
                         net (fo=1, routed)           0.310    17.449    VGA_module/B[0]_i_13_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.573 f  VGA_module/B[0]_i_3/O
                         net (fo=1, routed)           0.430    18.003    VGA_module/B[0]_i_3_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.127 r  VGA_module/B[0]_i_1/O
                         net (fo=4, routed)           0.346    18.473    VGA_module/B[0]_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X43Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica_2/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.125    12.277    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.047    12.230    VGA_module/B_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                         -18.473    
  -------------------------------------------------------------------
                         slack                                 -6.244    

Slack (VIOLATED) :        -6.238ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/B_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider_1 rise@13.468ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        19.428ns  (logic 10.121ns (52.094%)  route 9.307ns (47.906%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=2 LUT2=4 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.555    -0.957    VGA_module/clk_out
    SLICE_X41Y50         FDRE                                         r  VGA_module/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  VGA_module/ypos_reg[5]/Q
                         net (fo=140, routed)         1.488     0.987    VGA_module/ypos_reg__0__0[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.111 f  VGA_module/R4__5_i_11/O
                         net (fo=3, routed)           0.193     1.304    VGA_module/R4__5_i_11_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.428 r  VGA_module/R4__6_i_1/O
                         net (fo=52, routed)          0.752     2.180    VGA_module/R4__6_i_1_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     6.216 r  VGA_module/R4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.218    VGA_module/R4__6_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.736 r  VGA_module/R4__7/P[0]
                         net (fo=2, routed)           1.051     8.787    VGA_module/R4__7_n_105
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  VGA_module/R[0]_i_2331/O
                         net (fo=1, routed)           0.000     8.911    VGA_module/R[0]_i_2331_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.461 r  VGA_module/R_reg[0]_i_2141/CO[3]
                         net (fo=1, routed)           0.000     9.461    VGA_module/R_reg[0]_i_2141_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.575 r  VGA_module/R_reg[0]_i_2136/CO[3]
                         net (fo=1, routed)           0.000     9.575    VGA_module/R_reg[0]_i_2136_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  VGA_module/R_reg[0]_i_1771/O[1]
                         net (fo=3, routed)           1.060    10.969    VGA_module_n_143
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.303    11.272 r  R[0]_i_1530/O
                         net (fo=1, routed)           0.000    11.272    VGA_module/R4__10_2[1]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.822 r  VGA_module/R_reg[0]_i_1135/CO[3]
                         net (fo=1, routed)           0.000    11.822    VGA_module/R_reg[0]_i_1135_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.135 f  VGA_module/R_reg[0]_i_704/O[3]
                         net (fo=4, routed)           0.759    12.894    VGA_module/R2[31]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.200 r  VGA_module/R[0]_i_699/O
                         net (fo=1, routed)           0.000    13.200    VGA_module/R[0]_i_699_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.601 r  VGA_module/R_reg[0]_i_365/CO[3]
                         net (fo=3, routed)           1.323    14.924    VGA_module/R1373_in
    SLICE_X35Y41         LUT4 (Prop_lut4_I1_O)        0.124    15.048 r  VGA_module/R[0]_i_309/O
                         net (fo=1, routed)           0.574    15.622    VGA_module/R[0]_i_309_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124    15.746 f  VGA_module/R[0]_i_151/O
                         net (fo=2, routed)           0.276    16.023    VGA_module/R[0]_i_151_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    16.147 f  VGA_module/G[0]_i_43/O
                         net (fo=3, routed)           0.322    16.469    VGA_module/G[0]_i_43_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.593 r  VGA_module/B[0]_i_50/O
                         net (fo=1, routed)           0.423    17.015    VGA_module/B[0]_i_50_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124    17.139 f  VGA_module/B[0]_i_13/O
                         net (fo=1, routed)           0.310    17.449    VGA_module/B[0]_i_13_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.573 f  VGA_module/B[0]_i_3/O
                         net (fo=1, routed)           0.430    18.003    VGA_module/B[0]_i_3_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.127 r  VGA_module/B[0]_i_1/O
                         net (fo=4, routed)           0.344    18.471    VGA_module/B[0]_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X43Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.125    12.277    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.043    12.234    VGA_module/B_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                         -18.471    
  -------------------------------------------------------------------
                         slack                                 -6.238    

Slack (VIOLATED) :        -6.145ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/B_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider_1 rise@13.468ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        19.297ns  (logic 10.121ns (52.447%)  route 9.176ns (47.553%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=2 LUT2=4 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.555    -0.957    VGA_module/clk_out
    SLICE_X41Y50         FDRE                                         r  VGA_module/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  VGA_module/ypos_reg[5]/Q
                         net (fo=140, routed)         1.488     0.987    VGA_module/ypos_reg__0__0[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.111 f  VGA_module/R4__5_i_11/O
                         net (fo=3, routed)           0.193     1.304    VGA_module/R4__5_i_11_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.428 r  VGA_module/R4__6_i_1/O
                         net (fo=52, routed)          0.752     2.180    VGA_module/R4__6_i_1_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     6.216 r  VGA_module/R4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.218    VGA_module/R4__6_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.736 r  VGA_module/R4__7/P[0]
                         net (fo=2, routed)           1.051     8.787    VGA_module/R4__7_n_105
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  VGA_module/R[0]_i_2331/O
                         net (fo=1, routed)           0.000     8.911    VGA_module/R[0]_i_2331_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.461 r  VGA_module/R_reg[0]_i_2141/CO[3]
                         net (fo=1, routed)           0.000     9.461    VGA_module/R_reg[0]_i_2141_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.575 r  VGA_module/R_reg[0]_i_2136/CO[3]
                         net (fo=1, routed)           0.000     9.575    VGA_module/R_reg[0]_i_2136_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  VGA_module/R_reg[0]_i_1771/O[1]
                         net (fo=3, routed)           1.060    10.969    VGA_module_n_143
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.303    11.272 r  R[0]_i_1530/O
                         net (fo=1, routed)           0.000    11.272    VGA_module/R4__10_2[1]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.822 r  VGA_module/R_reg[0]_i_1135/CO[3]
                         net (fo=1, routed)           0.000    11.822    VGA_module/R_reg[0]_i_1135_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.135 f  VGA_module/R_reg[0]_i_704/O[3]
                         net (fo=4, routed)           0.759    12.894    VGA_module/R2[31]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.200 r  VGA_module/R[0]_i_699/O
                         net (fo=1, routed)           0.000    13.200    VGA_module/R[0]_i_699_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.601 r  VGA_module/R_reg[0]_i_365/CO[3]
                         net (fo=3, routed)           1.323    14.924    VGA_module/R1373_in
    SLICE_X35Y41         LUT4 (Prop_lut4_I1_O)        0.124    15.048 r  VGA_module/R[0]_i_309/O
                         net (fo=1, routed)           0.574    15.622    VGA_module/R[0]_i_309_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124    15.746 f  VGA_module/R[0]_i_151/O
                         net (fo=2, routed)           0.276    16.023    VGA_module/R[0]_i_151_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    16.147 f  VGA_module/G[0]_i_43/O
                         net (fo=3, routed)           0.322    16.469    VGA_module/G[0]_i_43_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.593 r  VGA_module/B[0]_i_50/O
                         net (fo=1, routed)           0.423    17.015    VGA_module/B[0]_i_50_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124    17.139 f  VGA_module/B[0]_i_13/O
                         net (fo=1, routed)           0.310    17.449    VGA_module/B[0]_i_13_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.573 f  VGA_module/B[0]_i_3/O
                         net (fo=1, routed)           0.430    18.003    VGA_module/B[0]_i_3_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.127 r  VGA_module/B[0]_i_1/O
                         net (fo=4, routed)           0.214    18.341    VGA_module/B[0]_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X41Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica_3/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.125    12.277    
    SLICE_X41Y39         FDRE (Setup_fdre_C_D)       -0.081    12.196    VGA_module/B_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                         -18.341    
  -------------------------------------------------------------------
                         slack                                 -6.145    

Slack (VIOLATED) :        -5.976ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider_1 rise@13.468ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 9.865ns (51.471%)  route 9.301ns (48.529%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.556    -0.956    VGA_module/clk_out
    SLICE_X47Y50         FDRE                                         r  VGA_module/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  VGA_module/ypos_reg[2]/Q
                         net (fo=156, routed)         1.097     0.597    VGA_module/ypos_reg__0[2]
    SLICE_X51Y52         LUT5 (Prop_lut5_I4_O)        0.124     0.721 r  VGA_module/R4__11_i_9/O
                         net (fo=9, routed)           0.341     1.062    VGA_module/R4__11_i_9_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124     1.186 r  VGA_module/R4__12_i_1/O
                         net (fo=52, routed)          0.859     2.045    VGA_module/R4__12_i_1_n_0
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.081 r  VGA_module/R4__12/PCOUT[47]
                         net (fo=1, routed)           0.002     6.083    VGA_module/R4__12_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.601 r  VGA_module/R4__13/P[0]
                         net (fo=2, routed)           1.190     8.791    VGA_module/R4__13_n_105
    SLICE_X53Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.298 r  VGA_module/R_reg[0]_i_2287/CO[3]
                         net (fo=1, routed)           0.000     9.298    VGA_module/R_reg[0]_i_2287_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.632 r  VGA_module/R_reg[0]_i_2286/O[1]
                         net (fo=3, routed)           1.052    10.684    VGA_module_n_171
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.303    10.987 r  R[0]_i_2019/O
                         net (fo=1, routed)           0.000    10.987    VGA_module/R4__10_4[1]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.537 r  VGA_module/R_reg[0]_i_1612/CO[3]
                         net (fo=1, routed)           0.000    11.537    VGA_module/R_reg[0]_i_1612_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.871 f  VGA_module/R_reg[0]_i_1216/O[1]
                         net (fo=3, routed)           0.712    12.583    VGA_module/R_reg[0]_i_1216_n_6
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.303    12.886 r  VGA_module/R[0]_i_830/O
                         net (fo=1, routed)           0.000    12.886    VGA_module/R[0]_i_830_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.418 r  VGA_module/R_reg[0]_i_481/CO[3]
                         net (fo=3, routed)           1.470    14.887    VGA_module/R2381_in
    SLICE_X34Y42         LUT4 (Prop_lut4_I2_O)        0.124    15.011 f  VGA_module/R[0]_i_364/O
                         net (fo=1, routed)           0.431    15.443    VGA_module/R[0]_i_364_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.567 f  VGA_module/R[0]_i_167/O
                         net (fo=7, routed)           0.193    15.760    VGA_module/R[0]_i_167_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.124    15.884 f  VGA_module/R[0]_i_169/O
                         net (fo=1, routed)           0.744    16.628    VGA_module/R[0]_i_169_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.752 r  VGA_module/R[0]_i_57/O
                         net (fo=1, routed)           0.303    17.055    VGA_module/R[0]_i_57_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.179 f  VGA_module/R[0]_i_14/O
                         net (fo=1, routed)           0.547    17.725    VGA_module/R[0]_i_14_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.849 r  VGA_module/R[0]_i_3/O
                         net (fo=4, routed)           0.361    18.210    VGA_module/R[0]_i_3_n_0
    SLICE_X43Y40         FDRE                                         r  VGA_module/R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X43Y40         FDRE                                         r  VGA_module/R_reg[0]/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.125    12.277    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)       -0.043    12.234    VGA_module/R_reg[0]
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                         -18.210    
  -------------------------------------------------------------------
                         slack                                 -5.976    

Slack (VIOLATED) :        -5.965ns  (required time - arrival time)
  Source:                 VGA_module/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/G_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider_1 rise@13.468ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        19.232ns  (logic 10.176ns (52.913%)  route 9.056ns (47.087%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=2 LUT2=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 11.916 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.557    -0.955    VGA_module/clk_out
    SLICE_X30Y33         FDRE                                         r  VGA_module/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA_module/xpos_reg[2]/Q
                         net (fo=124, routed)         1.184     0.747    VGA_module/xpos_reg__0[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I2_O)        0.124     0.871 f  VGA_module/B3__2_i_11/O
                         net (fo=3, routed)           0.800     1.672    VGA_module/B3__2_i_11_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I3_O)        0.124     1.796 r  VGA_module/B3__2_i_1/O
                         net (fo=60, routed)          1.117     2.913    VGA_module/B3__2_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     6.949 r  VGA_module/B3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.951    VGA_module/B3__3_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.469 r  VGA_module/B3__4/P[0]
                         net (fo=2, routed)           0.626     9.095    VGA_module/B3__4_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.219 r  VGA_module/B[0]_i_370/O
                         net (fo=1, routed)           0.000     9.219    VGA_module/B[0]_i_370_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.752 r  VGA_module/B_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000     9.752    VGA_module/B_reg[0]_i_317_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.075 r  VGA_module/B_reg[0]_i_312/O[1]
                         net (fo=2, routed)           0.720    10.795    VGA_module_n_27
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.101 r  B[0]_i_315/O
                         net (fo=1, routed)           0.000    11.101    VGA_module/B3__4_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.651 r  VGA_module/B_reg[0]_i_276/CO[3]
                         net (fo=1, routed)           0.000    11.651    VGA_module/B_reg[0]_i_276_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.964 f  VGA_module/B_reg[0]_i_247/O[3]
                         net (fo=1, routed)           0.594    12.557    VGA_module/B_reg[0]_i_247_n_4
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.306    12.863 r  VGA_module/B[0]_i_169/O
                         net (fo=1, routed)           0.000    12.863    VGA_module/B[0]_i_169_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.396 r  VGA_module/B_reg[0]_i_96/CO[3]
                         net (fo=3, routed)           1.294    14.690    VGA_module/B_reg[0]_i_96_n_0
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.814 r  VGA_module/G[0]_i_77/O
                         net (fo=3, routed)           0.484    15.299    VGA_module/G[0]_i_77_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.423 r  VGA_module/G[0]_i_190/O
                         net (fo=1, routed)           0.425    15.847    VGA_module/G[0]_i_190_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.971 f  VGA_module/G[0]_i_84/O
                         net (fo=1, routed)           0.292    16.263    VGA_module/G[0]_i_84_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    16.387 r  VGA_module/G[0]_i_32/O
                         net (fo=3, routed)           0.645    17.032    VGA_module/G[0]_i_32_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.156 r  VGA_module/G[0]_i_8/O
                         net (fo=1, routed)           0.298    17.454    VGA_module/G[0]_i_8_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.578 r  VGA_module/G[0]_i_3/O
                         net (fo=1, routed)           0.575    18.153    VGA_module/G[0]_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.277 r  VGA_module/G[0]_i_1/O
                         net (fo=4, routed)           0.000    18.277    VGA_module/G[0]_i_1_n_0
    SLICE_X37Y39         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.443    11.916    VGA_module/clk_out
    SLICE_X37Y39         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica_3/C
                         clock pessimism              0.492    12.407    
                         clock uncertainty           -0.125    12.283    
    SLICE_X37Y39         FDSE (Setup_fdse_C_D)        0.029    12.312    VGA_module/G_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         12.312    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                 -5.965    

Slack (VIOLATED) :        -5.964ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/R_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider_1 rise@13.468ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 9.865ns (51.497%)  route 9.292ns (48.503%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.556    -0.956    VGA_module/clk_out
    SLICE_X47Y50         FDRE                                         r  VGA_module/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  VGA_module/ypos_reg[2]/Q
                         net (fo=156, routed)         1.097     0.597    VGA_module/ypos_reg__0[2]
    SLICE_X51Y52         LUT5 (Prop_lut5_I4_O)        0.124     0.721 r  VGA_module/R4__11_i_9/O
                         net (fo=9, routed)           0.341     1.062    VGA_module/R4__11_i_9_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124     1.186 r  VGA_module/R4__12_i_1/O
                         net (fo=52, routed)          0.859     2.045    VGA_module/R4__12_i_1_n_0
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.081 r  VGA_module/R4__12/PCOUT[47]
                         net (fo=1, routed)           0.002     6.083    VGA_module/R4__12_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.601 r  VGA_module/R4__13/P[0]
                         net (fo=2, routed)           1.190     8.791    VGA_module/R4__13_n_105
    SLICE_X53Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.298 r  VGA_module/R_reg[0]_i_2287/CO[3]
                         net (fo=1, routed)           0.000     9.298    VGA_module/R_reg[0]_i_2287_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.632 r  VGA_module/R_reg[0]_i_2286/O[1]
                         net (fo=3, routed)           1.052    10.684    VGA_module_n_171
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.303    10.987 r  R[0]_i_2019/O
                         net (fo=1, routed)           0.000    10.987    VGA_module/R4__10_4[1]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.537 r  VGA_module/R_reg[0]_i_1612/CO[3]
                         net (fo=1, routed)           0.000    11.537    VGA_module/R_reg[0]_i_1612_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.871 f  VGA_module/R_reg[0]_i_1216/O[1]
                         net (fo=3, routed)           0.712    12.583    VGA_module/R_reg[0]_i_1216_n_6
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.303    12.886 r  VGA_module/R[0]_i_830/O
                         net (fo=1, routed)           0.000    12.886    VGA_module/R[0]_i_830_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.418 r  VGA_module/R_reg[0]_i_481/CO[3]
                         net (fo=3, routed)           1.470    14.887    VGA_module/R2381_in
    SLICE_X34Y42         LUT4 (Prop_lut4_I2_O)        0.124    15.011 f  VGA_module/R[0]_i_364/O
                         net (fo=1, routed)           0.431    15.443    VGA_module/R[0]_i_364_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.567 f  VGA_module/R[0]_i_167/O
                         net (fo=7, routed)           0.193    15.760    VGA_module/R[0]_i_167_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.124    15.884 f  VGA_module/R[0]_i_169/O
                         net (fo=1, routed)           0.744    16.628    VGA_module/R[0]_i_169_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.752 r  VGA_module/R[0]_i_57/O
                         net (fo=1, routed)           0.303    17.055    VGA_module/R[0]_i_57_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.179 f  VGA_module/R[0]_i_14/O
                         net (fo=1, routed)           0.547    17.725    VGA_module/R[0]_i_14_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.849 r  VGA_module/R[0]_i_3/O
                         net (fo=4, routed)           0.351    18.201    VGA_module/R[0]_i_3_n_0
    SLICE_X43Y40         FDRE                                         r  VGA_module/R_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X43Y40         FDRE                                         r  VGA_module/R_reg[0]_lopt_replica_3/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.125    12.277    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)       -0.040    12.237    VGA_module/R_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         12.237    
                         arrival time                         -18.201    
  -------------------------------------------------------------------
                         slack                                 -5.964    

Slack (VIOLATED) :        -5.961ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/R_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider_1 rise@13.468ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 9.865ns (51.471%)  route 9.301ns (48.529%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.556    -0.956    VGA_module/clk_out
    SLICE_X47Y50         FDRE                                         r  VGA_module/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  VGA_module/ypos_reg[2]/Q
                         net (fo=156, routed)         1.097     0.597    VGA_module/ypos_reg__0[2]
    SLICE_X51Y52         LUT5 (Prop_lut5_I4_O)        0.124     0.721 r  VGA_module/R4__11_i_9/O
                         net (fo=9, routed)           0.341     1.062    VGA_module/R4__11_i_9_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124     1.186 r  VGA_module/R4__12_i_1/O
                         net (fo=52, routed)          0.859     2.045    VGA_module/R4__12_i_1_n_0
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.081 r  VGA_module/R4__12/PCOUT[47]
                         net (fo=1, routed)           0.002     6.083    VGA_module/R4__12_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.601 r  VGA_module/R4__13/P[0]
                         net (fo=2, routed)           1.190     8.791    VGA_module/R4__13_n_105
    SLICE_X53Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.298 r  VGA_module/R_reg[0]_i_2287/CO[3]
                         net (fo=1, routed)           0.000     9.298    VGA_module/R_reg[0]_i_2287_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.632 r  VGA_module/R_reg[0]_i_2286/O[1]
                         net (fo=3, routed)           1.052    10.684    VGA_module_n_171
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.303    10.987 r  R[0]_i_2019/O
                         net (fo=1, routed)           0.000    10.987    VGA_module/R4__10_4[1]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.537 r  VGA_module/R_reg[0]_i_1612/CO[3]
                         net (fo=1, routed)           0.000    11.537    VGA_module/R_reg[0]_i_1612_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.871 f  VGA_module/R_reg[0]_i_1216/O[1]
                         net (fo=3, routed)           0.712    12.583    VGA_module/R_reg[0]_i_1216_n_6
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.303    12.886 r  VGA_module/R[0]_i_830/O
                         net (fo=1, routed)           0.000    12.886    VGA_module/R[0]_i_830_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.418 r  VGA_module/R_reg[0]_i_481/CO[3]
                         net (fo=3, routed)           1.470    14.887    VGA_module/R2381_in
    SLICE_X34Y42         LUT4 (Prop_lut4_I2_O)        0.124    15.011 f  VGA_module/R[0]_i_364/O
                         net (fo=1, routed)           0.431    15.443    VGA_module/R[0]_i_364_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.567 f  VGA_module/R[0]_i_167/O
                         net (fo=7, routed)           0.193    15.760    VGA_module/R[0]_i_167_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.124    15.884 f  VGA_module/R[0]_i_169/O
                         net (fo=1, routed)           0.744    16.628    VGA_module/R[0]_i_169_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.752 r  VGA_module/R[0]_i_57/O
                         net (fo=1, routed)           0.303    17.055    VGA_module/R[0]_i_57_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.179 f  VGA_module/R[0]_i_14/O
                         net (fo=1, routed)           0.547    17.725    VGA_module/R[0]_i_14_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.849 r  VGA_module/R[0]_i_3/O
                         net (fo=4, routed)           0.361    18.210    VGA_module/R[0]_i_3_n_0
    SLICE_X42Y40         FDRE                                         r  VGA_module/R_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X42Y40         FDRE                                         r  VGA_module/R_reg[0]_lopt_replica_2/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.125    12.277    
    SLICE_X42Y40         FDRE (Setup_fdre_C_D)       -0.028    12.249    VGA_module/R_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         12.249    
                         arrival time                         -18.210    
  -------------------------------------------------------------------
                         slack                                 -5.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 VGA_module/seed_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/seed_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider_1 rise@0.000ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.506%)  route 0.118ns (21.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.564    -0.617    VGA_module/clk_out
    SLICE_X43Y48         FDRE                                         r  VGA_module/seed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  VGA_module/seed_reg[21]/Q
                         net (fo=2, routed)           0.117    -0.359    VGA_module/seed_reg_n_0_[21]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.162 r  VGA_module/seed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.162    VGA_module/seed_reg[24]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.123 r  VGA_module/seed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    VGA_module/seed_reg[28]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.068 r  VGA_module/seed_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.068    VGA_module/seed_reg[31]_i_3_n_7
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.832    -0.858    VGA_module/clk_out
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[29]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.244    VGA_module/seed_reg[29]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 VGA_module/seed_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/seed_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider_1 rise@0.000ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.929%)  route 0.118ns (21.071%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.564    -0.617    VGA_module/clk_out
    SLICE_X43Y48         FDRE                                         r  VGA_module/seed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  VGA_module/seed_reg[21]/Q
                         net (fo=2, routed)           0.117    -0.359    VGA_module/seed_reg_n_0_[21]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.162 r  VGA_module/seed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.162    VGA_module/seed_reg[24]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.123 r  VGA_module/seed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    VGA_module/seed_reg[28]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.057 r  VGA_module/seed_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.057    VGA_module/seed_reg[31]_i_3_n_5
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.832    -0.858    VGA_module/clk_out
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[31]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.244    VGA_module/seed_reg[31]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 VGA_module/seed_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/seed_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider_1 rise@0.000ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.564    -0.617    VGA_module/clk_out
    SLICE_X43Y48         FDRE                                         r  VGA_module/seed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  VGA_module/seed_reg[21]/Q
                         net (fo=2, routed)           0.117    -0.359    VGA_module/seed_reg_n_0_[21]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.162 r  VGA_module/seed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.162    VGA_module/seed_reg[24]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.123 r  VGA_module/seed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    VGA_module/seed_reg[28]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.032 r  VGA_module/seed_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.032    VGA_module/seed_reg[31]_i_3_n_6
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.832    -0.858    VGA_module/clk_out
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[30]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.244    VGA_module/seed_reg[30]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 VGA_module/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider_1 rise@0.000ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.574%)  route 0.137ns (42.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.558    -0.623    VGA_module/clk_out
    SLICE_X35Y34         FDRE                                         r  VGA_module/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  VGA_module/count_reg[0]/Q
                         net (fo=33, routed)          0.137    -0.345    VGA_module/count_reg_n_0_[0]
    SLICE_X35Y34         LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  VGA_module/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    VGA_module/count[0]_i_1_n_0
    SLICE_X35Y34         FDRE                                         r  VGA_module/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.825    -0.865    VGA_module/clk_out
    SLICE_X35Y34         FDRE                                         r  VGA_module/count_reg[0]/C
                         clock pessimism              0.241    -0.623    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.091    -0.532    VGA_module/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VGA_module/game_is_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/open_the_game_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider_1 rise@0.000ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.558    -0.623    VGA_module/clk_out
    SLICE_X38Y33         FDRE                                         r  VGA_module/game_is_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  VGA_module/game_is_on_reg/Q
                         net (fo=101, routed)         0.175    -0.284    VGA_module/game_is_on_reg_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I1_O)        0.043    -0.241 r  VGA_module/open_the_game_i_1/O
                         net (fo=1, routed)           0.000    -0.241    VGA_module/open_the_game_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  VGA_module/open_the_game_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.825    -0.865    VGA_module/clk_out
    SLICE_X38Y33         FDRE                                         r  VGA_module/open_the_game_reg/C
                         clock pessimism              0.241    -0.623    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.131    -0.492    VGA_module/open_the_game_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VGA_module/enough_multi6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/enough_multi6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider_1 rise@0.000ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.207ns (53.840%)  route 0.177ns (46.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.567    -0.614    VGA_module/clk_out
    SLICE_X56Y40         FDRE                                         r  VGA_module/enough_multi6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  VGA_module/enough_multi6_reg/Q
                         net (fo=5, routed)           0.177    -0.273    VGA_module/enough_multi6_reg_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.043    -0.230 r  VGA_module/enough_multi6_i_1/O
                         net (fo=1, routed)           0.000    -0.230    VGA_module/enough_multi6_i_1_n_0
    SLICE_X56Y40         FDRE                                         r  VGA_module/enough_multi6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.836    -0.854    VGA_module/clk_out
    SLICE_X56Y40         FDRE                                         r  VGA_module/enough_multi6_reg/C
                         clock pessimism              0.239    -0.614    
    SLICE_X56Y40         FDRE (Hold_fdre_C_D)         0.133    -0.481    VGA_module/enough_multi6_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 VGA_module/enough5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/enough5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider_1 rise@0.000ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.562    -0.619    VGA_module/clk_out
    SLICE_X50Y35         FDRE                                         r  VGA_module/enough5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  VGA_module/enough5_reg/Q
                         net (fo=3, routed)           0.187    -0.268    VGA_module/enough5_reg_n_0
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.043    -0.225 r  VGA_module/enough5_i_1/O
                         net (fo=1, routed)           0.000    -0.225    VGA_module/enough5_i_1_n_0
    SLICE_X50Y35         FDRE                                         r  VGA_module/enough5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.832    -0.858    VGA_module/clk_out
    SLICE_X50Y35         FDRE                                         r  VGA_module/enough5_reg/C
                         clock pessimism              0.238    -0.619    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.133    -0.486    VGA_module/enough5_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_module/enough8_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/enough8_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider_1 rise@0.000ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.559    -0.622    VGA_module/clk_out
    SLICE_X51Y31         FDRE                                         r  VGA_module/enough8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  VGA_module/enough8_reg/Q
                         net (fo=4, routed)           0.168    -0.313    VGA_module/enough8_reg_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.268 r  VGA_module/enough8_i_1/O
                         net (fo=1, routed)           0.000    -0.268    VGA_module/enough8_i_1_n_0
    SLICE_X51Y31         FDRE                                         r  VGA_module/enough8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.828    -0.862    VGA_module/clk_out
    SLICE_X51Y31         FDRE                                         r  VGA_module/enough8_reg/C
                         clock pessimism              0.239    -0.622    
    SLICE_X51Y31         FDRE (Hold_fdre_C_D)         0.091    -0.531    VGA_module/enough8_reg
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_module/enough_multi5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/enough_multi5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider_1 rise@0.000ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.567    -0.614    VGA_module/clk_out
    SLICE_X57Y40         FDRE                                         r  VGA_module/enough_multi5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  VGA_module/enough_multi5_reg/Q
                         net (fo=2, routed)           0.168    -0.305    VGA_module/enough_multi5_reg_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I5_O)        0.045    -0.260 r  VGA_module/enough_multi5_i_1/O
                         net (fo=1, routed)           0.000    -0.260    VGA_module/enough_multi5_i_1_n_0
    SLICE_X57Y40         FDRE                                         r  VGA_module/enough_multi5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.836    -0.854    VGA_module/clk_out
    SLICE_X57Y40         FDRE                                         r  VGA_module/enough_multi5_reg/C
                         clock pessimism              0.239    -0.614    
    SLICE_X57Y40         FDRE (Hold_fdre_C_D)         0.091    -0.523    VGA_module/enough_multi5_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_module/enough1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/enough1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider_1 rise@0.000ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.560    -0.621    VGA_module/clk_out
    SLICE_X45Y34         FDRE                                         r  VGA_module/enough1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  VGA_module/enough1_reg/Q
                         net (fo=4, routed)           0.168    -0.312    VGA_module/enough1_reg_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I5_O)        0.045    -0.267 r  VGA_module/enough1_i_1/O
                         net (fo=1, routed)           0.000    -0.267    VGA_module/enough1_i_1_n_0
    SLICE_X45Y34         FDRE                                         r  VGA_module/enough1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.828    -0.862    VGA_module/clk_out
    SLICE_X45Y34         FDRE                                         r  VGA_module/enough1_reg/C
                         clock pessimism              0.240    -0.621    
    SLICE_X45Y34         FDRE (Hold_fdre_C_D)         0.091    -0.530    VGA_module/enough1_reg
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_divider_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { clock_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    clock_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X40Y39     VGA_module/B_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X43Y39     VGA_module/B_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X43Y39     VGA_module/B_reg[0]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X41Y39     VGA_module/B_reg[0]_lopt_replica_3/C
Min Period        n/a     FDSE/C              n/a            1.000         13.468      12.468     SLICE_X37Y38     VGA_module/G_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         13.468      12.468     SLICE_X37Y38     VGA_module/G_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         13.468      12.468     SLICE_X36Y38     VGA_module/G_reg[0]_lopt_replica_2/C
Min Period        n/a     FDSE/C              n/a            1.000         13.468      12.468     SLICE_X37Y39     VGA_module/G_reg[0]_lopt_replica_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X40Y39     VGA_module/B_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y39     VGA_module/B_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y39     VGA_module/B_reg[0]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X41Y39     VGA_module/B_reg[0]_lopt_replica_3/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X37Y38     VGA_module/G_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X37Y38     VGA_module/G_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X36Y38     VGA_module/G_reg[0]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y40     VGA_module/R_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X42Y40     VGA_module/R_reg[0]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X43Y40     VGA_module/R_reg[0]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X45Y40     VGA_module/R_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X32Y32     VGA_module/count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X32Y32     VGA_module/count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X32Y32     VGA_module/count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X32Y32     VGA_module/count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X42Y43     VGA_module/qesuantative_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X42Y45     VGA_module/qesuantative_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X42Y45     VGA_module/qesuantative_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X42Y46     VGA_module/qesuantative_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X42Y46     VGA_module/qesuantative_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_divider_1
  To Clock:  clkfbout_clk_divider_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_divider_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clock_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clock_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_divider_1
  To Clock:  clk_out_clk_divider

Setup :           12  Failing Endpoints,  Worst Slack       -6.401ns,  Total Violation      -73.060ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.401ns  (required time - arrival time)
  Source:                 VGA_module/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/G_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider rise@13.468ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        19.588ns  (logic 10.176ns (51.951%)  route 9.412ns (48.049%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=2 LUT2=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 11.915 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.557    -0.955    VGA_module/clk_out
    SLICE_X30Y33         FDRE                                         r  VGA_module/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA_module/xpos_reg[2]/Q
                         net (fo=124, routed)         1.184     0.747    VGA_module/xpos_reg__0[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I2_O)        0.124     0.871 f  VGA_module/B3__2_i_11/O
                         net (fo=3, routed)           0.800     1.672    VGA_module/B3__2_i_11_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I3_O)        0.124     1.796 r  VGA_module/B3__2_i_1/O
                         net (fo=60, routed)          1.117     2.913    VGA_module/B3__2_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     6.949 r  VGA_module/B3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.951    VGA_module/B3__3_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.469 r  VGA_module/B3__4/P[0]
                         net (fo=2, routed)           0.626     9.095    VGA_module/B3__4_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.219 r  VGA_module/B[0]_i_370/O
                         net (fo=1, routed)           0.000     9.219    VGA_module/B[0]_i_370_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.752 r  VGA_module/B_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000     9.752    VGA_module/B_reg[0]_i_317_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.075 r  VGA_module/B_reg[0]_i_312/O[1]
                         net (fo=2, routed)           0.720    10.795    VGA_module_n_27
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.101 r  B[0]_i_315/O
                         net (fo=1, routed)           0.000    11.101    VGA_module/B3__4_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.651 r  VGA_module/B_reg[0]_i_276/CO[3]
                         net (fo=1, routed)           0.000    11.651    VGA_module/B_reg[0]_i_276_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.964 f  VGA_module/B_reg[0]_i_247/O[3]
                         net (fo=1, routed)           0.594    12.557    VGA_module/B_reg[0]_i_247_n_4
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.306    12.863 r  VGA_module/B[0]_i_169/O
                         net (fo=1, routed)           0.000    12.863    VGA_module/B[0]_i_169_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.396 r  VGA_module/B_reg[0]_i_96/CO[3]
                         net (fo=3, routed)           1.294    14.690    VGA_module/B_reg[0]_i_96_n_0
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.814 r  VGA_module/G[0]_i_77/O
                         net (fo=3, routed)           0.484    15.299    VGA_module/G[0]_i_77_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.423 r  VGA_module/G[0]_i_190/O
                         net (fo=1, routed)           0.425    15.847    VGA_module/G[0]_i_190_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.971 f  VGA_module/G[0]_i_84/O
                         net (fo=1, routed)           0.292    16.263    VGA_module/G[0]_i_84_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    16.387 r  VGA_module/G[0]_i_32/O
                         net (fo=3, routed)           0.645    17.032    VGA_module/G[0]_i_32_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.156 r  VGA_module/G[0]_i_8/O
                         net (fo=1, routed)           0.298    17.454    VGA_module/G[0]_i_8_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.578 r  VGA_module/G[0]_i_3/O
                         net (fo=1, routed)           0.575    18.153    VGA_module/G[0]_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.277 r  VGA_module/G[0]_i_1/O
                         net (fo=4, routed)           0.356    18.633    VGA_module/G[0]_i_1_n_0
    SLICE_X36Y38         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.442    11.915    VGA_module/clk_out
    SLICE_X36Y38         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica_2/C
                         clock pessimism              0.492    12.406    
                         clock uncertainty           -0.128    12.279    
    SLICE_X36Y38         FDSE (Setup_fdse_C_D)       -0.047    12.232    VGA_module/G_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -18.633    
  -------------------------------------------------------------------
                         slack                                 -6.401    

Slack (VIOLATED) :        -6.396ns  (required time - arrival time)
  Source:                 VGA_module/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/G_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider rise@13.468ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        19.582ns  (logic 10.176ns (51.966%)  route 9.406ns (48.034%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=2 LUT2=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 11.915 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.557    -0.955    VGA_module/clk_out
    SLICE_X30Y33         FDRE                                         r  VGA_module/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA_module/xpos_reg[2]/Q
                         net (fo=124, routed)         1.184     0.747    VGA_module/xpos_reg__0[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I2_O)        0.124     0.871 f  VGA_module/B3__2_i_11/O
                         net (fo=3, routed)           0.800     1.672    VGA_module/B3__2_i_11_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I3_O)        0.124     1.796 r  VGA_module/B3__2_i_1/O
                         net (fo=60, routed)          1.117     2.913    VGA_module/B3__2_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     6.949 r  VGA_module/B3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.951    VGA_module/B3__3_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.469 r  VGA_module/B3__4/P[0]
                         net (fo=2, routed)           0.626     9.095    VGA_module/B3__4_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.219 r  VGA_module/B[0]_i_370/O
                         net (fo=1, routed)           0.000     9.219    VGA_module/B[0]_i_370_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.752 r  VGA_module/B_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000     9.752    VGA_module/B_reg[0]_i_317_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.075 r  VGA_module/B_reg[0]_i_312/O[1]
                         net (fo=2, routed)           0.720    10.795    VGA_module_n_27
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.101 r  B[0]_i_315/O
                         net (fo=1, routed)           0.000    11.101    VGA_module/B3__4_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.651 r  VGA_module/B_reg[0]_i_276/CO[3]
                         net (fo=1, routed)           0.000    11.651    VGA_module/B_reg[0]_i_276_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.964 f  VGA_module/B_reg[0]_i_247/O[3]
                         net (fo=1, routed)           0.594    12.557    VGA_module/B_reg[0]_i_247_n_4
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.306    12.863 r  VGA_module/B[0]_i_169/O
                         net (fo=1, routed)           0.000    12.863    VGA_module/B[0]_i_169_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.396 r  VGA_module/B_reg[0]_i_96/CO[3]
                         net (fo=3, routed)           1.294    14.690    VGA_module/B_reg[0]_i_96_n_0
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.814 r  VGA_module/G[0]_i_77/O
                         net (fo=3, routed)           0.484    15.299    VGA_module/G[0]_i_77_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.423 r  VGA_module/G[0]_i_190/O
                         net (fo=1, routed)           0.425    15.847    VGA_module/G[0]_i_190_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.971 f  VGA_module/G[0]_i_84/O
                         net (fo=1, routed)           0.292    16.263    VGA_module/G[0]_i_84_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    16.387 r  VGA_module/G[0]_i_32/O
                         net (fo=3, routed)           0.645    17.032    VGA_module/G[0]_i_32_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.156 r  VGA_module/G[0]_i_8/O
                         net (fo=1, routed)           0.298    17.454    VGA_module/G[0]_i_8_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.578 r  VGA_module/G[0]_i_3/O
                         net (fo=1, routed)           0.575    18.153    VGA_module/G[0]_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.277 r  VGA_module/G[0]_i_1/O
                         net (fo=4, routed)           0.350    18.627    VGA_module/G[0]_i_1_n_0
    SLICE_X37Y38         FDSE                                         r  VGA_module/G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.442    11.915    VGA_module/clk_out
    SLICE_X37Y38         FDSE                                         r  VGA_module/G_reg[0]/C
                         clock pessimism              0.492    12.406    
                         clock uncertainty           -0.128    12.279    
    SLICE_X37Y38         FDSE (Setup_fdse_C_D)       -0.047    12.232    VGA_module/G_reg[0]
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -18.627    
  -------------------------------------------------------------------
                         slack                                 -6.396    

Slack (VIOLATED) :        -6.384ns  (required time - arrival time)
  Source:                 VGA_module/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/G_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider rise@13.468ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        19.574ns  (logic 10.176ns (51.987%)  route 9.398ns (48.013%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=2 LUT2=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 11.915 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.557    -0.955    VGA_module/clk_out
    SLICE_X30Y33         FDRE                                         r  VGA_module/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA_module/xpos_reg[2]/Q
                         net (fo=124, routed)         1.184     0.747    VGA_module/xpos_reg__0[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I2_O)        0.124     0.871 f  VGA_module/B3__2_i_11/O
                         net (fo=3, routed)           0.800     1.672    VGA_module/B3__2_i_11_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I3_O)        0.124     1.796 r  VGA_module/B3__2_i_1/O
                         net (fo=60, routed)          1.117     2.913    VGA_module/B3__2_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     6.949 r  VGA_module/B3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.951    VGA_module/B3__3_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.469 r  VGA_module/B3__4/P[0]
                         net (fo=2, routed)           0.626     9.095    VGA_module/B3__4_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.219 r  VGA_module/B[0]_i_370/O
                         net (fo=1, routed)           0.000     9.219    VGA_module/B[0]_i_370_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.752 r  VGA_module/B_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000     9.752    VGA_module/B_reg[0]_i_317_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.075 r  VGA_module/B_reg[0]_i_312/O[1]
                         net (fo=2, routed)           0.720    10.795    VGA_module_n_27
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.101 r  B[0]_i_315/O
                         net (fo=1, routed)           0.000    11.101    VGA_module/B3__4_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.651 r  VGA_module/B_reg[0]_i_276/CO[3]
                         net (fo=1, routed)           0.000    11.651    VGA_module/B_reg[0]_i_276_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.964 f  VGA_module/B_reg[0]_i_247/O[3]
                         net (fo=1, routed)           0.594    12.557    VGA_module/B_reg[0]_i_247_n_4
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.306    12.863 r  VGA_module/B[0]_i_169/O
                         net (fo=1, routed)           0.000    12.863    VGA_module/B[0]_i_169_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.396 r  VGA_module/B_reg[0]_i_96/CO[3]
                         net (fo=3, routed)           1.294    14.690    VGA_module/B_reg[0]_i_96_n_0
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.814 r  VGA_module/G[0]_i_77/O
                         net (fo=3, routed)           0.484    15.299    VGA_module/G[0]_i_77_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.423 r  VGA_module/G[0]_i_190/O
                         net (fo=1, routed)           0.425    15.847    VGA_module/G[0]_i_190_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.971 f  VGA_module/G[0]_i_84/O
                         net (fo=1, routed)           0.292    16.263    VGA_module/G[0]_i_84_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    16.387 r  VGA_module/G[0]_i_32/O
                         net (fo=3, routed)           0.645    17.032    VGA_module/G[0]_i_32_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.156 r  VGA_module/G[0]_i_8/O
                         net (fo=1, routed)           0.298    17.454    VGA_module/G[0]_i_8_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.578 r  VGA_module/G[0]_i_3/O
                         net (fo=1, routed)           0.575    18.153    VGA_module/G[0]_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.277 r  VGA_module/G[0]_i_1/O
                         net (fo=4, routed)           0.342    18.619    VGA_module/G[0]_i_1_n_0
    SLICE_X37Y38         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.442    11.915    VGA_module/clk_out
    SLICE_X37Y38         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica/C
                         clock pessimism              0.492    12.406    
                         clock uncertainty           -0.128    12.279    
    SLICE_X37Y38         FDSE (Setup_fdse_C_D)       -0.043    12.236    VGA_module/G_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                         -18.619    
  -------------------------------------------------------------------
                         slack                                 -6.384    

Slack (VIOLATED) :        -6.247ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/B_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider rise@13.468ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        19.430ns  (logic 10.121ns (52.089%)  route 9.309ns (47.911%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=2 LUT2=4 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.555    -0.957    VGA_module/clk_out
    SLICE_X41Y50         FDRE                                         r  VGA_module/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  VGA_module/ypos_reg[5]/Q
                         net (fo=140, routed)         1.488     0.987    VGA_module/ypos_reg__0__0[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.111 f  VGA_module/R4__5_i_11/O
                         net (fo=3, routed)           0.193     1.304    VGA_module/R4__5_i_11_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.428 r  VGA_module/R4__6_i_1/O
                         net (fo=52, routed)          0.752     2.180    VGA_module/R4__6_i_1_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     6.216 r  VGA_module/R4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.218    VGA_module/R4__6_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.736 r  VGA_module/R4__7/P[0]
                         net (fo=2, routed)           1.051     8.787    VGA_module/R4__7_n_105
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  VGA_module/R[0]_i_2331/O
                         net (fo=1, routed)           0.000     8.911    VGA_module/R[0]_i_2331_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.461 r  VGA_module/R_reg[0]_i_2141/CO[3]
                         net (fo=1, routed)           0.000     9.461    VGA_module/R_reg[0]_i_2141_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.575 r  VGA_module/R_reg[0]_i_2136/CO[3]
                         net (fo=1, routed)           0.000     9.575    VGA_module/R_reg[0]_i_2136_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  VGA_module/R_reg[0]_i_1771/O[1]
                         net (fo=3, routed)           1.060    10.969    VGA_module_n_143
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.303    11.272 r  R[0]_i_1530/O
                         net (fo=1, routed)           0.000    11.272    VGA_module/R4__10_2[1]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.822 r  VGA_module/R_reg[0]_i_1135/CO[3]
                         net (fo=1, routed)           0.000    11.822    VGA_module/R_reg[0]_i_1135_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.135 f  VGA_module/R_reg[0]_i_704/O[3]
                         net (fo=4, routed)           0.759    12.894    VGA_module/R2[31]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.200 r  VGA_module/R[0]_i_699/O
                         net (fo=1, routed)           0.000    13.200    VGA_module/R[0]_i_699_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.601 r  VGA_module/R_reg[0]_i_365/CO[3]
                         net (fo=3, routed)           1.323    14.924    VGA_module/R1373_in
    SLICE_X35Y41         LUT4 (Prop_lut4_I1_O)        0.124    15.048 r  VGA_module/R[0]_i_309/O
                         net (fo=1, routed)           0.574    15.622    VGA_module/R[0]_i_309_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124    15.746 f  VGA_module/R[0]_i_151/O
                         net (fo=2, routed)           0.276    16.023    VGA_module/R[0]_i_151_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    16.147 f  VGA_module/G[0]_i_43/O
                         net (fo=3, routed)           0.322    16.469    VGA_module/G[0]_i_43_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.593 r  VGA_module/B[0]_i_50/O
                         net (fo=1, routed)           0.423    17.015    VGA_module/B[0]_i_50_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124    17.139 f  VGA_module/B[0]_i_13/O
                         net (fo=1, routed)           0.310    17.449    VGA_module/B[0]_i_13_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.573 f  VGA_module/B[0]_i_3/O
                         net (fo=1, routed)           0.430    18.003    VGA_module/B[0]_i_3_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.127 r  VGA_module/B[0]_i_1/O
                         net (fo=4, routed)           0.346    18.473    VGA_module/B[0]_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X43Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica_2/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.128    12.274    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.047    12.227    VGA_module/B_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -18.473    
  -------------------------------------------------------------------
                         slack                                 -6.247    

Slack (VIOLATED) :        -6.241ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/B_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider rise@13.468ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        19.428ns  (logic 10.121ns (52.094%)  route 9.307ns (47.906%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=2 LUT2=4 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.555    -0.957    VGA_module/clk_out
    SLICE_X41Y50         FDRE                                         r  VGA_module/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  VGA_module/ypos_reg[5]/Q
                         net (fo=140, routed)         1.488     0.987    VGA_module/ypos_reg__0__0[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.111 f  VGA_module/R4__5_i_11/O
                         net (fo=3, routed)           0.193     1.304    VGA_module/R4__5_i_11_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.428 r  VGA_module/R4__6_i_1/O
                         net (fo=52, routed)          0.752     2.180    VGA_module/R4__6_i_1_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     6.216 r  VGA_module/R4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.218    VGA_module/R4__6_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.736 r  VGA_module/R4__7/P[0]
                         net (fo=2, routed)           1.051     8.787    VGA_module/R4__7_n_105
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  VGA_module/R[0]_i_2331/O
                         net (fo=1, routed)           0.000     8.911    VGA_module/R[0]_i_2331_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.461 r  VGA_module/R_reg[0]_i_2141/CO[3]
                         net (fo=1, routed)           0.000     9.461    VGA_module/R_reg[0]_i_2141_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.575 r  VGA_module/R_reg[0]_i_2136/CO[3]
                         net (fo=1, routed)           0.000     9.575    VGA_module/R_reg[0]_i_2136_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  VGA_module/R_reg[0]_i_1771/O[1]
                         net (fo=3, routed)           1.060    10.969    VGA_module_n_143
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.303    11.272 r  R[0]_i_1530/O
                         net (fo=1, routed)           0.000    11.272    VGA_module/R4__10_2[1]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.822 r  VGA_module/R_reg[0]_i_1135/CO[3]
                         net (fo=1, routed)           0.000    11.822    VGA_module/R_reg[0]_i_1135_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.135 f  VGA_module/R_reg[0]_i_704/O[3]
                         net (fo=4, routed)           0.759    12.894    VGA_module/R2[31]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.200 r  VGA_module/R[0]_i_699/O
                         net (fo=1, routed)           0.000    13.200    VGA_module/R[0]_i_699_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.601 r  VGA_module/R_reg[0]_i_365/CO[3]
                         net (fo=3, routed)           1.323    14.924    VGA_module/R1373_in
    SLICE_X35Y41         LUT4 (Prop_lut4_I1_O)        0.124    15.048 r  VGA_module/R[0]_i_309/O
                         net (fo=1, routed)           0.574    15.622    VGA_module/R[0]_i_309_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124    15.746 f  VGA_module/R[0]_i_151/O
                         net (fo=2, routed)           0.276    16.023    VGA_module/R[0]_i_151_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    16.147 f  VGA_module/G[0]_i_43/O
                         net (fo=3, routed)           0.322    16.469    VGA_module/G[0]_i_43_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.593 r  VGA_module/B[0]_i_50/O
                         net (fo=1, routed)           0.423    17.015    VGA_module/B[0]_i_50_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124    17.139 f  VGA_module/B[0]_i_13/O
                         net (fo=1, routed)           0.310    17.449    VGA_module/B[0]_i_13_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.573 f  VGA_module/B[0]_i_3/O
                         net (fo=1, routed)           0.430    18.003    VGA_module/B[0]_i_3_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.127 r  VGA_module/B[0]_i_1/O
                         net (fo=4, routed)           0.344    18.471    VGA_module/B[0]_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X43Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.128    12.274    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.043    12.231    VGA_module/B_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.231    
                         arrival time                         -18.471    
  -------------------------------------------------------------------
                         slack                                 -6.241    

Slack (VIOLATED) :        -6.148ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/B_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider rise@13.468ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        19.297ns  (logic 10.121ns (52.447%)  route 9.176ns (47.553%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=2 LUT2=4 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.555    -0.957    VGA_module/clk_out
    SLICE_X41Y50         FDRE                                         r  VGA_module/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  VGA_module/ypos_reg[5]/Q
                         net (fo=140, routed)         1.488     0.987    VGA_module/ypos_reg__0__0[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.111 f  VGA_module/R4__5_i_11/O
                         net (fo=3, routed)           0.193     1.304    VGA_module/R4__5_i_11_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.428 r  VGA_module/R4__6_i_1/O
                         net (fo=52, routed)          0.752     2.180    VGA_module/R4__6_i_1_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     6.216 r  VGA_module/R4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.218    VGA_module/R4__6_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.736 r  VGA_module/R4__7/P[0]
                         net (fo=2, routed)           1.051     8.787    VGA_module/R4__7_n_105
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  VGA_module/R[0]_i_2331/O
                         net (fo=1, routed)           0.000     8.911    VGA_module/R[0]_i_2331_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.461 r  VGA_module/R_reg[0]_i_2141/CO[3]
                         net (fo=1, routed)           0.000     9.461    VGA_module/R_reg[0]_i_2141_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.575 r  VGA_module/R_reg[0]_i_2136/CO[3]
                         net (fo=1, routed)           0.000     9.575    VGA_module/R_reg[0]_i_2136_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  VGA_module/R_reg[0]_i_1771/O[1]
                         net (fo=3, routed)           1.060    10.969    VGA_module_n_143
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.303    11.272 r  R[0]_i_1530/O
                         net (fo=1, routed)           0.000    11.272    VGA_module/R4__10_2[1]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.822 r  VGA_module/R_reg[0]_i_1135/CO[3]
                         net (fo=1, routed)           0.000    11.822    VGA_module/R_reg[0]_i_1135_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.135 f  VGA_module/R_reg[0]_i_704/O[3]
                         net (fo=4, routed)           0.759    12.894    VGA_module/R2[31]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.200 r  VGA_module/R[0]_i_699/O
                         net (fo=1, routed)           0.000    13.200    VGA_module/R[0]_i_699_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.601 r  VGA_module/R_reg[0]_i_365/CO[3]
                         net (fo=3, routed)           1.323    14.924    VGA_module/R1373_in
    SLICE_X35Y41         LUT4 (Prop_lut4_I1_O)        0.124    15.048 r  VGA_module/R[0]_i_309/O
                         net (fo=1, routed)           0.574    15.622    VGA_module/R[0]_i_309_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124    15.746 f  VGA_module/R[0]_i_151/O
                         net (fo=2, routed)           0.276    16.023    VGA_module/R[0]_i_151_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    16.147 f  VGA_module/G[0]_i_43/O
                         net (fo=3, routed)           0.322    16.469    VGA_module/G[0]_i_43_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.593 r  VGA_module/B[0]_i_50/O
                         net (fo=1, routed)           0.423    17.015    VGA_module/B[0]_i_50_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124    17.139 f  VGA_module/B[0]_i_13/O
                         net (fo=1, routed)           0.310    17.449    VGA_module/B[0]_i_13_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.573 f  VGA_module/B[0]_i_3/O
                         net (fo=1, routed)           0.430    18.003    VGA_module/B[0]_i_3_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.127 r  VGA_module/B[0]_i_1/O
                         net (fo=4, routed)           0.214    18.341    VGA_module/B[0]_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X41Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica_3/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.128    12.274    
    SLICE_X41Y39         FDRE (Setup_fdre_C_D)       -0.081    12.193    VGA_module/B_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -18.341    
  -------------------------------------------------------------------
                         slack                                 -6.148    

Slack (VIOLATED) :        -5.979ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider rise@13.468ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 9.865ns (51.471%)  route 9.301ns (48.529%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.556    -0.956    VGA_module/clk_out
    SLICE_X47Y50         FDRE                                         r  VGA_module/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  VGA_module/ypos_reg[2]/Q
                         net (fo=156, routed)         1.097     0.597    VGA_module/ypos_reg__0[2]
    SLICE_X51Y52         LUT5 (Prop_lut5_I4_O)        0.124     0.721 r  VGA_module/R4__11_i_9/O
                         net (fo=9, routed)           0.341     1.062    VGA_module/R4__11_i_9_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124     1.186 r  VGA_module/R4__12_i_1/O
                         net (fo=52, routed)          0.859     2.045    VGA_module/R4__12_i_1_n_0
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.081 r  VGA_module/R4__12/PCOUT[47]
                         net (fo=1, routed)           0.002     6.083    VGA_module/R4__12_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.601 r  VGA_module/R4__13/P[0]
                         net (fo=2, routed)           1.190     8.791    VGA_module/R4__13_n_105
    SLICE_X53Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.298 r  VGA_module/R_reg[0]_i_2287/CO[3]
                         net (fo=1, routed)           0.000     9.298    VGA_module/R_reg[0]_i_2287_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.632 r  VGA_module/R_reg[0]_i_2286/O[1]
                         net (fo=3, routed)           1.052    10.684    VGA_module_n_171
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.303    10.987 r  R[0]_i_2019/O
                         net (fo=1, routed)           0.000    10.987    VGA_module/R4__10_4[1]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.537 r  VGA_module/R_reg[0]_i_1612/CO[3]
                         net (fo=1, routed)           0.000    11.537    VGA_module/R_reg[0]_i_1612_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.871 f  VGA_module/R_reg[0]_i_1216/O[1]
                         net (fo=3, routed)           0.712    12.583    VGA_module/R_reg[0]_i_1216_n_6
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.303    12.886 r  VGA_module/R[0]_i_830/O
                         net (fo=1, routed)           0.000    12.886    VGA_module/R[0]_i_830_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.418 r  VGA_module/R_reg[0]_i_481/CO[3]
                         net (fo=3, routed)           1.470    14.887    VGA_module/R2381_in
    SLICE_X34Y42         LUT4 (Prop_lut4_I2_O)        0.124    15.011 f  VGA_module/R[0]_i_364/O
                         net (fo=1, routed)           0.431    15.443    VGA_module/R[0]_i_364_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.567 f  VGA_module/R[0]_i_167/O
                         net (fo=7, routed)           0.193    15.760    VGA_module/R[0]_i_167_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.124    15.884 f  VGA_module/R[0]_i_169/O
                         net (fo=1, routed)           0.744    16.628    VGA_module/R[0]_i_169_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.752 r  VGA_module/R[0]_i_57/O
                         net (fo=1, routed)           0.303    17.055    VGA_module/R[0]_i_57_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.179 f  VGA_module/R[0]_i_14/O
                         net (fo=1, routed)           0.547    17.725    VGA_module/R[0]_i_14_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.849 r  VGA_module/R[0]_i_3/O
                         net (fo=4, routed)           0.361    18.210    VGA_module/R[0]_i_3_n_0
    SLICE_X43Y40         FDRE                                         r  VGA_module/R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X43Y40         FDRE                                         r  VGA_module/R_reg[0]/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.128    12.274    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)       -0.043    12.231    VGA_module/R_reg[0]
  -------------------------------------------------------------------
                         required time                         12.231    
                         arrival time                         -18.210    
  -------------------------------------------------------------------
                         slack                                 -5.979    

Slack (VIOLATED) :        -5.968ns  (required time - arrival time)
  Source:                 VGA_module/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/G_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider rise@13.468ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        19.232ns  (logic 10.176ns (52.913%)  route 9.056ns (47.087%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=2 LUT2=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 11.916 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.557    -0.955    VGA_module/clk_out
    SLICE_X30Y33         FDRE                                         r  VGA_module/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA_module/xpos_reg[2]/Q
                         net (fo=124, routed)         1.184     0.747    VGA_module/xpos_reg__0[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I2_O)        0.124     0.871 f  VGA_module/B3__2_i_11/O
                         net (fo=3, routed)           0.800     1.672    VGA_module/B3__2_i_11_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I3_O)        0.124     1.796 r  VGA_module/B3__2_i_1/O
                         net (fo=60, routed)          1.117     2.913    VGA_module/B3__2_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     6.949 r  VGA_module/B3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.951    VGA_module/B3__3_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.469 r  VGA_module/B3__4/P[0]
                         net (fo=2, routed)           0.626     9.095    VGA_module/B3__4_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.219 r  VGA_module/B[0]_i_370/O
                         net (fo=1, routed)           0.000     9.219    VGA_module/B[0]_i_370_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.752 r  VGA_module/B_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000     9.752    VGA_module/B_reg[0]_i_317_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.075 r  VGA_module/B_reg[0]_i_312/O[1]
                         net (fo=2, routed)           0.720    10.795    VGA_module_n_27
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.101 r  B[0]_i_315/O
                         net (fo=1, routed)           0.000    11.101    VGA_module/B3__4_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.651 r  VGA_module/B_reg[0]_i_276/CO[3]
                         net (fo=1, routed)           0.000    11.651    VGA_module/B_reg[0]_i_276_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.964 f  VGA_module/B_reg[0]_i_247/O[3]
                         net (fo=1, routed)           0.594    12.557    VGA_module/B_reg[0]_i_247_n_4
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.306    12.863 r  VGA_module/B[0]_i_169/O
                         net (fo=1, routed)           0.000    12.863    VGA_module/B[0]_i_169_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.396 r  VGA_module/B_reg[0]_i_96/CO[3]
                         net (fo=3, routed)           1.294    14.690    VGA_module/B_reg[0]_i_96_n_0
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.814 r  VGA_module/G[0]_i_77/O
                         net (fo=3, routed)           0.484    15.299    VGA_module/G[0]_i_77_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.423 r  VGA_module/G[0]_i_190/O
                         net (fo=1, routed)           0.425    15.847    VGA_module/G[0]_i_190_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.971 f  VGA_module/G[0]_i_84/O
                         net (fo=1, routed)           0.292    16.263    VGA_module/G[0]_i_84_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    16.387 r  VGA_module/G[0]_i_32/O
                         net (fo=3, routed)           0.645    17.032    VGA_module/G[0]_i_32_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.156 r  VGA_module/G[0]_i_8/O
                         net (fo=1, routed)           0.298    17.454    VGA_module/G[0]_i_8_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.578 r  VGA_module/G[0]_i_3/O
                         net (fo=1, routed)           0.575    18.153    VGA_module/G[0]_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.277 r  VGA_module/G[0]_i_1/O
                         net (fo=4, routed)           0.000    18.277    VGA_module/G[0]_i_1_n_0
    SLICE_X37Y39         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.443    11.916    VGA_module/clk_out
    SLICE_X37Y39         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica_3/C
                         clock pessimism              0.492    12.407    
                         clock uncertainty           -0.128    12.280    
    SLICE_X37Y39         FDSE (Setup_fdse_C_D)        0.029    12.309    VGA_module/G_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                 -5.968    

Slack (VIOLATED) :        -5.967ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/R_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider rise@13.468ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 9.865ns (51.497%)  route 9.292ns (48.503%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.556    -0.956    VGA_module/clk_out
    SLICE_X47Y50         FDRE                                         r  VGA_module/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  VGA_module/ypos_reg[2]/Q
                         net (fo=156, routed)         1.097     0.597    VGA_module/ypos_reg__0[2]
    SLICE_X51Y52         LUT5 (Prop_lut5_I4_O)        0.124     0.721 r  VGA_module/R4__11_i_9/O
                         net (fo=9, routed)           0.341     1.062    VGA_module/R4__11_i_9_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124     1.186 r  VGA_module/R4__12_i_1/O
                         net (fo=52, routed)          0.859     2.045    VGA_module/R4__12_i_1_n_0
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.081 r  VGA_module/R4__12/PCOUT[47]
                         net (fo=1, routed)           0.002     6.083    VGA_module/R4__12_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.601 r  VGA_module/R4__13/P[0]
                         net (fo=2, routed)           1.190     8.791    VGA_module/R4__13_n_105
    SLICE_X53Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.298 r  VGA_module/R_reg[0]_i_2287/CO[3]
                         net (fo=1, routed)           0.000     9.298    VGA_module/R_reg[0]_i_2287_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.632 r  VGA_module/R_reg[0]_i_2286/O[1]
                         net (fo=3, routed)           1.052    10.684    VGA_module_n_171
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.303    10.987 r  R[0]_i_2019/O
                         net (fo=1, routed)           0.000    10.987    VGA_module/R4__10_4[1]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.537 r  VGA_module/R_reg[0]_i_1612/CO[3]
                         net (fo=1, routed)           0.000    11.537    VGA_module/R_reg[0]_i_1612_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.871 f  VGA_module/R_reg[0]_i_1216/O[1]
                         net (fo=3, routed)           0.712    12.583    VGA_module/R_reg[0]_i_1216_n_6
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.303    12.886 r  VGA_module/R[0]_i_830/O
                         net (fo=1, routed)           0.000    12.886    VGA_module/R[0]_i_830_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.418 r  VGA_module/R_reg[0]_i_481/CO[3]
                         net (fo=3, routed)           1.470    14.887    VGA_module/R2381_in
    SLICE_X34Y42         LUT4 (Prop_lut4_I2_O)        0.124    15.011 f  VGA_module/R[0]_i_364/O
                         net (fo=1, routed)           0.431    15.443    VGA_module/R[0]_i_364_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.567 f  VGA_module/R[0]_i_167/O
                         net (fo=7, routed)           0.193    15.760    VGA_module/R[0]_i_167_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.124    15.884 f  VGA_module/R[0]_i_169/O
                         net (fo=1, routed)           0.744    16.628    VGA_module/R[0]_i_169_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.752 r  VGA_module/R[0]_i_57/O
                         net (fo=1, routed)           0.303    17.055    VGA_module/R[0]_i_57_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.179 f  VGA_module/R[0]_i_14/O
                         net (fo=1, routed)           0.547    17.725    VGA_module/R[0]_i_14_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.849 r  VGA_module/R[0]_i_3/O
                         net (fo=4, routed)           0.351    18.201    VGA_module/R[0]_i_3_n_0
    SLICE_X43Y40         FDRE                                         r  VGA_module/R_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X43Y40         FDRE                                         r  VGA_module/R_reg[0]_lopt_replica_3/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.128    12.274    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)       -0.040    12.234    VGA_module/R_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                         -18.201    
  -------------------------------------------------------------------
                         slack                                 -5.967    

Slack (VIOLATED) :        -5.964ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/R_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider rise@13.468ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 9.865ns (51.471%)  route 9.301ns (48.529%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.556    -0.956    VGA_module/clk_out
    SLICE_X47Y50         FDRE                                         r  VGA_module/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  VGA_module/ypos_reg[2]/Q
                         net (fo=156, routed)         1.097     0.597    VGA_module/ypos_reg__0[2]
    SLICE_X51Y52         LUT5 (Prop_lut5_I4_O)        0.124     0.721 r  VGA_module/R4__11_i_9/O
                         net (fo=9, routed)           0.341     1.062    VGA_module/R4__11_i_9_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124     1.186 r  VGA_module/R4__12_i_1/O
                         net (fo=52, routed)          0.859     2.045    VGA_module/R4__12_i_1_n_0
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.081 r  VGA_module/R4__12/PCOUT[47]
                         net (fo=1, routed)           0.002     6.083    VGA_module/R4__12_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.601 r  VGA_module/R4__13/P[0]
                         net (fo=2, routed)           1.190     8.791    VGA_module/R4__13_n_105
    SLICE_X53Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.298 r  VGA_module/R_reg[0]_i_2287/CO[3]
                         net (fo=1, routed)           0.000     9.298    VGA_module/R_reg[0]_i_2287_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.632 r  VGA_module/R_reg[0]_i_2286/O[1]
                         net (fo=3, routed)           1.052    10.684    VGA_module_n_171
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.303    10.987 r  R[0]_i_2019/O
                         net (fo=1, routed)           0.000    10.987    VGA_module/R4__10_4[1]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.537 r  VGA_module/R_reg[0]_i_1612/CO[3]
                         net (fo=1, routed)           0.000    11.537    VGA_module/R_reg[0]_i_1612_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.871 f  VGA_module/R_reg[0]_i_1216/O[1]
                         net (fo=3, routed)           0.712    12.583    VGA_module/R_reg[0]_i_1216_n_6
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.303    12.886 r  VGA_module/R[0]_i_830/O
                         net (fo=1, routed)           0.000    12.886    VGA_module/R[0]_i_830_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.418 r  VGA_module/R_reg[0]_i_481/CO[3]
                         net (fo=3, routed)           1.470    14.887    VGA_module/R2381_in
    SLICE_X34Y42         LUT4 (Prop_lut4_I2_O)        0.124    15.011 f  VGA_module/R[0]_i_364/O
                         net (fo=1, routed)           0.431    15.443    VGA_module/R[0]_i_364_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.567 f  VGA_module/R[0]_i_167/O
                         net (fo=7, routed)           0.193    15.760    VGA_module/R[0]_i_167_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.124    15.884 f  VGA_module/R[0]_i_169/O
                         net (fo=1, routed)           0.744    16.628    VGA_module/R[0]_i_169_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.752 r  VGA_module/R[0]_i_57/O
                         net (fo=1, routed)           0.303    17.055    VGA_module/R[0]_i_57_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.179 f  VGA_module/R[0]_i_14/O
                         net (fo=1, routed)           0.547    17.725    VGA_module/R[0]_i_14_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.849 r  VGA_module/R[0]_i_3/O
                         net (fo=4, routed)           0.361    18.210    VGA_module/R[0]_i_3_n_0
    SLICE_X42Y40         FDRE                                         r  VGA_module/R_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X42Y40         FDRE                                         r  VGA_module/R_reg[0]_lopt_replica_2/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.128    12.274    
    SLICE_X42Y40         FDRE (Setup_fdre_C_D)       -0.028    12.246    VGA_module/R_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                         -18.210    
  -------------------------------------------------------------------
                         slack                                 -5.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 VGA_module/seed_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/seed_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider rise@0.000ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.506%)  route 0.118ns (21.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.564    -0.617    VGA_module/clk_out
    SLICE_X43Y48         FDRE                                         r  VGA_module/seed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  VGA_module/seed_reg[21]/Q
                         net (fo=2, routed)           0.117    -0.359    VGA_module/seed_reg_n_0_[21]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.162 r  VGA_module/seed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.162    VGA_module/seed_reg[24]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.123 r  VGA_module/seed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    VGA_module/seed_reg[28]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.068 r  VGA_module/seed_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.068    VGA_module/seed_reg[31]_i_3_n_7
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.832    -0.858    VGA_module/clk_out
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[29]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.128    -0.222    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.117    VGA_module/seed_reg[29]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 VGA_module/seed_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/seed_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider rise@0.000ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.929%)  route 0.118ns (21.071%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.564    -0.617    VGA_module/clk_out
    SLICE_X43Y48         FDRE                                         r  VGA_module/seed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  VGA_module/seed_reg[21]/Q
                         net (fo=2, routed)           0.117    -0.359    VGA_module/seed_reg_n_0_[21]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.162 r  VGA_module/seed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.162    VGA_module/seed_reg[24]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.123 r  VGA_module/seed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    VGA_module/seed_reg[28]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.057 r  VGA_module/seed_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.057    VGA_module/seed_reg[31]_i_3_n_5
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.832    -0.858    VGA_module/clk_out
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[31]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.128    -0.222    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.117    VGA_module/seed_reg[31]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 VGA_module/seed_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/seed_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider rise@0.000ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.564    -0.617    VGA_module/clk_out
    SLICE_X43Y48         FDRE                                         r  VGA_module/seed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  VGA_module/seed_reg[21]/Q
                         net (fo=2, routed)           0.117    -0.359    VGA_module/seed_reg_n_0_[21]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.162 r  VGA_module/seed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.162    VGA_module/seed_reg[24]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.123 r  VGA_module/seed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    VGA_module/seed_reg[28]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.032 r  VGA_module/seed_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.032    VGA_module/seed_reg[31]_i_3_n_6
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.832    -0.858    VGA_module/clk_out
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[30]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.128    -0.222    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.117    VGA_module/seed_reg[30]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 VGA_module/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider rise@0.000ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.574%)  route 0.137ns (42.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.558    -0.623    VGA_module/clk_out
    SLICE_X35Y34         FDRE                                         r  VGA_module/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  VGA_module/count_reg[0]/Q
                         net (fo=33, routed)          0.137    -0.345    VGA_module/count_reg_n_0_[0]
    SLICE_X35Y34         LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  VGA_module/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    VGA_module/count[0]_i_1_n_0
    SLICE_X35Y34         FDRE                                         r  VGA_module/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.825    -0.865    VGA_module/clk_out
    SLICE_X35Y34         FDRE                                         r  VGA_module/count_reg[0]/C
                         clock pessimism              0.241    -0.623    
                         clock uncertainty            0.128    -0.496    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.091    -0.405    VGA_module/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 VGA_module/game_is_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/open_the_game_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider rise@0.000ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.558    -0.623    VGA_module/clk_out
    SLICE_X38Y33         FDRE                                         r  VGA_module/game_is_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  VGA_module/game_is_on_reg/Q
                         net (fo=101, routed)         0.175    -0.284    VGA_module/game_is_on_reg_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I1_O)        0.043    -0.241 r  VGA_module/open_the_game_i_1/O
                         net (fo=1, routed)           0.000    -0.241    VGA_module/open_the_game_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  VGA_module/open_the_game_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.825    -0.865    VGA_module/clk_out
    SLICE_X38Y33         FDRE                                         r  VGA_module/open_the_game_reg/C
                         clock pessimism              0.241    -0.623    
                         clock uncertainty            0.128    -0.496    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.131    -0.365    VGA_module/open_the_game_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 VGA_module/enough_multi6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/enough_multi6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider rise@0.000ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.207ns (53.840%)  route 0.177ns (46.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.567    -0.614    VGA_module/clk_out
    SLICE_X56Y40         FDRE                                         r  VGA_module/enough_multi6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  VGA_module/enough_multi6_reg/Q
                         net (fo=5, routed)           0.177    -0.273    VGA_module/enough_multi6_reg_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.043    -0.230 r  VGA_module/enough_multi6_i_1/O
                         net (fo=1, routed)           0.000    -0.230    VGA_module/enough_multi6_i_1_n_0
    SLICE_X56Y40         FDRE                                         r  VGA_module/enough_multi6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.836    -0.854    VGA_module/clk_out
    SLICE_X56Y40         FDRE                                         r  VGA_module/enough_multi6_reg/C
                         clock pessimism              0.239    -0.614    
                         clock uncertainty            0.128    -0.487    
    SLICE_X56Y40         FDRE (Hold_fdre_C_D)         0.133    -0.354    VGA_module/enough_multi6_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 VGA_module/enough5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/enough5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider rise@0.000ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.562    -0.619    VGA_module/clk_out
    SLICE_X50Y35         FDRE                                         r  VGA_module/enough5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  VGA_module/enough5_reg/Q
                         net (fo=3, routed)           0.187    -0.268    VGA_module/enough5_reg_n_0
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.043    -0.225 r  VGA_module/enough5_i_1/O
                         net (fo=1, routed)           0.000    -0.225    VGA_module/enough5_i_1_n_0
    SLICE_X50Y35         FDRE                                         r  VGA_module/enough5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.832    -0.858    VGA_module/clk_out
    SLICE_X50Y35         FDRE                                         r  VGA_module/enough5_reg/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.128    -0.492    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.133    -0.359    VGA_module/enough5_reg
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 VGA_module/enough8_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/enough8_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider rise@0.000ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.559    -0.622    VGA_module/clk_out
    SLICE_X51Y31         FDRE                                         r  VGA_module/enough8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  VGA_module/enough8_reg/Q
                         net (fo=4, routed)           0.168    -0.313    VGA_module/enough8_reg_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.268 r  VGA_module/enough8_i_1/O
                         net (fo=1, routed)           0.000    -0.268    VGA_module/enough8_i_1_n_0
    SLICE_X51Y31         FDRE                                         r  VGA_module/enough8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.828    -0.862    VGA_module/clk_out
    SLICE_X51Y31         FDRE                                         r  VGA_module/enough8_reg/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.128    -0.495    
    SLICE_X51Y31         FDRE (Hold_fdre_C_D)         0.091    -0.404    VGA_module/enough8_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 VGA_module/enough_multi5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/enough_multi5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider rise@0.000ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.567    -0.614    VGA_module/clk_out
    SLICE_X57Y40         FDRE                                         r  VGA_module/enough_multi5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  VGA_module/enough_multi5_reg/Q
                         net (fo=2, routed)           0.168    -0.305    VGA_module/enough_multi5_reg_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I5_O)        0.045    -0.260 r  VGA_module/enough_multi5_i_1/O
                         net (fo=1, routed)           0.000    -0.260    VGA_module/enough_multi5_i_1_n_0
    SLICE_X57Y40         FDRE                                         r  VGA_module/enough_multi5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.836    -0.854    VGA_module/clk_out
    SLICE_X57Y40         FDRE                                         r  VGA_module/enough_multi5_reg/C
                         clock pessimism              0.239    -0.614    
                         clock uncertainty            0.128    -0.487    
    SLICE_X57Y40         FDRE (Hold_fdre_C_D)         0.091    -0.396    VGA_module/enough_multi5_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 VGA_module/enough1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/enough1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider rise@0.000ns - clk_out_clk_divider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.560    -0.621    VGA_module/clk_out
    SLICE_X45Y34         FDRE                                         r  VGA_module/enough1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  VGA_module/enough1_reg/Q
                         net (fo=4, routed)           0.168    -0.312    VGA_module/enough1_reg_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I5_O)        0.045    -0.267 r  VGA_module/enough1_i_1/O
                         net (fo=1, routed)           0.000    -0.267    VGA_module/enough1_i_1_n_0
    SLICE_X45Y34         FDRE                                         r  VGA_module/enough1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.828    -0.862    VGA_module/clk_out
    SLICE_X45Y34         FDRE                                         r  VGA_module/enough1_reg/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.128    -0.494    
    SLICE_X45Y34         FDRE (Hold_fdre_C_D)         0.091    -0.403    VGA_module/enough1_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_divider
  To Clock:  clk_out_clk_divider_1

Setup :           12  Failing Endpoints,  Worst Slack       -6.401ns,  Total Violation      -73.060ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.401ns  (required time - arrival time)
  Source:                 VGA_module/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/G_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider_1 rise@13.468ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        19.588ns  (logic 10.176ns (51.951%)  route 9.412ns (48.049%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=2 LUT2=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 11.915 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.557    -0.955    VGA_module/clk_out
    SLICE_X30Y33         FDRE                                         r  VGA_module/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA_module/xpos_reg[2]/Q
                         net (fo=124, routed)         1.184     0.747    VGA_module/xpos_reg__0[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I2_O)        0.124     0.871 f  VGA_module/B3__2_i_11/O
                         net (fo=3, routed)           0.800     1.672    VGA_module/B3__2_i_11_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I3_O)        0.124     1.796 r  VGA_module/B3__2_i_1/O
                         net (fo=60, routed)          1.117     2.913    VGA_module/B3__2_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     6.949 r  VGA_module/B3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.951    VGA_module/B3__3_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.469 r  VGA_module/B3__4/P[0]
                         net (fo=2, routed)           0.626     9.095    VGA_module/B3__4_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.219 r  VGA_module/B[0]_i_370/O
                         net (fo=1, routed)           0.000     9.219    VGA_module/B[0]_i_370_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.752 r  VGA_module/B_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000     9.752    VGA_module/B_reg[0]_i_317_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.075 r  VGA_module/B_reg[0]_i_312/O[1]
                         net (fo=2, routed)           0.720    10.795    VGA_module_n_27
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.101 r  B[0]_i_315/O
                         net (fo=1, routed)           0.000    11.101    VGA_module/B3__4_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.651 r  VGA_module/B_reg[0]_i_276/CO[3]
                         net (fo=1, routed)           0.000    11.651    VGA_module/B_reg[0]_i_276_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.964 f  VGA_module/B_reg[0]_i_247/O[3]
                         net (fo=1, routed)           0.594    12.557    VGA_module/B_reg[0]_i_247_n_4
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.306    12.863 r  VGA_module/B[0]_i_169/O
                         net (fo=1, routed)           0.000    12.863    VGA_module/B[0]_i_169_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.396 r  VGA_module/B_reg[0]_i_96/CO[3]
                         net (fo=3, routed)           1.294    14.690    VGA_module/B_reg[0]_i_96_n_0
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.814 r  VGA_module/G[0]_i_77/O
                         net (fo=3, routed)           0.484    15.299    VGA_module/G[0]_i_77_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.423 r  VGA_module/G[0]_i_190/O
                         net (fo=1, routed)           0.425    15.847    VGA_module/G[0]_i_190_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.971 f  VGA_module/G[0]_i_84/O
                         net (fo=1, routed)           0.292    16.263    VGA_module/G[0]_i_84_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    16.387 r  VGA_module/G[0]_i_32/O
                         net (fo=3, routed)           0.645    17.032    VGA_module/G[0]_i_32_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.156 r  VGA_module/G[0]_i_8/O
                         net (fo=1, routed)           0.298    17.454    VGA_module/G[0]_i_8_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.578 r  VGA_module/G[0]_i_3/O
                         net (fo=1, routed)           0.575    18.153    VGA_module/G[0]_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.277 r  VGA_module/G[0]_i_1/O
                         net (fo=4, routed)           0.356    18.633    VGA_module/G[0]_i_1_n_0
    SLICE_X36Y38         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.442    11.915    VGA_module/clk_out
    SLICE_X36Y38         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica_2/C
                         clock pessimism              0.492    12.406    
                         clock uncertainty           -0.128    12.279    
    SLICE_X36Y38         FDSE (Setup_fdse_C_D)       -0.047    12.232    VGA_module/G_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -18.633    
  -------------------------------------------------------------------
                         slack                                 -6.401    

Slack (VIOLATED) :        -6.396ns  (required time - arrival time)
  Source:                 VGA_module/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/G_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider_1 rise@13.468ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        19.582ns  (logic 10.176ns (51.966%)  route 9.406ns (48.034%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=2 LUT2=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 11.915 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.557    -0.955    VGA_module/clk_out
    SLICE_X30Y33         FDRE                                         r  VGA_module/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA_module/xpos_reg[2]/Q
                         net (fo=124, routed)         1.184     0.747    VGA_module/xpos_reg__0[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I2_O)        0.124     0.871 f  VGA_module/B3__2_i_11/O
                         net (fo=3, routed)           0.800     1.672    VGA_module/B3__2_i_11_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I3_O)        0.124     1.796 r  VGA_module/B3__2_i_1/O
                         net (fo=60, routed)          1.117     2.913    VGA_module/B3__2_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     6.949 r  VGA_module/B3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.951    VGA_module/B3__3_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.469 r  VGA_module/B3__4/P[0]
                         net (fo=2, routed)           0.626     9.095    VGA_module/B3__4_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.219 r  VGA_module/B[0]_i_370/O
                         net (fo=1, routed)           0.000     9.219    VGA_module/B[0]_i_370_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.752 r  VGA_module/B_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000     9.752    VGA_module/B_reg[0]_i_317_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.075 r  VGA_module/B_reg[0]_i_312/O[1]
                         net (fo=2, routed)           0.720    10.795    VGA_module_n_27
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.101 r  B[0]_i_315/O
                         net (fo=1, routed)           0.000    11.101    VGA_module/B3__4_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.651 r  VGA_module/B_reg[0]_i_276/CO[3]
                         net (fo=1, routed)           0.000    11.651    VGA_module/B_reg[0]_i_276_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.964 f  VGA_module/B_reg[0]_i_247/O[3]
                         net (fo=1, routed)           0.594    12.557    VGA_module/B_reg[0]_i_247_n_4
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.306    12.863 r  VGA_module/B[0]_i_169/O
                         net (fo=1, routed)           0.000    12.863    VGA_module/B[0]_i_169_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.396 r  VGA_module/B_reg[0]_i_96/CO[3]
                         net (fo=3, routed)           1.294    14.690    VGA_module/B_reg[0]_i_96_n_0
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.814 r  VGA_module/G[0]_i_77/O
                         net (fo=3, routed)           0.484    15.299    VGA_module/G[0]_i_77_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.423 r  VGA_module/G[0]_i_190/O
                         net (fo=1, routed)           0.425    15.847    VGA_module/G[0]_i_190_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.971 f  VGA_module/G[0]_i_84/O
                         net (fo=1, routed)           0.292    16.263    VGA_module/G[0]_i_84_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    16.387 r  VGA_module/G[0]_i_32/O
                         net (fo=3, routed)           0.645    17.032    VGA_module/G[0]_i_32_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.156 r  VGA_module/G[0]_i_8/O
                         net (fo=1, routed)           0.298    17.454    VGA_module/G[0]_i_8_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.578 r  VGA_module/G[0]_i_3/O
                         net (fo=1, routed)           0.575    18.153    VGA_module/G[0]_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.277 r  VGA_module/G[0]_i_1/O
                         net (fo=4, routed)           0.350    18.627    VGA_module/G[0]_i_1_n_0
    SLICE_X37Y38         FDSE                                         r  VGA_module/G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.442    11.915    VGA_module/clk_out
    SLICE_X37Y38         FDSE                                         r  VGA_module/G_reg[0]/C
                         clock pessimism              0.492    12.406    
                         clock uncertainty           -0.128    12.279    
    SLICE_X37Y38         FDSE (Setup_fdse_C_D)       -0.047    12.232    VGA_module/G_reg[0]
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -18.627    
  -------------------------------------------------------------------
                         slack                                 -6.396    

Slack (VIOLATED) :        -6.384ns  (required time - arrival time)
  Source:                 VGA_module/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/G_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider_1 rise@13.468ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        19.574ns  (logic 10.176ns (51.987%)  route 9.398ns (48.013%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=2 LUT2=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 11.915 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.557    -0.955    VGA_module/clk_out
    SLICE_X30Y33         FDRE                                         r  VGA_module/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA_module/xpos_reg[2]/Q
                         net (fo=124, routed)         1.184     0.747    VGA_module/xpos_reg__0[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I2_O)        0.124     0.871 f  VGA_module/B3__2_i_11/O
                         net (fo=3, routed)           0.800     1.672    VGA_module/B3__2_i_11_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I3_O)        0.124     1.796 r  VGA_module/B3__2_i_1/O
                         net (fo=60, routed)          1.117     2.913    VGA_module/B3__2_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     6.949 r  VGA_module/B3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.951    VGA_module/B3__3_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.469 r  VGA_module/B3__4/P[0]
                         net (fo=2, routed)           0.626     9.095    VGA_module/B3__4_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.219 r  VGA_module/B[0]_i_370/O
                         net (fo=1, routed)           0.000     9.219    VGA_module/B[0]_i_370_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.752 r  VGA_module/B_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000     9.752    VGA_module/B_reg[0]_i_317_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.075 r  VGA_module/B_reg[0]_i_312/O[1]
                         net (fo=2, routed)           0.720    10.795    VGA_module_n_27
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.101 r  B[0]_i_315/O
                         net (fo=1, routed)           0.000    11.101    VGA_module/B3__4_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.651 r  VGA_module/B_reg[0]_i_276/CO[3]
                         net (fo=1, routed)           0.000    11.651    VGA_module/B_reg[0]_i_276_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.964 f  VGA_module/B_reg[0]_i_247/O[3]
                         net (fo=1, routed)           0.594    12.557    VGA_module/B_reg[0]_i_247_n_4
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.306    12.863 r  VGA_module/B[0]_i_169/O
                         net (fo=1, routed)           0.000    12.863    VGA_module/B[0]_i_169_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.396 r  VGA_module/B_reg[0]_i_96/CO[3]
                         net (fo=3, routed)           1.294    14.690    VGA_module/B_reg[0]_i_96_n_0
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.814 r  VGA_module/G[0]_i_77/O
                         net (fo=3, routed)           0.484    15.299    VGA_module/G[0]_i_77_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.423 r  VGA_module/G[0]_i_190/O
                         net (fo=1, routed)           0.425    15.847    VGA_module/G[0]_i_190_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.971 f  VGA_module/G[0]_i_84/O
                         net (fo=1, routed)           0.292    16.263    VGA_module/G[0]_i_84_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    16.387 r  VGA_module/G[0]_i_32/O
                         net (fo=3, routed)           0.645    17.032    VGA_module/G[0]_i_32_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.156 r  VGA_module/G[0]_i_8/O
                         net (fo=1, routed)           0.298    17.454    VGA_module/G[0]_i_8_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.578 r  VGA_module/G[0]_i_3/O
                         net (fo=1, routed)           0.575    18.153    VGA_module/G[0]_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.277 r  VGA_module/G[0]_i_1/O
                         net (fo=4, routed)           0.342    18.619    VGA_module/G[0]_i_1_n_0
    SLICE_X37Y38         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.442    11.915    VGA_module/clk_out
    SLICE_X37Y38         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica/C
                         clock pessimism              0.492    12.406    
                         clock uncertainty           -0.128    12.279    
    SLICE_X37Y38         FDSE (Setup_fdse_C_D)       -0.043    12.236    VGA_module/G_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                         -18.619    
  -------------------------------------------------------------------
                         slack                                 -6.384    

Slack (VIOLATED) :        -6.247ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/B_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider_1 rise@13.468ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        19.430ns  (logic 10.121ns (52.089%)  route 9.309ns (47.911%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=2 LUT2=4 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.555    -0.957    VGA_module/clk_out
    SLICE_X41Y50         FDRE                                         r  VGA_module/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  VGA_module/ypos_reg[5]/Q
                         net (fo=140, routed)         1.488     0.987    VGA_module/ypos_reg__0__0[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.111 f  VGA_module/R4__5_i_11/O
                         net (fo=3, routed)           0.193     1.304    VGA_module/R4__5_i_11_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.428 r  VGA_module/R4__6_i_1/O
                         net (fo=52, routed)          0.752     2.180    VGA_module/R4__6_i_1_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     6.216 r  VGA_module/R4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.218    VGA_module/R4__6_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.736 r  VGA_module/R4__7/P[0]
                         net (fo=2, routed)           1.051     8.787    VGA_module/R4__7_n_105
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  VGA_module/R[0]_i_2331/O
                         net (fo=1, routed)           0.000     8.911    VGA_module/R[0]_i_2331_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.461 r  VGA_module/R_reg[0]_i_2141/CO[3]
                         net (fo=1, routed)           0.000     9.461    VGA_module/R_reg[0]_i_2141_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.575 r  VGA_module/R_reg[0]_i_2136/CO[3]
                         net (fo=1, routed)           0.000     9.575    VGA_module/R_reg[0]_i_2136_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  VGA_module/R_reg[0]_i_1771/O[1]
                         net (fo=3, routed)           1.060    10.969    VGA_module_n_143
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.303    11.272 r  R[0]_i_1530/O
                         net (fo=1, routed)           0.000    11.272    VGA_module/R4__10_2[1]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.822 r  VGA_module/R_reg[0]_i_1135/CO[3]
                         net (fo=1, routed)           0.000    11.822    VGA_module/R_reg[0]_i_1135_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.135 f  VGA_module/R_reg[0]_i_704/O[3]
                         net (fo=4, routed)           0.759    12.894    VGA_module/R2[31]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.200 r  VGA_module/R[0]_i_699/O
                         net (fo=1, routed)           0.000    13.200    VGA_module/R[0]_i_699_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.601 r  VGA_module/R_reg[0]_i_365/CO[3]
                         net (fo=3, routed)           1.323    14.924    VGA_module/R1373_in
    SLICE_X35Y41         LUT4 (Prop_lut4_I1_O)        0.124    15.048 r  VGA_module/R[0]_i_309/O
                         net (fo=1, routed)           0.574    15.622    VGA_module/R[0]_i_309_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124    15.746 f  VGA_module/R[0]_i_151/O
                         net (fo=2, routed)           0.276    16.023    VGA_module/R[0]_i_151_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    16.147 f  VGA_module/G[0]_i_43/O
                         net (fo=3, routed)           0.322    16.469    VGA_module/G[0]_i_43_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.593 r  VGA_module/B[0]_i_50/O
                         net (fo=1, routed)           0.423    17.015    VGA_module/B[0]_i_50_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124    17.139 f  VGA_module/B[0]_i_13/O
                         net (fo=1, routed)           0.310    17.449    VGA_module/B[0]_i_13_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.573 f  VGA_module/B[0]_i_3/O
                         net (fo=1, routed)           0.430    18.003    VGA_module/B[0]_i_3_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.127 r  VGA_module/B[0]_i_1/O
                         net (fo=4, routed)           0.346    18.473    VGA_module/B[0]_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X43Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica_2/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.128    12.274    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.047    12.227    VGA_module/B_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -18.473    
  -------------------------------------------------------------------
                         slack                                 -6.247    

Slack (VIOLATED) :        -6.241ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/B_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider_1 rise@13.468ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        19.428ns  (logic 10.121ns (52.094%)  route 9.307ns (47.906%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=2 LUT2=4 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.555    -0.957    VGA_module/clk_out
    SLICE_X41Y50         FDRE                                         r  VGA_module/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  VGA_module/ypos_reg[5]/Q
                         net (fo=140, routed)         1.488     0.987    VGA_module/ypos_reg__0__0[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.111 f  VGA_module/R4__5_i_11/O
                         net (fo=3, routed)           0.193     1.304    VGA_module/R4__5_i_11_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.428 r  VGA_module/R4__6_i_1/O
                         net (fo=52, routed)          0.752     2.180    VGA_module/R4__6_i_1_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     6.216 r  VGA_module/R4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.218    VGA_module/R4__6_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.736 r  VGA_module/R4__7/P[0]
                         net (fo=2, routed)           1.051     8.787    VGA_module/R4__7_n_105
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  VGA_module/R[0]_i_2331/O
                         net (fo=1, routed)           0.000     8.911    VGA_module/R[0]_i_2331_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.461 r  VGA_module/R_reg[0]_i_2141/CO[3]
                         net (fo=1, routed)           0.000     9.461    VGA_module/R_reg[0]_i_2141_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.575 r  VGA_module/R_reg[0]_i_2136/CO[3]
                         net (fo=1, routed)           0.000     9.575    VGA_module/R_reg[0]_i_2136_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  VGA_module/R_reg[0]_i_1771/O[1]
                         net (fo=3, routed)           1.060    10.969    VGA_module_n_143
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.303    11.272 r  R[0]_i_1530/O
                         net (fo=1, routed)           0.000    11.272    VGA_module/R4__10_2[1]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.822 r  VGA_module/R_reg[0]_i_1135/CO[3]
                         net (fo=1, routed)           0.000    11.822    VGA_module/R_reg[0]_i_1135_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.135 f  VGA_module/R_reg[0]_i_704/O[3]
                         net (fo=4, routed)           0.759    12.894    VGA_module/R2[31]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.200 r  VGA_module/R[0]_i_699/O
                         net (fo=1, routed)           0.000    13.200    VGA_module/R[0]_i_699_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.601 r  VGA_module/R_reg[0]_i_365/CO[3]
                         net (fo=3, routed)           1.323    14.924    VGA_module/R1373_in
    SLICE_X35Y41         LUT4 (Prop_lut4_I1_O)        0.124    15.048 r  VGA_module/R[0]_i_309/O
                         net (fo=1, routed)           0.574    15.622    VGA_module/R[0]_i_309_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124    15.746 f  VGA_module/R[0]_i_151/O
                         net (fo=2, routed)           0.276    16.023    VGA_module/R[0]_i_151_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    16.147 f  VGA_module/G[0]_i_43/O
                         net (fo=3, routed)           0.322    16.469    VGA_module/G[0]_i_43_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.593 r  VGA_module/B[0]_i_50/O
                         net (fo=1, routed)           0.423    17.015    VGA_module/B[0]_i_50_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124    17.139 f  VGA_module/B[0]_i_13/O
                         net (fo=1, routed)           0.310    17.449    VGA_module/B[0]_i_13_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.573 f  VGA_module/B[0]_i_3/O
                         net (fo=1, routed)           0.430    18.003    VGA_module/B[0]_i_3_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.127 r  VGA_module/B[0]_i_1/O
                         net (fo=4, routed)           0.344    18.471    VGA_module/B[0]_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X43Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.128    12.274    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.043    12.231    VGA_module/B_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.231    
                         arrival time                         -18.471    
  -------------------------------------------------------------------
                         slack                                 -6.241    

Slack (VIOLATED) :        -6.148ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/B_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider_1 rise@13.468ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        19.297ns  (logic 10.121ns (52.447%)  route 9.176ns (47.553%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=2 LUT2=4 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.555    -0.957    VGA_module/clk_out
    SLICE_X41Y50         FDRE                                         r  VGA_module/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  VGA_module/ypos_reg[5]/Q
                         net (fo=140, routed)         1.488     0.987    VGA_module/ypos_reg__0__0[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.111 f  VGA_module/R4__5_i_11/O
                         net (fo=3, routed)           0.193     1.304    VGA_module/R4__5_i_11_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.428 r  VGA_module/R4__6_i_1/O
                         net (fo=52, routed)          0.752     2.180    VGA_module/R4__6_i_1_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     6.216 r  VGA_module/R4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     6.218    VGA_module/R4__6_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.736 r  VGA_module/R4__7/P[0]
                         net (fo=2, routed)           1.051     8.787    VGA_module/R4__7_n_105
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.911 r  VGA_module/R[0]_i_2331/O
                         net (fo=1, routed)           0.000     8.911    VGA_module/R[0]_i_2331_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.461 r  VGA_module/R_reg[0]_i_2141/CO[3]
                         net (fo=1, routed)           0.000     9.461    VGA_module/R_reg[0]_i_2141_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.575 r  VGA_module/R_reg[0]_i_2136/CO[3]
                         net (fo=1, routed)           0.000     9.575    VGA_module/R_reg[0]_i_2136_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.909 r  VGA_module/R_reg[0]_i_1771/O[1]
                         net (fo=3, routed)           1.060    10.969    VGA_module_n_143
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.303    11.272 r  R[0]_i_1530/O
                         net (fo=1, routed)           0.000    11.272    VGA_module/R4__10_2[1]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.822 r  VGA_module/R_reg[0]_i_1135/CO[3]
                         net (fo=1, routed)           0.000    11.822    VGA_module/R_reg[0]_i_1135_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.135 f  VGA_module/R_reg[0]_i_704/O[3]
                         net (fo=4, routed)           0.759    12.894    VGA_module/R2[31]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    13.200 r  VGA_module/R[0]_i_699/O
                         net (fo=1, routed)           0.000    13.200    VGA_module/R[0]_i_699_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.601 r  VGA_module/R_reg[0]_i_365/CO[3]
                         net (fo=3, routed)           1.323    14.924    VGA_module/R1373_in
    SLICE_X35Y41         LUT4 (Prop_lut4_I1_O)        0.124    15.048 r  VGA_module/R[0]_i_309/O
                         net (fo=1, routed)           0.574    15.622    VGA_module/R[0]_i_309_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124    15.746 f  VGA_module/R[0]_i_151/O
                         net (fo=2, routed)           0.276    16.023    VGA_module/R[0]_i_151_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    16.147 f  VGA_module/G[0]_i_43/O
                         net (fo=3, routed)           0.322    16.469    VGA_module/G[0]_i_43_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.124    16.593 r  VGA_module/B[0]_i_50/O
                         net (fo=1, routed)           0.423    17.015    VGA_module/B[0]_i_50_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124    17.139 f  VGA_module/B[0]_i_13/O
                         net (fo=1, routed)           0.310    17.449    VGA_module/B[0]_i_13_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.573 f  VGA_module/B[0]_i_3/O
                         net (fo=1, routed)           0.430    18.003    VGA_module/B[0]_i_3_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.127 r  VGA_module/B[0]_i_1/O
                         net (fo=4, routed)           0.214    18.341    VGA_module/B[0]_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X41Y39         FDRE                                         r  VGA_module/B_reg[0]_lopt_replica_3/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.128    12.274    
    SLICE_X41Y39         FDRE (Setup_fdre_C_D)       -0.081    12.193    VGA_module/B_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -18.341    
  -------------------------------------------------------------------
                         slack                                 -6.148    

Slack (VIOLATED) :        -5.979ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider_1 rise@13.468ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 9.865ns (51.471%)  route 9.301ns (48.529%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.556    -0.956    VGA_module/clk_out
    SLICE_X47Y50         FDRE                                         r  VGA_module/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  VGA_module/ypos_reg[2]/Q
                         net (fo=156, routed)         1.097     0.597    VGA_module/ypos_reg__0[2]
    SLICE_X51Y52         LUT5 (Prop_lut5_I4_O)        0.124     0.721 r  VGA_module/R4__11_i_9/O
                         net (fo=9, routed)           0.341     1.062    VGA_module/R4__11_i_9_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124     1.186 r  VGA_module/R4__12_i_1/O
                         net (fo=52, routed)          0.859     2.045    VGA_module/R4__12_i_1_n_0
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.081 r  VGA_module/R4__12/PCOUT[47]
                         net (fo=1, routed)           0.002     6.083    VGA_module/R4__12_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.601 r  VGA_module/R4__13/P[0]
                         net (fo=2, routed)           1.190     8.791    VGA_module/R4__13_n_105
    SLICE_X53Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.298 r  VGA_module/R_reg[0]_i_2287/CO[3]
                         net (fo=1, routed)           0.000     9.298    VGA_module/R_reg[0]_i_2287_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.632 r  VGA_module/R_reg[0]_i_2286/O[1]
                         net (fo=3, routed)           1.052    10.684    VGA_module_n_171
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.303    10.987 r  R[0]_i_2019/O
                         net (fo=1, routed)           0.000    10.987    VGA_module/R4__10_4[1]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.537 r  VGA_module/R_reg[0]_i_1612/CO[3]
                         net (fo=1, routed)           0.000    11.537    VGA_module/R_reg[0]_i_1612_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.871 f  VGA_module/R_reg[0]_i_1216/O[1]
                         net (fo=3, routed)           0.712    12.583    VGA_module/R_reg[0]_i_1216_n_6
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.303    12.886 r  VGA_module/R[0]_i_830/O
                         net (fo=1, routed)           0.000    12.886    VGA_module/R[0]_i_830_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.418 r  VGA_module/R_reg[0]_i_481/CO[3]
                         net (fo=3, routed)           1.470    14.887    VGA_module/R2381_in
    SLICE_X34Y42         LUT4 (Prop_lut4_I2_O)        0.124    15.011 f  VGA_module/R[0]_i_364/O
                         net (fo=1, routed)           0.431    15.443    VGA_module/R[0]_i_364_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.567 f  VGA_module/R[0]_i_167/O
                         net (fo=7, routed)           0.193    15.760    VGA_module/R[0]_i_167_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.124    15.884 f  VGA_module/R[0]_i_169/O
                         net (fo=1, routed)           0.744    16.628    VGA_module/R[0]_i_169_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.752 r  VGA_module/R[0]_i_57/O
                         net (fo=1, routed)           0.303    17.055    VGA_module/R[0]_i_57_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.179 f  VGA_module/R[0]_i_14/O
                         net (fo=1, routed)           0.547    17.725    VGA_module/R[0]_i_14_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.849 r  VGA_module/R[0]_i_3/O
                         net (fo=4, routed)           0.361    18.210    VGA_module/R[0]_i_3_n_0
    SLICE_X43Y40         FDRE                                         r  VGA_module/R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X43Y40         FDRE                                         r  VGA_module/R_reg[0]/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.128    12.274    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)       -0.043    12.231    VGA_module/R_reg[0]
  -------------------------------------------------------------------
                         required time                         12.231    
                         arrival time                         -18.210    
  -------------------------------------------------------------------
                         slack                                 -5.979    

Slack (VIOLATED) :        -5.968ns  (required time - arrival time)
  Source:                 VGA_module/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/G_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider_1 rise@13.468ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        19.232ns  (logic 10.176ns (52.913%)  route 9.056ns (47.087%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=2 LUT2=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 11.916 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.557    -0.955    VGA_module/clk_out
    SLICE_X30Y33         FDRE                                         r  VGA_module/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  VGA_module/xpos_reg[2]/Q
                         net (fo=124, routed)         1.184     0.747    VGA_module/xpos_reg__0[2]
    SLICE_X38Y33         LUT5 (Prop_lut5_I2_O)        0.124     0.871 f  VGA_module/B3__2_i_11/O
                         net (fo=3, routed)           0.800     1.672    VGA_module/B3__2_i_11_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I3_O)        0.124     1.796 r  VGA_module/B3__2_i_1/O
                         net (fo=60, routed)          1.117     2.913    VGA_module/B3__2_i_1_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     6.949 r  VGA_module/B3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.951    VGA_module/B3__3_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.469 r  VGA_module/B3__4/P[0]
                         net (fo=2, routed)           0.626     9.095    VGA_module/B3__4_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.219 r  VGA_module/B[0]_i_370/O
                         net (fo=1, routed)           0.000     9.219    VGA_module/B[0]_i_370_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.752 r  VGA_module/B_reg[0]_i_317/CO[3]
                         net (fo=1, routed)           0.000     9.752    VGA_module/B_reg[0]_i_317_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.075 r  VGA_module/B_reg[0]_i_312/O[1]
                         net (fo=2, routed)           0.720    10.795    VGA_module_n_27
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.306    11.101 r  B[0]_i_315/O
                         net (fo=1, routed)           0.000    11.101    VGA_module/B3__4_0[1]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.651 r  VGA_module/B_reg[0]_i_276/CO[3]
                         net (fo=1, routed)           0.000    11.651    VGA_module/B_reg[0]_i_276_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.964 f  VGA_module/B_reg[0]_i_247/O[3]
                         net (fo=1, routed)           0.594    12.557    VGA_module/B_reg[0]_i_247_n_4
    SLICE_X52Y20         LUT2 (Prop_lut2_I1_O)        0.306    12.863 r  VGA_module/B[0]_i_169/O
                         net (fo=1, routed)           0.000    12.863    VGA_module/B[0]_i_169_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.396 r  VGA_module/B_reg[0]_i_96/CO[3]
                         net (fo=3, routed)           1.294    14.690    VGA_module/B_reg[0]_i_96_n_0
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.814 r  VGA_module/G[0]_i_77/O
                         net (fo=3, routed)           0.484    15.299    VGA_module/G[0]_i_77_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.423 r  VGA_module/G[0]_i_190/O
                         net (fo=1, routed)           0.425    15.847    VGA_module/G[0]_i_190_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.971 f  VGA_module/G[0]_i_84/O
                         net (fo=1, routed)           0.292    16.263    VGA_module/G[0]_i_84_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    16.387 r  VGA_module/G[0]_i_32/O
                         net (fo=3, routed)           0.645    17.032    VGA_module/G[0]_i_32_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124    17.156 r  VGA_module/G[0]_i_8/O
                         net (fo=1, routed)           0.298    17.454    VGA_module/G[0]_i_8_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.578 r  VGA_module/G[0]_i_3/O
                         net (fo=1, routed)           0.575    18.153    VGA_module/G[0]_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.124    18.277 r  VGA_module/G[0]_i_1/O
                         net (fo=4, routed)           0.000    18.277    VGA_module/G[0]_i_1_n_0
    SLICE_X37Y39         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.443    11.916    VGA_module/clk_out
    SLICE_X37Y39         FDSE                                         r  VGA_module/G_reg[0]_lopt_replica_3/C
                         clock pessimism              0.492    12.407    
                         clock uncertainty           -0.128    12.280    
    SLICE_X37Y39         FDSE (Setup_fdse_C_D)        0.029    12.309    VGA_module/G_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                         -18.277    
  -------------------------------------------------------------------
                         slack                                 -5.968    

Slack (VIOLATED) :        -5.967ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/R_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider_1 rise@13.468ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 9.865ns (51.497%)  route 9.292ns (48.503%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.556    -0.956    VGA_module/clk_out
    SLICE_X47Y50         FDRE                                         r  VGA_module/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  VGA_module/ypos_reg[2]/Q
                         net (fo=156, routed)         1.097     0.597    VGA_module/ypos_reg__0[2]
    SLICE_X51Y52         LUT5 (Prop_lut5_I4_O)        0.124     0.721 r  VGA_module/R4__11_i_9/O
                         net (fo=9, routed)           0.341     1.062    VGA_module/R4__11_i_9_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124     1.186 r  VGA_module/R4__12_i_1/O
                         net (fo=52, routed)          0.859     2.045    VGA_module/R4__12_i_1_n_0
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.081 r  VGA_module/R4__12/PCOUT[47]
                         net (fo=1, routed)           0.002     6.083    VGA_module/R4__12_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.601 r  VGA_module/R4__13/P[0]
                         net (fo=2, routed)           1.190     8.791    VGA_module/R4__13_n_105
    SLICE_X53Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.298 r  VGA_module/R_reg[0]_i_2287/CO[3]
                         net (fo=1, routed)           0.000     9.298    VGA_module/R_reg[0]_i_2287_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.632 r  VGA_module/R_reg[0]_i_2286/O[1]
                         net (fo=3, routed)           1.052    10.684    VGA_module_n_171
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.303    10.987 r  R[0]_i_2019/O
                         net (fo=1, routed)           0.000    10.987    VGA_module/R4__10_4[1]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.537 r  VGA_module/R_reg[0]_i_1612/CO[3]
                         net (fo=1, routed)           0.000    11.537    VGA_module/R_reg[0]_i_1612_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.871 f  VGA_module/R_reg[0]_i_1216/O[1]
                         net (fo=3, routed)           0.712    12.583    VGA_module/R_reg[0]_i_1216_n_6
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.303    12.886 r  VGA_module/R[0]_i_830/O
                         net (fo=1, routed)           0.000    12.886    VGA_module/R[0]_i_830_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.418 r  VGA_module/R_reg[0]_i_481/CO[3]
                         net (fo=3, routed)           1.470    14.887    VGA_module/R2381_in
    SLICE_X34Y42         LUT4 (Prop_lut4_I2_O)        0.124    15.011 f  VGA_module/R[0]_i_364/O
                         net (fo=1, routed)           0.431    15.443    VGA_module/R[0]_i_364_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.567 f  VGA_module/R[0]_i_167/O
                         net (fo=7, routed)           0.193    15.760    VGA_module/R[0]_i_167_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.124    15.884 f  VGA_module/R[0]_i_169/O
                         net (fo=1, routed)           0.744    16.628    VGA_module/R[0]_i_169_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.752 r  VGA_module/R[0]_i_57/O
                         net (fo=1, routed)           0.303    17.055    VGA_module/R[0]_i_57_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.179 f  VGA_module/R[0]_i_14/O
                         net (fo=1, routed)           0.547    17.725    VGA_module/R[0]_i_14_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.849 r  VGA_module/R[0]_i_3/O
                         net (fo=4, routed)           0.351    18.201    VGA_module/R[0]_i_3_n_0
    SLICE_X43Y40         FDRE                                         r  VGA_module/R_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X43Y40         FDRE                                         r  VGA_module/R_reg[0]_lopt_replica_3/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.128    12.274    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)       -0.040    12.234    VGA_module/R_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                         -18.201    
  -------------------------------------------------------------------
                         slack                                 -5.967    

Slack (VIOLATED) :        -5.964ns  (required time - arrival time)
  Source:                 VGA_module/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/R_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out_clk_divider_1 rise@13.468ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 9.865ns (51.471%)  route 9.301ns (48.529%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 11.918 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.556    -0.956    VGA_module/clk_out
    SLICE_X47Y50         FDRE                                         r  VGA_module/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  VGA_module/ypos_reg[2]/Q
                         net (fo=156, routed)         1.097     0.597    VGA_module/ypos_reg__0[2]
    SLICE_X51Y52         LUT5 (Prop_lut5_I4_O)        0.124     0.721 r  VGA_module/R4__11_i_9/O
                         net (fo=9, routed)           0.341     1.062    VGA_module/R4__11_i_9_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124     1.186 r  VGA_module/R4__12_i_1/O
                         net (fo=52, routed)          0.859     2.045    VGA_module/R4__12_i_1_n_0
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.081 r  VGA_module/R4__12/PCOUT[47]
                         net (fo=1, routed)           0.002     6.083    VGA_module/R4__12_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.601 r  VGA_module/R4__13/P[0]
                         net (fo=2, routed)           1.190     8.791    VGA_module/R4__13_n_105
    SLICE_X53Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.298 r  VGA_module/R_reg[0]_i_2287/CO[3]
                         net (fo=1, routed)           0.000     9.298    VGA_module/R_reg[0]_i_2287_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.632 r  VGA_module/R_reg[0]_i_2286/O[1]
                         net (fo=3, routed)           1.052    10.684    VGA_module_n_171
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.303    10.987 r  R[0]_i_2019/O
                         net (fo=1, routed)           0.000    10.987    VGA_module/R4__10_4[1]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.537 r  VGA_module/R_reg[0]_i_1612/CO[3]
                         net (fo=1, routed)           0.000    11.537    VGA_module/R_reg[0]_i_1612_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.871 f  VGA_module/R_reg[0]_i_1216/O[1]
                         net (fo=3, routed)           0.712    12.583    VGA_module/R_reg[0]_i_1216_n_6
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.303    12.886 r  VGA_module/R[0]_i_830/O
                         net (fo=1, routed)           0.000    12.886    VGA_module/R[0]_i_830_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.418 r  VGA_module/R_reg[0]_i_481/CO[3]
                         net (fo=3, routed)           1.470    14.887    VGA_module/R2381_in
    SLICE_X34Y42         LUT4 (Prop_lut4_I2_O)        0.124    15.011 f  VGA_module/R[0]_i_364/O
                         net (fo=1, routed)           0.431    15.443    VGA_module/R[0]_i_364_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.567 f  VGA_module/R[0]_i_167/O
                         net (fo=7, routed)           0.193    15.760    VGA_module/R[0]_i_167_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.124    15.884 f  VGA_module/R[0]_i_169/O
                         net (fo=1, routed)           0.744    16.628    VGA_module/R[0]_i_169_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    16.752 r  VGA_module/R[0]_i_57/O
                         net (fo=1, routed)           0.303    17.055    VGA_module/R[0]_i_57_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.179 f  VGA_module/R[0]_i_14/O
                         net (fo=1, routed)           0.547    17.725    VGA_module/R[0]_i_14_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.849 r  VGA_module/R[0]_i_3/O
                         net (fo=4, routed)           0.361    18.210    VGA_module/R[0]_i_3_n_0
    SLICE_X42Y40         FDRE                                         r  VGA_module/R_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.800 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         1.445    11.918    VGA_module/clk_out
    SLICE_X42Y40         FDRE                                         r  VGA_module/R_reg[0]_lopt_replica_2/C
                         clock pessimism              0.484    12.401    
                         clock uncertainty           -0.128    12.274    
    SLICE_X42Y40         FDRE (Setup_fdre_C_D)       -0.028    12.246    VGA_module/R_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                         -18.210    
  -------------------------------------------------------------------
                         slack                                 -5.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 VGA_module/seed_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/seed_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider_1 rise@0.000ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.506%)  route 0.118ns (21.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.564    -0.617    VGA_module/clk_out
    SLICE_X43Y48         FDRE                                         r  VGA_module/seed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  VGA_module/seed_reg[21]/Q
                         net (fo=2, routed)           0.117    -0.359    VGA_module/seed_reg_n_0_[21]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.162 r  VGA_module/seed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.162    VGA_module/seed_reg[24]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.123 r  VGA_module/seed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    VGA_module/seed_reg[28]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.068 r  VGA_module/seed_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.068    VGA_module/seed_reg[31]_i_3_n_7
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.832    -0.858    VGA_module/clk_out
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[29]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.128    -0.222    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.117    VGA_module/seed_reg[29]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 VGA_module/seed_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/seed_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider_1 rise@0.000ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.929%)  route 0.118ns (21.071%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.564    -0.617    VGA_module/clk_out
    SLICE_X43Y48         FDRE                                         r  VGA_module/seed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  VGA_module/seed_reg[21]/Q
                         net (fo=2, routed)           0.117    -0.359    VGA_module/seed_reg_n_0_[21]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.162 r  VGA_module/seed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.162    VGA_module/seed_reg[24]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.123 r  VGA_module/seed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    VGA_module/seed_reg[28]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.057 r  VGA_module/seed_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.057    VGA_module/seed_reg[31]_i_3_n_5
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.832    -0.858    VGA_module/clk_out
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[31]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.128    -0.222    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.117    VGA_module/seed_reg[31]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 VGA_module/seed_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/seed_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider_1 rise@0.000ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.564    -0.617    VGA_module/clk_out
    SLICE_X43Y48         FDRE                                         r  VGA_module/seed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  VGA_module/seed_reg[21]/Q
                         net (fo=2, routed)           0.117    -0.359    VGA_module/seed_reg_n_0_[21]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.162 r  VGA_module/seed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.162    VGA_module/seed_reg[24]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.123 r  VGA_module/seed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    VGA_module/seed_reg[28]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.032 r  VGA_module/seed_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.032    VGA_module/seed_reg[31]_i_3_n_6
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.832    -0.858    VGA_module/clk_out
    SLICE_X43Y50         FDRE                                         r  VGA_module/seed_reg[30]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.128    -0.222    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.117    VGA_module/seed_reg[30]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 VGA_module/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider_1 rise@0.000ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.574%)  route 0.137ns (42.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.558    -0.623    VGA_module/clk_out
    SLICE_X35Y34         FDRE                                         r  VGA_module/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  VGA_module/count_reg[0]/Q
                         net (fo=33, routed)          0.137    -0.345    VGA_module/count_reg_n_0_[0]
    SLICE_X35Y34         LUT4 (Prop_lut4_I3_O)        0.045    -0.300 r  VGA_module/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    VGA_module/count[0]_i_1_n_0
    SLICE_X35Y34         FDRE                                         r  VGA_module/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.825    -0.865    VGA_module/clk_out
    SLICE_X35Y34         FDRE                                         r  VGA_module/count_reg[0]/C
                         clock pessimism              0.241    -0.623    
                         clock uncertainty            0.128    -0.496    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.091    -0.405    VGA_module/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 VGA_module/game_is_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/open_the_game_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider_1 rise@0.000ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.558    -0.623    VGA_module/clk_out
    SLICE_X38Y33         FDRE                                         r  VGA_module/game_is_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  VGA_module/game_is_on_reg/Q
                         net (fo=101, routed)         0.175    -0.284    VGA_module/game_is_on_reg_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I1_O)        0.043    -0.241 r  VGA_module/open_the_game_i_1/O
                         net (fo=1, routed)           0.000    -0.241    VGA_module/open_the_game_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  VGA_module/open_the_game_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.825    -0.865    VGA_module/clk_out
    SLICE_X38Y33         FDRE                                         r  VGA_module/open_the_game_reg/C
                         clock pessimism              0.241    -0.623    
                         clock uncertainty            0.128    -0.496    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.131    -0.365    VGA_module/open_the_game_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 VGA_module/enough_multi6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/enough_multi6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider_1 rise@0.000ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.207ns (53.840%)  route 0.177ns (46.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.567    -0.614    VGA_module/clk_out
    SLICE_X56Y40         FDRE                                         r  VGA_module/enough_multi6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  VGA_module/enough_multi6_reg/Q
                         net (fo=5, routed)           0.177    -0.273    VGA_module/enough_multi6_reg_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.043    -0.230 r  VGA_module/enough_multi6_i_1/O
                         net (fo=1, routed)           0.000    -0.230    VGA_module/enough_multi6_i_1_n_0
    SLICE_X56Y40         FDRE                                         r  VGA_module/enough_multi6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.836    -0.854    VGA_module/clk_out
    SLICE_X56Y40         FDRE                                         r  VGA_module/enough_multi6_reg/C
                         clock pessimism              0.239    -0.614    
                         clock uncertainty            0.128    -0.487    
    SLICE_X56Y40         FDRE (Hold_fdre_C_D)         0.133    -0.354    VGA_module/enough_multi6_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 VGA_module/enough5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/enough5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider_1 rise@0.000ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.562    -0.619    VGA_module/clk_out
    SLICE_X50Y35         FDRE                                         r  VGA_module/enough5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  VGA_module/enough5_reg/Q
                         net (fo=3, routed)           0.187    -0.268    VGA_module/enough5_reg_n_0
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.043    -0.225 r  VGA_module/enough5_i_1/O
                         net (fo=1, routed)           0.000    -0.225    VGA_module/enough5_i_1_n_0
    SLICE_X50Y35         FDRE                                         r  VGA_module/enough5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.832    -0.858    VGA_module/clk_out
    SLICE_X50Y35         FDRE                                         r  VGA_module/enough5_reg/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.128    -0.492    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.133    -0.359    VGA_module/enough5_reg
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 VGA_module/enough8_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/enough8_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider_1 rise@0.000ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.559    -0.622    VGA_module/clk_out
    SLICE_X51Y31         FDRE                                         r  VGA_module/enough8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  VGA_module/enough8_reg/Q
                         net (fo=4, routed)           0.168    -0.313    VGA_module/enough8_reg_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.268 r  VGA_module/enough8_i_1/O
                         net (fo=1, routed)           0.000    -0.268    VGA_module/enough8_i_1_n_0
    SLICE_X51Y31         FDRE                                         r  VGA_module/enough8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.828    -0.862    VGA_module/clk_out
    SLICE_X51Y31         FDRE                                         r  VGA_module/enough8_reg/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.128    -0.495    
    SLICE_X51Y31         FDRE (Hold_fdre_C_D)         0.091    -0.404    VGA_module/enough8_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 VGA_module/enough_multi5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/enough_multi5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider_1 rise@0.000ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.567    -0.614    VGA_module/clk_out
    SLICE_X57Y40         FDRE                                         r  VGA_module/enough_multi5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  VGA_module/enough_multi5_reg/Q
                         net (fo=2, routed)           0.168    -0.305    VGA_module/enough_multi5_reg_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I5_O)        0.045    -0.260 r  VGA_module/enough_multi5_i_1/O
                         net (fo=1, routed)           0.000    -0.260    VGA_module/enough_multi5_i_1_n_0
    SLICE_X57Y40         FDRE                                         r  VGA_module/enough_multi5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.836    -0.854    VGA_module/clk_out
    SLICE_X57Y40         FDRE                                         r  VGA_module/enough_multi5_reg/C
                         clock pessimism              0.239    -0.614    
                         clock uncertainty            0.128    -0.487    
    SLICE_X57Y40         FDRE (Hold_fdre_C_D)         0.091    -0.396    VGA_module/enough_multi5_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 VGA_module/enough1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_module/enough1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_divider_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out_clk_divider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_divider_1 rise@0.000ns - clk_out_clk_divider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.560    -0.621    VGA_module/clk_out
    SLICE_X45Y34         FDRE                                         r  VGA_module/enough1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  VGA_module/enough1_reg/Q
                         net (fo=4, routed)           0.168    -0.312    VGA_module/enough1_reg_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I5_O)        0.045    -0.267 r  VGA_module/enough1_i_1/O
                         net (fo=1, routed)           0.000    -0.267    VGA_module/enough1_i_1_n_0
    SLICE_X45Y34         FDRE                                         r  VGA_module/enough1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_divider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_generator/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_generator/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_generator/inst/clk_out_clk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_generator/inst/clkout1_buf/O
                         net (fo=270, routed)         0.828    -0.862    VGA_module/clk_out
    SLICE_X45Y34         FDRE                                         r  VGA_module/enough1_reg/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.128    -0.494    
    SLICE_X45Y34         FDRE (Hold_fdre_C_D)         0.091    -0.403    VGA_module/enough1_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.136    





