{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576388139681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576388139691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 14:35:39 2019 " "Processing started: Sun Dec 15 14:35:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576388139691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388139691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388139691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576388140741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576388140741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388153873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388153873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "src/verilog/clock_divider.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388153883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388153883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/chatter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/chatter.v" { { "Info" "ISGN_ENTITY_NAME" "1 chatter " "Found entity 1: chatter" {  } { { "src/verilog/chatter.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/chatter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388153891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388153891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/ttm4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/ttm4.v" { { "Info" "ISGN_ENTITY_NAME" "1 TTM4 " "Found entity 1: TTM4" {  } { { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388153906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388153906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTERS " "Found entity 1: REGISTERS" {  } { { "src/verilog/REGISTERS.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTERS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388153918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388153918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "src/verilog/PC.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388153926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388153926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMORY " "Found entity 1: MEMORY" {  } { { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388153936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388153936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SP.v(24) " "Verilog HDL warning at SP.v(24): extended using \"x\" or \"z\"" {  } { { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576388153944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/sp.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/sp.v" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388153946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388153946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_DECODER " "Found entity 1: INSTRUCTION_DECODER" {  } { { "src/verilog/INSTRUCTION_DECODER.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/INSTRUCTION_DECODER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388153956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388153956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/verilog/ALU.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388153964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388153964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/register_a.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/register_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_A " "Found entity 1: REGISTER_A" {  } { { "src/verilog/REGISTER_A.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTER_A.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388153973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388153973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/register_b.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/register_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_B " "Found entity 1: REGISTER_B" {  } { { "src/verilog/REGISTER_B.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTER_B.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388153983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388153983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/srm2b256slmx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/srm2b256slmx.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_SRM2B256SLMX " "Found entity 1: LOGIC_SRM2B256SLMX" {  } { { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388153993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388153993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/4030.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/4030.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_4030 " "Found entity 1: LOGIC_4030" {  } { { "src/verilog/logic/4030.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4030.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388154005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388154005 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "4053.v(21) " "Verilog HDL warning at 4053.v(21): extended using \"x\" or \"z\"" {  } { { "src/verilog/logic/4053.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4053.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576388154013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/4053.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/4053.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_4053 " "Found entity 1: LOGIC_4053" {  } { { "src/verilog/logic/4053.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4053.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388154016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388154016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc08.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc08.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC08 " "Found entity 1: LOGIC_74HC08" {  } { { "src/verilog/logic/74HC08.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC08.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388154024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388154024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc32.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc32.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC32 " "Found entity 1: LOGIC_74HC32" {  } { { "src/verilog/logic/74HC32.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388154039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388154039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc138.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc138.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC138 " "Found entity 1: LOGIC_74HC138" {  } { { "src/verilog/logic/74HC138.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC138.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388154045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388154045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc125.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc125.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC125 " "Found entity 1: LOGIC_74HC125" {  } { { "src/verilog/logic/74HC125.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC125.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388154059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388154059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc161.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc161.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC161 " "Found entity 1: LOGIC_74HC161" {  } { { "src/verilog/logic/74HC161.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC161.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388154067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388154067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc191.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc191.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC191 " "Found entity 1: LOGIC_74HC191" {  } { { "src/verilog/logic/74HC191.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC191.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388154077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388154077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc221.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc221.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC221 " "Found entity 1: LOGIC_74HC221" {  } { { "src/verilog/logic/74HC221.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC221.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388154087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388154087 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "74HC245.v(15) " "Verilog HDL warning at 74HC245.v(15): extended using \"x\" or \"z\"" {  } { { "src/verilog/logic/74HC245.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576388154091 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "74HC245.v(16) " "Verilog HDL warning at 74HC245.v(16): extended using \"x\" or \"z\"" {  } { { "src/verilog/logic/74HC245.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576388154095 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "74HC245.v(17) " "Verilog HDL warning at 74HC245.v(17): extended using \"x\" or \"z\"" {  } { { "src/verilog/logic/74HC245.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576388154095 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "74HC245.v(18) " "Verilog HDL warning at 74HC245.v(18): extended using \"x\" or \"z\"" {  } { { "src/verilog/logic/74HC245.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576388154095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc245.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc245.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC245 " "Found entity 1: LOGIC_74HC245" {  } { { "src/verilog/logic/74HC245.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388154098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388154098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc257.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc257.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC257 " "Found entity 1: LOGIC_74HC257" {  } { { "src/verilog/logic/74HC257.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC257.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388154109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388154109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc259.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc259.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC259 " "Found entity 1: LOGIC_74HC259" {  } { { "src/verilog/logic/74HC259.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC259.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388154120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388154120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc283.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc283.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC283 " "Found entity 1: LOGIC_74HC283" {  } { { "src/verilog/logic/74HC283.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC283.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388154130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388154130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc373.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc373.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC373 " "Found entity 1: LOGIC_74HC373" {  } { { "src/verilog/logic/74HC373.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC373.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388154140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388154140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/ip/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/ip/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388154148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388154148 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_rst TTM4.v(46) " "Verilog HDL Implicit Net warning at TTM4.v(46): created implicit net for \"m_rst\"" {  } { { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154148 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576388154301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:U_CLOCK_1ms " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:U_CLOCK_1ms\"" {  } { { "src/verilog/top.v" "U_CLOCK_1ms" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chatter chatter:U_KEY_1 " "Elaborating entity \"chatter\" for hierarchy \"chatter:U_KEY_1\"" {  } { { "src/verilog/top.v" "U_KEY_1" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTM4 TTM4:U_TTM4 " "Elaborating entity \"TTM4\" for hierarchy \"TTM4:U_TTM4\"" {  } { { "src/verilog/top.v" "U_TTM4" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTERS TTM4:U_TTM4\|REGISTERS:U_REGISTERS " "Elaborating entity \"REGISTERS\" for hierarchy \"TTM4:U_TTM4\|REGISTERS:U_REGISTERS\"" {  } { { "src/verilog/TTM4.v" "U_REGISTERS" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC TTM4:U_TTM4\|REGISTERS:U_REGISTERS\|PC:U_PC " "Elaborating entity \"PC\" for hierarchy \"TTM4:U_TTM4\|REGISTERS:U_REGISTERS\|PC:U_PC\"" {  } { { "src/verilog/REGISTERS.v" "U_PC" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTERS.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC161 TTM4:U_TTM4\|REGISTERS:U_REGISTERS\|PC:U_PC\|LOGIC_74HC161:U_COUNTER1 " "Elaborating entity \"LOGIC_74HC161\" for hierarchy \"TTM4:U_TTM4\|REGISTERS:U_REGISTERS\|PC:U_PC\|LOGIC_74HC161:U_COUNTER1\"" {  } { { "src/verilog/PC.v" "U_COUNTER1" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/PC.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC373 TTM4:U_TTM4\|REGISTERS:U_REGISTERS\|PC:U_PC\|LOGIC_74HC373:U_TRISTATE " "Elaborating entity \"LOGIC_74HC373\" for hierarchy \"TTM4:U_TTM4\|REGISTERS:U_REGISTERS\|PC:U_PC\|LOGIC_74HC373:U_TRISTATE\"" {  } { { "src/verilog/PC.v" "U_TRISTATE" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/PC.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC125 TTM4:U_TTM4\|REGISTERS:U_REGISTERS\|LOGIC_74HC125:U_JP_TRISTATE1 " "Elaborating entity \"LOGIC_74HC125\" for hierarchy \"TTM4:U_TTM4\|REGISTERS:U_REGISTERS\|LOGIC_74HC125:U_JP_TRISTATE1\"" {  } { { "src/verilog/REGISTERS.v" "U_JP_TRISTATE1" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTERS.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORY TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK " "Elaborating entity \"MEMORY\" for hierarchy \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\"" {  } { { "src/verilog/TTM4.v" "U_MEMORY_BLOCK" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_SRM2B256SLMX TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1 " "Elaborating entity \"LOGIC_SRM2B256SLMX\" for hierarchy \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\"" {  } { { "src/verilog/MEMORY.v" "U_SRAM1" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY " "Elaborating entity \"SRAM\" for hierarchy \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\"" {  } { { "src/verilog/logic/SRM2B256SLMX.v" "U_MEMORY" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "src/verilog/ip/SRAM.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component " "Instantiated megafunction \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388154541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388154541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388154541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388154541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388154541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388154541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388154541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388154541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388154541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388154541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388154541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388154541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388154541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388154541 ""}  } { { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576388154541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f7g1 " "Found entity 1: altsyncram_f7g1" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388154636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388154636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f7g1 TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated " "Elaborating entity \"altsyncram_f7g1\" for hierarchy \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_fsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_fsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_fsa " "Found entity 1: decode_fsa" {  } { { "db/decode_fsa.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/decode_fsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388154725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388154725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_fsa TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|decode_fsa:decode3 " "Elaborating entity \"decode_fsa\" for hierarchy \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|decode_fsa:decode3\"" {  } { { "db/altsyncram_f7g1.tdf" "decode3" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmb " "Found entity 1: mux_vmb" {  } { { "db/mux_vmb.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/mux_vmb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388154828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388154828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vmb TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|mux_vmb:mux2 " "Elaborating entity \"mux_vmb\" for hierarchy \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|mux_vmb:mux2\"" {  } { { "db/altsyncram_f7g1.tdf" "mux2" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_DECODER TTM4:U_TTM4\|INSTRUCTION_DECODER:U_INSTRUCTION_DECODER " "Elaborating entity \"INSTRUCTION_DECODER\" for hierarchy \"TTM4:U_TTM4\|INSTRUCTION_DECODER:U_INSTRUCTION_DECODER\"" {  } { { "src/verilog/TTM4.v" "U_INSTRUCTION_DECODER" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_4053 TTM4:U_TTM4\|INSTRUCTION_DECODER:U_INSTRUCTION_DECODER\|LOGIC_4053:U_MULTIPLEXER3 " "Elaborating entity \"LOGIC_4053\" for hierarchy \"TTM4:U_TTM4\|INSTRUCTION_DECODER:U_INSTRUCTION_DECODER\|LOGIC_4053:U_MULTIPLEXER3\"" {  } { { "src/verilog/INSTRUCTION_DECODER.v" "U_MULTIPLEXER3" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/INSTRUCTION_DECODER.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC221 TTM4:U_TTM4\|INSTRUCTION_DECODER:U_INSTRUCTION_DECODER\|LOGIC_74HC221:U_MULTIVIBRATOR " "Elaborating entity \"LOGIC_74HC221\" for hierarchy \"TTM4:U_TTM4\|INSTRUCTION_DECODER:U_INSTRUCTION_DECODER\|LOGIC_74HC221:U_MULTIVIBRATOR\"" {  } { { "src/verilog/INSTRUCTION_DECODER.v" "U_MULTIVIBRATOR" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/INSTRUCTION_DECODER.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC138 TTM4:U_TTM4\|INSTRUCTION_DECODER:U_INSTRUCTION_DECODER\|LOGIC_74HC138:U_MULTIPLEXER1 " "Elaborating entity \"LOGIC_74HC138\" for hierarchy \"TTM4:U_TTM4\|INSTRUCTION_DECODER:U_INSTRUCTION_DECODER\|LOGIC_74HC138:U_MULTIPLEXER1\"" {  } { { "src/verilog/INSTRUCTION_DECODER.v" "U_MULTIPLEXER1" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/INSTRUCTION_DECODER.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP TTM4:U_TTM4\|SP:U_STACK_POINTER " "Elaborating entity \"SP\" for hierarchy \"TTM4:U_TTM4\|SP:U_STACK_POINTER\"" {  } { { "src/verilog/TTM4.v" "U_STACK_POINTER" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388154966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC245 TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_74HC245:U_TRISTATE " "Elaborating entity \"LOGIC_74HC245\" for hierarchy \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_74HC245:U_TRISTATE\"" {  } { { "src/verilog/SP.v" "U_TRISTATE" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388155050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC191 TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_74HC191:U_COUNTER1 " "Elaborating entity \"LOGIC_74HC191\" for hierarchy \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_74HC191:U_COUNTER1\"" {  } { { "src/verilog/SP.v" "U_COUNTER1" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388155058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_A TTM4:U_TTM4\|REGISTER_A:U_REGSITERA " "Elaborating entity \"REGISTER_A\" for hierarchy \"TTM4:U_TTM4\|REGISTER_A:U_REGSITERA\"" {  } { { "src/verilog/TTM4.v" "U_REGSITERA" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388155068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_B TTM4:U_TTM4\|REGISTER_B:U_REGSITERB " "Elaborating entity \"REGISTER_B\" for hierarchy \"TTM4:U_TTM4\|REGISTER_B:U_REGSITERB\"" {  } { { "src/verilog/TTM4.v" "U_REGSITERB" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388155078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU TTM4:U_TTM4\|ALU:U_ALU " "Elaborating entity \"ALU\" for hierarchy \"TTM4:U_TTM4\|ALU:U_ALU\"" {  } { { "src/verilog/TTM4.v" "U_ALU" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388155086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC283 TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_74HC283:U_ADDER " "Elaborating entity \"LOGIC_74HC283\" for hierarchy \"TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_74HC283:U_ADDER\"" {  } { { "src/verilog/ALU.v" "U_ADDER" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388155090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC08 TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_74HC08:U_AND " "Elaborating entity \"LOGIC_74HC08\" for hierarchy \"TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_74HC08:U_AND\"" {  } { { "src/verilog/ALU.v" "U_AND" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388155100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC32 TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_74HC32:U_OR " "Elaborating entity \"LOGIC_74HC32\" for hierarchy \"TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_74HC32:U_OR\"" {  } { { "src/verilog/ALU.v" "U_OR" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388155110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_4030 TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_4030:U_XOR " "Elaborating entity \"LOGIC_4030\" for hierarchy \"TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_4030:U_XOR\"" {  } { { "src/verilog/ALU.v" "U_XOR" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388155117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC257 TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_74HC257:U_Y_TRISTATE " "Elaborating entity \"LOGIC_74HC257\" for hierarchy \"TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_74HC257:U_Y_TRISTATE\"" {  } { { "src/verilog/ALU.v" "U_Y_TRISTATE" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388155125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC259 TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_74HC259:U_DECODER " "Elaborating entity \"LOGIC_74HC259\" for hierarchy \"TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_74HC259:U_DECODER\"" {  } { { "src/verilog/ALU.v" "U_DECODER" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388155131 ""}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "DECODER DECODER 74HC259.v(13) " "Verilog HDL warning at 74HC259.v(13): variable DECODER in static task or function DECODER may have unintended latch behavior" {  } { { "src/verilog/logic/74HC259.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC259.v" 13 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1576388155131 "|top|ALU:U_ALU|LOGIC_74HC259:U_DECODER"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "DECODER 74HC259.v(13) " "Verilog HDL Function Declaration warning at 74HC259.v(13): function \"DECODER\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "src/verilog/logic/74HC259.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC259.v" 13 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1576388155135 "|top|ALU:U_ALU|LOGIC_74HC259:U_DECODER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DECODER 0 74HC259.v(13) " "Net \"DECODER\" at 74HC259.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "src/verilog/logic/74HC259.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC259.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576388155135 "|top|ALU:U_ALU|LOGIC_74HC259:U_DECODER"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "TTM4:U_TTM4\|m_rst " "Net \"TTM4:U_TTM4\|m_rst\" is missing source, defaulting to GND" {  } { { "src/verilog/TTM4.v" "m_rst" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1576388155220 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1576388155220 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a8 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a9 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a10 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a11 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a12 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a13 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a14 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a15 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a16 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a17 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a18 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a19 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a20 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a21 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a22 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a23 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a24 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a25 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a26 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a27 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a28 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a29 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a30 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a31 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a8 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a9 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a10 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a11 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a12 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a13 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a14 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a15 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a16 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a17 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a18 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a19 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a20 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a21 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a22 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a23 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a24 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a25 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a26 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a27 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a28 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a29 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a30 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a31 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a8 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a9 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a10 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a11 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a12 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a13 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a14 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a15 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a16 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a17 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a18 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a19 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a20 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a21 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a22 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a23 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a24 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a25 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a26 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a27 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a28 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a29 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a30 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a31 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155368 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1576388155368 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1576388155368 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a0 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a1 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a2 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a3 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a4 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a5 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a6 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a7 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a0 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a1 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a2 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a3 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a4 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a5 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a6 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a7 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a0 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a1 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a2 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a3 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a4 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a5 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a6 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a7 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388155383 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1576388155383 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1576388155383 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1576388155777 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_BO GND " "Pin \"LED_BO\" is stuck at GND" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576388155818 "|top|LED_BO"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576388155818 "|top|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576388155818 "|top|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576388155818 "|top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576388155818 "|top|LED[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576388155818 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576388155832 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/output_files/top.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388155983 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576388156237 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388156237 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388156361 "|top|RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388156361 "|top|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388156361 "|top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388156361 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388156361 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388156361 "|top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1576388156361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576388156365 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576388156365 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576388156365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 121 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576388156441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 14:35:56 2019 " "Processing ended: Sun Dec 15 14:35:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576388156441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576388156441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576388156441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388156441 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1576388158086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576388158094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 14:35:57 2019 " "Processing started: Sun Dec 15 14:35:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576388158094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1576388158094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1576388158094 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1576388158382 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1576388158382 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1576388158382 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1576388158515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1576388158519 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 10CL006YU256I7G " "Selected device 10CL006YU256I7G for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1576388158531 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576388158611 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576388158611 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576388158791 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1576388158803 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256A7G " "Device 10CL006YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576388159371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256A7G " "Device 10CL010YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576388159371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256I7G " "Device 10CL010YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576388159371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256A7G " "Device 10CL016YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576388159371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256I7G " "Device 10CL016YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576388159371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256A7G " "Device 10CL025YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576388159371 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256I7G " "Device 10CL025YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576388159371 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1576388159371 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576388159375 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576388159375 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576388159375 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576388159375 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576388159375 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1576388159375 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1576388159375 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 11 " "No exact pin location assignment(s) for 1 pins of 11 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1576388159707 ""}
{ "Info" "ISTA_SDC_FOUND" "top.out.sdc " "Reading SDC File: 'top.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1576388159870 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1576388159881 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576388159881 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576388159881 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          CLK " "  20.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576388159881 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1576388159881 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1576388159881 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576388159881 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576388159881 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576388159881 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576388159881 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1576388159881 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1576388159881 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1576388159881 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1576388159885 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1576388159885 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576388159885 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1576388159885 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1576388159885 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1576388159885 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576388159885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576388159885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 25 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576388159885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576388159885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 6 19 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576388159885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 11 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576388159885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576388159885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 25 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576388159885 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1576388159885 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1576388159885 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576388159899 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1576388159907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576388160608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576388160632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576388160644 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576388160760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576388160760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576388161024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1576388161480 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576388161480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1576388161507 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1576388161507 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1576388161507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576388161511 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1576388161702 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576388161706 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576388161862 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576388161862 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576388162135 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576388162595 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/output_files/top.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576388162933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5385 " "Peak virtual memory: 5385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576388163538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 14:36:03 2019 " "Processing ended: Sun Dec 15 14:36:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576388163538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576388163538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576388163538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576388163538 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1576388164854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576388164862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 14:36:04 2019 " "Processing started: Sun Dec 15 14:36:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576388164862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1576388164862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1576388164862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1576388165313 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1576388165729 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1576388165753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576388166000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 14:36:06 2019 " "Processing ended: Sun Dec 15 14:36:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576388166000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576388166000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576388166000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1576388166000 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1576388166665 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1576388167837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576388167845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 14:36:07 2019 " "Processing started: Sun Dec 15 14:36:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576388167845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1576388167845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1576388167845 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1576388168129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1576388168967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1576388168967 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576388169038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576388169038 ""}
{ "Info" "ISTA_SDC_FOUND" "top.out.sdc " "Reading SDC File: 'top.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1576388169298 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1576388169313 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1576388169362 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576388169363 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576388169413 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576388169429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576388169447 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576388169468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10.000 " "Worst-case minimum pulse width slack is 10.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576388169479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576388169479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000               0.000 CLK  " "   10.000               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576388169479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576388169479 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1576388169495 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1576388169527 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1576388169783 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576388169889 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576388169910 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576388169919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576388169942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576388169961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10.000 " "Worst-case minimum pulse width slack is 10.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576388169981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576388169981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000               0.000 CLK  " "   10.000               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576388169981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576388169981 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1576388169993 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576388170189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576388170197 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576388170211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576388170219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10.000 " "Worst-case minimum pulse width slack is 10.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576388170226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576388170226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000               0.000 CLK  " "   10.000               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576388170226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576388170226 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1576388170757 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1576388170758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576388170900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 14:36:10 2019 " "Processing ended: Sun Dec 15 14:36:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576388170900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576388170900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576388170900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1576388170900 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1576388172564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576388172576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 14:36:12 2019 " "Processing started: Sun Dec 15 14:36:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576388172576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1576388172576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1576388172576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1576388173815 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/ simulation " "Generated file top.vo in folder \"C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1576388173951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576388174010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 14:36:14 2019 " "Processing ended: Sun Dec 15 14:36:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576388174010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576388174010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576388174010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1576388174010 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 128 s " "Quartus Prime Full Compilation was successful. 0 errors, 128 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1576388174684 ""}
