<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\13062\Desktop\ov7725_hdmi\ov7725_hdmi\ov7725_hdmi\impl\gwsynthesis\ov7725_hdmi.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\13062\Desktop\ov7725_hdmi\ov7725_hdmi\ov7725_hdmi\src\ov7725_hdmi.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.6.02Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG484C8/I7</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov 15 13:50:50 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>23137</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>19359</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>100</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>783</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>29</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk.default_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>3.077</td>
<td>325.000
<td>0.000</td>
<td>1.538</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk.default_clk</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>3.077</td>
<td>325.000
<td>0.000</td>
<td>1.538</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk.default_clk</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>6.154</td>
<td>162.500
<td>0.000</td>
<td>3.077</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk.default_clk</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>9.231</td>
<td>108.333
<td>0.000</td>
<td>4.615</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk.default_clk</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk.default_clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT </td>
</tr>
<tr>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>2.500</td>
<td>0.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk.default_clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTP </td>
</tr>
<tr>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk.default_clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD </td>
</tr>
<tr>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.000</td>
<td>66.667
<td>0.000</td>
<td>7.500</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk.default_clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD3 </td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>15.385</td>
<td>65.000
<td>0.000</td>
<td>7.692</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
<tr>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT </td>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cam_pclk_1_ibuf/I cam_pclk_2_ibuf/I cam_pclk_3_ibuf/I cam_pclk_4_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk.default_clk</td>
<td>50.000(MHz)</td>
<td>266.986(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
<td>200.000(MHz)</td>
<td>1883.240(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>65.000(MHz)</td>
<td>70.256(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>76.548(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>DEFAULT_CLK</td>
<td>100.000(MHz)</td>
<td>147.665(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL_325/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL_325/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL_325/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-5.945</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/rburst_reg_1_s0/Q</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/HOLD</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.265</td>
<td>7.658</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-5.675</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/rburst_reg_1_s0/Q</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/HOLD</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.265</td>
<td>7.387</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-4.526</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_video_driver/cnt_h_0_s0/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.985</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-4.378</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_video_driver/cnt_h_10_s0/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.837</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-4.378</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_video_driver/cnt_h_5_s0/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.837</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-4.378</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_video_driver/cnt_h_6_s0/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.837</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-4.378</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_video_driver/cnt_h_7_s0/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.837</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-4.378</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_video_driver/cnt_h_9_s0/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.837</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-4.378</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_video_driver/cnt_h_8_s0/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.837</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-4.346</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_video_driver/cnt_h_1_s0/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.805</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-4.346</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_video_driver/cnt_h_2_s0/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.805</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-4.346</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_video_driver/cnt_h_3_s0/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.805</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-4.346</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_video_driver/cnt_h_4_s0/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.805</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-4.055</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_61_s0/CLEAR</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.513</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-4.055</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_62_s0/CLEAR</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.513</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-4.055</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_63_s0/CLEAR</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.513</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-4.055</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_66_s0/CLEAR</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.513</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-3.897</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.468</td>
<td>4.779</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-3.897</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.468</td>
<td>4.779</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-3.897</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.468</td>
<td>4.779</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-3.897</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.468</td>
<td>4.779</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-3.889</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.538</td>
<td>0.462</td>
<td>4.779</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-3.889</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.538</td>
<td>0.462</td>
<td>4.779</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-3.889</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.538</td>
<td>0.462</td>
<td>4.779</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-3.889</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.538</td>
<td>0.462</td>
<td>4.779</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.493</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_2_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.447</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.477</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_3_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.462</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.465</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_2_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.474</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.355</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_5_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_5_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.584</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.355</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_6_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_6_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.584</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.354</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_7_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_7_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.586</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.354</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_0_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_0_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.586</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.328</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_8_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_8_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.612</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.317</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.rptr_4_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_4_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.733</td>
<td>0.462</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.258</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_4_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_4_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.682</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.242</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_1_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_1_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.202</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_0_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_0_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.738</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.202</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_1_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_1_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.738</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.202</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_5_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_5_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.738</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.202</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_7_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_7_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.738</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.194</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.rptr_5_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_5_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.733</td>
<td>0.586</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.189</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/rbin_num_9_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_9_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.733</td>
<td>0.591</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.179</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_4_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_4_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.761</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.168</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/Equal.rptr_6_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/Equal.wq1_rptr_6_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.584</td>
<td>0.462</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.168</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.rptr_0_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_0_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.733</td>
<td>0.612</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.168</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.rptr_8_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_8_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.733</td>
<td>0.612</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.120</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_8_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_8_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.819</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.107</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_6_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_6_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.832</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.102</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/rbin_num_9_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_9_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.894</td>
<td>0.838</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.069</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.rptr_2_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_2_s0/D</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>-0.733</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-5.945</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/rburst_reg_1_s0/Q</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/HOLD</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.265</td>
<td>7.658</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-5.675</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/rburst_reg_1_s0/Q</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/HOLD</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.265</td>
<td>7.387</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-4.055</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_61_s0/CLEAR</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.513</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-4.055</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_62_s0/CLEAR</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.513</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-4.055</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_63_s0/CLEAR</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.513</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-4.055</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_66_s0/CLEAR</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.513</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-3.897</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.468</td>
<td>4.779</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-3.897</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.468</td>
<td>4.779</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-3.897</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.468</td>
<td>4.779</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-3.897</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.468</td>
<td>4.779</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-3.889</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.538</td>
<td>0.462</td>
<td>4.779</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-3.889</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.538</td>
<td>0.462</td>
<td>4.779</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-3.889</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.538</td>
<td>0.462</td>
<td>4.779</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-3.889</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.538</td>
<td>0.462</td>
<td>4.779</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-3.729</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_110_s0/CLEAR</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.187</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-3.729</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_111_s0/CLEAR</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.187</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-3.729</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_112_s0/CLEAR</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.187</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-3.729</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_113_s0/CLEAR</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.187</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-3.729</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_114_s0/CLEAR</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.187</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-3.729</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_115_s0/CLEAR</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.187</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-3.729</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_13_s0/CLEAR</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.187</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-3.729</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_17_s0/CLEAR</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.187</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-3.729</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_30_s0/CLEAR</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.187</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-3.729</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_107_s0/CLEAR</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.187</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-3.729</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_125_s0/CLEAR</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>0.010</td>
<td>5.187</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.978</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_rd/fifo_inst/reset_r_1_s1/PRESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.025</td>
</tr>
<tr>
<td>2</td>
<td>0.978</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_rd/fifo_inst/reset_r_0_s1/PRESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.025</td>
</tr>
<tr>
<td>3</td>
<td>1.164</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_rd/fifo_inst/reset_r_1_s1/PRESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.210</td>
</tr>
<tr>
<td>4</td>
<td>1.164</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_rd/fifo_inst/reset_r_0_s1/PRESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.210</td>
</tr>
<tr>
<td>5</td>
<td>1.275</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_rd/fifo_inst/reset_r_1_s1/PRESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.321</td>
</tr>
<tr>
<td>6</td>
<td>1.275</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_rd/fifo_inst/reset_r_0_s1/PRESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.321</td>
</tr>
<tr>
<td>7</td>
<td>1.313</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_rd/fifo_inst/reset_r_1_s1/PRESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.360</td>
</tr>
<tr>
<td>8</td>
<td>1.313</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_rd/fifo_inst/reset_r_0_s1/PRESET</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.360</td>
</tr>
<tr>
<td>9</td>
<td>1.484</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/wfifo_rst_h_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/reset_r_1_s1/PRESET</td>
<td>DEFAULT_CLK:[R]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.574</td>
<td>0.956</td>
</tr>
<tr>
<td>10</td>
<td>1.484</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/wfifo_rst_h_s0/Q</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/reset_r_0_s1/PRESET</td>
<td>DEFAULT_CLK:[R]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.574</td>
<td>0.956</td>
</tr>
<tr>
<td>11</td>
<td>1.651</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>sys_clk.default_clk:[R]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.243</td>
<td>1.597</td>
</tr>
<tr>
<td>12</td>
<td>1.651</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>sys_clk.default_clk:[R]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.243</td>
<td>1.597</td>
</tr>
<tr>
<td>13</td>
<td>1.651</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>sys_clk.default_clk:[R]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.243</td>
<td>1.597</td>
</tr>
<tr>
<td>14</td>
<td>1.651</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>sys_clk.default_clk:[R]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.243</td>
<td>1.597</td>
</tr>
<tr>
<td>15</td>
<td>1.651</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>sys_clk.default_clk:[R]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.243</td>
<td>1.597</td>
</tr>
<tr>
<td>16</td>
<td>1.651</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>sys_clk.default_clk:[R]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.243</td>
<td>1.597</td>
</tr>
<tr>
<td>17</td>
<td>1.651</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
<td>sys_clk.default_clk:[R]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.243</td>
<td>1.597</td>
</tr>
<tr>
<td>18</td>
<td>1.651</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/RESET</td>
<td>sys_clk.default_clk:[R]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.243</td>
<td>1.597</td>
</tr>
<tr>
<td>19</td>
<td>1.651</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
<td>sys_clk.default_clk:[R]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.243</td>
<td>1.597</td>
</tr>
<tr>
<td>20</td>
<td>1.651</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>sys_clk.default_clk:[R]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.243</td>
<td>1.597</td>
</tr>
<tr>
<td>21</td>
<td>1.651</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>sys_clk.default_clk:[R]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.243</td>
<td>1.597</td>
</tr>
<tr>
<td>22</td>
<td>1.651</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>sys_clk.default_clk:[R]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.243</td>
<td>1.597</td>
</tr>
<tr>
<td>23</td>
<td>1.651</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>sys_clk.default_clk:[R]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.243</td>
<td>1.597</td>
</tr>
<tr>
<td>24</td>
<td>1.651</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>sys_clk.default_clk:[R]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.243</td>
<td>1.597</td>
</tr>
<tr>
<td>25</td>
<td>1.651</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>sys_clk.default_clk:[R]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.243</td>
<td>1.597</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.518</td>
<td>4.518</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/datain_t_126_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.518</td>
<td>4.518</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/datain_t_49_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.518</td>
<td>4.518</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/datain_t_6_s1</td>
</tr>
<tr>
<td>4</td>
<td>3.518</td>
<td>4.518</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wptr_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.518</td>
<td>4.518</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Full_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.518</td>
<td>4.518</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_ov7725_dri_2/u_cmos_capture_data/cmos_ps_cnt_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.518</td>
<td>4.518</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_ov7725_dri_2/u_cmos_capture_data/cmos_data_t_15_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.518</td>
<td>4.518</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_ov7725_dri_2/u_cmos_capture_data/cmos_data_t_13_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.518</td>
<td>4.518</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_ov7725_dri_2/u_cmos_capture_data/cmos_data_t_12_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.518</td>
<td>4.518</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_ov7725_dri_2/u_cmos_capture_data/cmos_data_t_14_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/rburst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/rburst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/rburst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[3][B]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s5/I0</td>
</tr>
<tr>
<td>2.859</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C20[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s5/F</td>
</tr>
<tr>
<td>3.032</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s4/I3</td>
</tr>
<tr>
<td>3.581</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s4/F</td>
</tr>
<tr>
<td>3.760</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][B]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s1/I2</td>
</tr>
<tr>
<td>4.315</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C21[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s1/F</td>
</tr>
<tr>
<td>4.971</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[3][B]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_PRECHARGE_s11/I3</td>
</tr>
<tr>
<td>5.488</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R39C21[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_PRECHARGE_s11/F</td>
</tr>
<tr>
<td>6.185</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C19[2][B]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/pause_en_s3/I1</td>
</tr>
<tr>
<td>6.740</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C19[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/pause_en_s3/F</td>
</tr>
<tr>
<td>8.241</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C0</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKOUT</td>
</tr>
<tr>
<td>2.817</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/FCLK</td>
</tr>
<tr>
<td>2.782</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs</td>
</tr>
<tr>
<td>2.295</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.265</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.725, 35.583%; route: 4.701, 61.388%; tC2Q: 0.232, 3.029%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/rburst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/rburst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/rburst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[3][B]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s5/I0</td>
</tr>
<tr>
<td>2.859</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C20[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s5/F</td>
</tr>
<tr>
<td>3.032</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s4/I3</td>
</tr>
<tr>
<td>3.581</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s4/F</td>
</tr>
<tr>
<td>3.760</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][B]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s1/I2</td>
</tr>
<tr>
<td>4.315</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C21[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s1/F</td>
</tr>
<tr>
<td>4.971</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[3][B]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_PRECHARGE_s11/I3</td>
</tr>
<tr>
<td>5.488</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R39C21[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_PRECHARGE_s11/F</td>
</tr>
<tr>
<td>6.185</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C19[2][B]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/pause_en_s3/I1</td>
</tr>
<tr>
<td>6.740</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C19[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/pause_en_s3/F</td>
</tr>
<tr>
<td>7.970</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C0</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKOUT</td>
</tr>
<tr>
<td>2.817</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/FCLK</td>
</tr>
<tr>
<td>2.782</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs</td>
</tr>
<tr>
<td>2.295</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.265</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.725, 36.888%; route: 4.430, 59.972%; tC2Q: 0.232, 3.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_video_driver/cnt_h_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.512</td>
<td>1.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>u_hdmi_top/u_video_driver/n135_s1/I3</td>
</tr>
<tr>
<td>65.839</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_top/u_video_driver/n135_s1/F</td>
</tr>
<tr>
<td>66.567</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C24[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_video_driver/cnt_h_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C24[0][A]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_0_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_video_driver/cnt_h_0_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C24[0][A]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.882, 14.738%; route: 4.871, 81.385%; tC2Q: 0.232, 3.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_video_driver/cnt_h_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.512</td>
<td>1.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>u_hdmi_top/u_video_driver/n135_s1/I3</td>
</tr>
<tr>
<td>65.839</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_top/u_video_driver/n135_s1/F</td>
</tr>
<tr>
<td>66.419</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C26[2][B]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_video_driver/cnt_h_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C26[2][B]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_10_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_video_driver/cnt_h_10_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C26[2][B]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.882, 15.111%; route: 4.723, 80.914%; tC2Q: 0.232, 3.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_video_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.512</td>
<td>1.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>u_hdmi_top/u_video_driver/n135_s1/I3</td>
</tr>
<tr>
<td>65.839</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_top/u_video_driver/n135_s1/F</td>
</tr>
<tr>
<td>66.419</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C26[0][A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_video_driver/cnt_h_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C26[0][A]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_video_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C26[0][A]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.882, 15.111%; route: 4.723, 80.914%; tC2Q: 0.232, 3.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_video_driver/cnt_h_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.512</td>
<td>1.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>u_hdmi_top/u_video_driver/n135_s1/I3</td>
</tr>
<tr>
<td>65.839</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_top/u_video_driver/n135_s1/F</td>
</tr>
<tr>
<td>66.419</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C26[0][B]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_video_driver/cnt_h_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C26[0][B]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_6_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_video_driver/cnt_h_6_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C26[0][B]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.882, 15.111%; route: 4.723, 80.914%; tC2Q: 0.232, 3.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_video_driver/cnt_h_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.512</td>
<td>1.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>u_hdmi_top/u_video_driver/n135_s1/I3</td>
</tr>
<tr>
<td>65.839</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_top/u_video_driver/n135_s1/F</td>
</tr>
<tr>
<td>66.419</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C26[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_video_driver/cnt_h_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C26[1][A]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_7_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_video_driver/cnt_h_7_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C26[1][A]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.882, 15.111%; route: 4.723, 80.914%; tC2Q: 0.232, 3.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_video_driver/cnt_h_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.512</td>
<td>1.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>u_hdmi_top/u_video_driver/n135_s1/I3</td>
</tr>
<tr>
<td>65.839</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_top/u_video_driver/n135_s1/F</td>
</tr>
<tr>
<td>66.419</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C26[2][A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_video_driver/cnt_h_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C26[2][A]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_9_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_video_driver/cnt_h_9_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C26[2][A]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.882, 15.111%; route: 4.723, 80.914%; tC2Q: 0.232, 3.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_video_driver/cnt_h_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.512</td>
<td>1.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>u_hdmi_top/u_video_driver/n135_s1/I3</td>
</tr>
<tr>
<td>65.839</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_top/u_video_driver/n135_s1/F</td>
</tr>
<tr>
<td>66.419</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C26[1][B]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_video_driver/cnt_h_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C26[1][B]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_8_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_video_driver/cnt_h_8_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C26[1][B]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.882, 15.111%; route: 4.723, 80.914%; tC2Q: 0.232, 3.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_video_driver/cnt_h_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.512</td>
<td>1.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>u_hdmi_top/u_video_driver/n135_s1/I3</td>
</tr>
<tr>
<td>65.839</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_top/u_video_driver/n135_s1/F</td>
</tr>
<tr>
<td>66.387</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C25[1][A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_video_driver/cnt_h_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C25[1][A]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_1_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_video_driver/cnt_h_1_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C25[1][A]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.882, 15.195%; route: 4.691, 80.808%; tC2Q: 0.232, 3.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_video_driver/cnt_h_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.512</td>
<td>1.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>u_hdmi_top/u_video_driver/n135_s1/I3</td>
</tr>
<tr>
<td>65.839</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_top/u_video_driver/n135_s1/F</td>
</tr>
<tr>
<td>66.387</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C25[1][B]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_video_driver/cnt_h_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C25[1][B]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_2_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_video_driver/cnt_h_2_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C25[1][B]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.882, 15.195%; route: 4.691, 80.808%; tC2Q: 0.232, 3.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_video_driver/cnt_h_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.512</td>
<td>1.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>u_hdmi_top/u_video_driver/n135_s1/I3</td>
</tr>
<tr>
<td>65.839</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_top/u_video_driver/n135_s1/F</td>
</tr>
<tr>
<td>66.387</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C25[2][A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_video_driver/cnt_h_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C25[2][A]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_3_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_video_driver/cnt_h_3_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C25[2][A]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.882, 15.195%; route: 4.691, 80.808%; tC2Q: 0.232, 3.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_video_driver/cnt_h_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.512</td>
<td>1.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C25[3][B]</td>
<td>u_hdmi_top/u_video_driver/n135_s1/I3</td>
</tr>
<tr>
<td>65.839</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R44C25[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi_top/u_video_driver/n135_s1/F</td>
</tr>
<tr>
<td>66.387</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C25[2][B]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_video_driver/cnt_h_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C25[2][B]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_4_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_video_driver/cnt_h_4_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C25[2][B]</td>
<td>u_hdmi_top/u_video_driver/cnt_h_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.882, 15.195%; route: 4.691, 80.808%; tC2Q: 0.232, 3.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_61_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>66.096</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_61_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_61_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_61_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_61_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 10.067%; route: 4.726, 85.725%; tC2Q: 0.232, 4.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_62_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>66.096</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_62_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_62_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_62_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_62_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 10.067%; route: 4.726, 85.725%; tC2Q: 0.232, 4.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_63_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>66.096</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_63_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_63_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_63_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C11[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_63_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 10.067%; route: 4.726, 85.725%; tC2Q: 0.232, 4.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_66_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>66.096</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_66_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_66_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_66_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_66_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 10.067%; route: 4.726, 85.725%; tC2Q: 0.232, 4.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>23.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>23.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>25.362</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.538</td>
<td>21.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.538</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[0]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.653</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>21.618</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.468</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.613%; route: 3.992, 83.533%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>23.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>23.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>25.362</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.538</td>
<td>21.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.538</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[0]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.653</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>21.618</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.468</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.613%; route: 3.992, 83.533%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>23.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>23.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>25.362</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.538</td>
<td>21.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.538</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[0]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.653</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>21.618</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.468</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.613%; route: 3.992, 83.533%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>23.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>23.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>25.362</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.538</td>
<td>21.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.538</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[0]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.653</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>21.618</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.468</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.613%; route: 3.992, 83.533%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>3.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>3.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>5.362</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.538</td>
<td>1.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[0]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.659</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>1.624</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>1.473</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.462</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.613%; route: 3.992, 83.533%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>3.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>3.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>5.362</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.538</td>
<td>1.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[0]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.659</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>1.624</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>1.473</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.462</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.613%; route: 3.992, 83.533%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>3.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>3.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>5.362</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.538</td>
<td>1.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[0]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.659</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>1.624</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>1.473</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.462</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.613%; route: 3.992, 83.533%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>3.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>3.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>5.362</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.538</td>
<td>1.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[0]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.659</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>1.624</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>1.473</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.462</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.613%; route: 3.992, 83.533%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_2_s0/Q</td>
</tr>
<tr>
<td>0.971</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB48[B]</td>
<td>cam_pclk_3_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOB48[B]</td>
<td>cam_pclk_3_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_2_s0</td>
</tr>
<tr>
<td>1.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 54.832%; tC2Q: 0.202, 45.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 47.658%; route: 0.742, 52.342%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C47[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_3_s0/Q</td>
</tr>
<tr>
<td>0.986</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB9[A]</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOB9[A]</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td>1.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C46[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C47[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_2_s0/Q</td>
</tr>
<tr>
<td>0.998</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB9[A]</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOB9[A]</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_2_s0</td>
</tr>
<tr>
<td>1.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C40[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C44[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R32C44[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_5_s0/Q</td>
</tr>
<tr>
<td>1.108</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB9[A]</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOB9[A]</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td>1.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C41[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C42[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C42[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_6_s0/Q</td>
</tr>
<tr>
<td>1.108</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB9[A]</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOB9[A]</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td>1.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C45[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C42[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_7_s0/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R33C42[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_7_s0/Q</td>
</tr>
<tr>
<td>1.109</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB9[A]</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOB9[A]</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td>1.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.673%; tC2Q: 0.201, 34.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C36[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_0_s0/Q</td>
</tr>
<tr>
<td>1.109</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB48[B]</td>
<td>cam_pclk_3_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOB48[B]</td>
<td>cam_pclk_3_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_0_s0</td>
</tr>
<tr>
<td>1.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.673%; tC2Q: 0.201, 34.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 47.658%; route: 0.742, 52.342%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_8_s0/Q</td>
</tr>
<tr>
<td>1.135</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB48[B]</td>
<td>cam_pclk_3_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOB48[B]</td>
<td>cam_pclk_3_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td>1.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C36[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 47.658%; route: 0.742, 52.342%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C32[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R41C32[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.rptr_4_s0/Q</td>
</tr>
<tr>
<td>0.986</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C33[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR18[A]</td>
<td>cam_pclk_4_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOR18[A]</td>
<td>cam_pclk_4_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C33[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td>1.303</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C33[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.739%; route: 0.581, 46.261%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_4_s0/Q</td>
</tr>
<tr>
<td>1.206</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB48[B]</td>
<td>cam_pclk_3_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOB48[B]</td>
<td>cam_pclk_3_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td>1.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C31[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 70.391%; tC2Q: 0.202, 29.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 47.658%; route: 0.742, 52.342%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_1_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB48[B]</td>
<td>cam_pclk_3_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOB48[B]</td>
<td>cam_pclk_3_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td>1.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C31[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 47.658%; route: 0.742, 52.342%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C47[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_0_s0/Q</td>
</tr>
<tr>
<td>1.261</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB9[A]</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOB9[A]</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_0_s0</td>
</tr>
<tr>
<td>1.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C41[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.536, 72.614%; tC2Q: 0.202, 27.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C47[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_1_s0/Q</td>
</tr>
<tr>
<td>1.261</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB9[A]</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOB9[A]</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td>1.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C40[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.536, 72.614%; tC2Q: 0.202, 27.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_5_s0/Q</td>
</tr>
<tr>
<td>1.261</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB48[B]</td>
<td>cam_pclk_3_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOB48[B]</td>
<td>cam_pclk_3_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td>1.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C36[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.536, 72.614%; tC2Q: 0.202, 27.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 47.658%; route: 0.742, 52.342%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_7_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_7_s0/Q</td>
</tr>
<tr>
<td>1.261</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB48[B]</td>
<td>cam_pclk_3_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOB48[B]</td>
<td>cam_pclk_3_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td>1.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C34[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.536, 72.614%; tC2Q: 0.202, 27.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 47.658%; route: 0.742, 52.342%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.rptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C32[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R41C32[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.rptr_5_s0/Q</td>
</tr>
<tr>
<td>1.109</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C33[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR18[A]</td>
<td>cam_pclk_4_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOR18[A]</td>
<td>cam_pclk_4_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C33[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td>1.303</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C33[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.673%; tC2Q: 0.201, 34.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.739%; route: 0.581, 46.261%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/rbin_num_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/rbin_num_9_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R44C32[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/rbin_num_9_s0/Q</td>
</tr>
<tr>
<td>1.114</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C33[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR18[A]</td>
<td>cam_pclk_4_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOR18[A]</td>
<td>cam_pclk_4_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C33[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_9_s0/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_9_s0</td>
</tr>
<tr>
<td>1.303</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C33[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 65.809%; tC2Q: 0.202, 34.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.739%; route: 0.581, 46.261%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C47[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_4_s0/Q</td>
</tr>
<tr>
<td>1.285</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB9[A]</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOB9[A]</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td>1.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.559, 73.452%; tC2Q: 0.202, 26.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/Equal.rptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/Equal.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/Equal.rptr_6_s0/Q</td>
</tr>
<tr>
<td>0.986</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/Equal.wq1_rptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB31[A]</td>
<td>cam_pclk_1_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOB31[A]</td>
<td>cam_pclk_1_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/Equal.wq1_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C38[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.980%; route: 0.432, 39.020%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C40[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R43C40[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.rptr_0_s0/Q</td>
</tr>
<tr>
<td>1.135</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C35[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR18[A]</td>
<td>cam_pclk_4_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOR18[A]</td>
<td>cam_pclk_4_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C35[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_0_s0</td>
</tr>
<tr>
<td>1.303</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C35[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.739%; route: 0.581, 46.261%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C40[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R43C40[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.rptr_8_s0/Q</td>
</tr>
<tr>
<td>1.135</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR18[A]</td>
<td>cam_pclk_4_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOR18[A]</td>
<td>cam_pclk_4_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td>1.303</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C34[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.739%; route: 0.581, 46.261%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.rptr_8_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>0.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C40[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB9[A]</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOB9[A]</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C40[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td>1.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C40[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.347%; tC2Q: 0.202, 24.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 47.656%; route: 0.742, 52.344%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C31[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.rptr_6_s0/Q</td>
</tr>
<tr>
<td>1.356</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB48[B]</td>
<td>cam_pclk_3_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOB48[B]</td>
<td>cam_pclk_3_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td>1.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C34[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.630, 75.732%; tC2Q: 0.202, 24.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 47.658%; route: 0.742, 52.342%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/rbin_num_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/rbin_num_9_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C39[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/rbin_num_9_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB48[B]</td>
<td>cam_pclk_3_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOB48[B]</td>
<td>cam_pclk_3_ibuf/O</td>
</tr>
<tr>
<td>1.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_9_s0/CLK</td>
</tr>
<tr>
<td>1.452</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_9_s0</td>
</tr>
<tr>
<td>1.463</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C47[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_wr/fifo_inst/Equal.wq1_rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.636, 75.892%; tC2Q: 0.202, 24.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 47.658%; route: 0.742, 52.342%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C32[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.rptr_2_s0/Q</td>
</tr>
<tr>
<td>1.234</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR18[A]</td>
<td>cam_pclk_4_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOR18[A]</td>
<td>cam_pclk_4_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_2_s0</td>
</tr>
<tr>
<td>1.303</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C34[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_wr/fifo_inst/Equal.wq1_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.508, 71.564%; tC2Q: 0.202, 28.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.739%; route: 0.581, 46.261%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/rburst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/rburst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/rburst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[3][B]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s5/I0</td>
</tr>
<tr>
<td>2.859</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C20[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s5/F</td>
</tr>
<tr>
<td>3.032</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s4/I3</td>
</tr>
<tr>
<td>3.581</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s4/F</td>
</tr>
<tr>
<td>3.760</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][B]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s1/I2</td>
</tr>
<tr>
<td>4.315</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C21[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s1/F</td>
</tr>
<tr>
<td>4.971</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[3][B]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_PRECHARGE_s11/I3</td>
</tr>
<tr>
<td>5.488</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R39C21[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_PRECHARGE_s11/F</td>
</tr>
<tr>
<td>6.185</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C19[2][B]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/pause_en_s3/I1</td>
</tr>
<tr>
<td>6.740</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C19[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/pause_en_s3/F</td>
</tr>
<tr>
<td>8.241</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C0</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKOUT</td>
</tr>
<tr>
<td>2.817</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/FCLK</td>
</tr>
<tr>
<td>2.782</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs</td>
</tr>
<tr>
<td>2.295</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.265</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.725, 35.583%; route: 4.701, 61.388%; tC2Q: 0.232, 3.029%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/rburst_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/rburst_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/rburst_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[3][B]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s5/I0</td>
</tr>
<tr>
<td>2.859</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C20[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s5/F</td>
</tr>
<tr>
<td>3.032</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[3][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s4/I3</td>
</tr>
<tr>
<td>3.581</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R34C20[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s4/F</td>
</tr>
<tr>
<td>3.760</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][B]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s1/I2</td>
</tr>
<tr>
<td>4.315</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C21[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/n1989_s1/F</td>
</tr>
<tr>
<td>4.971</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[3][B]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_PRECHARGE_s11/I3</td>
</tr>
<tr>
<td>5.488</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R39C21[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_PRECHARGE_s11/F</td>
</tr>
<tr>
<td>6.185</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C19[2][B]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/pause_en_s3/I1</td>
</tr>
<tr>
<td>6.740</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C19[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/pause_en_s3/F</td>
</tr>
<tr>
<td>7.970</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C0</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKOUT</td>
</tr>
<tr>
<td>2.817</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/FCLK</td>
</tr>
<tr>
<td>2.782</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs</td>
</tr>
<tr>
<td>2.295</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.265</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.725, 36.888%; route: 4.430, 59.972%; tC2Q: 0.232, 3.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_61_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>66.096</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_61_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_61_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_61_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_61_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 10.067%; route: 4.726, 85.725%; tC2Q: 0.232, 4.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_62_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>66.096</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_62_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_62_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_62_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_62_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 10.067%; route: 4.726, 85.725%; tC2Q: 0.232, 4.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_63_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>66.096</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_63_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_63_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_63_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C11[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_63_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 10.067%; route: 4.726, 85.725%; tC2Q: 0.232, 4.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_66_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>66.096</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_66_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_66_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_66_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_66_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 10.067%; route: 4.726, 85.725%; tC2Q: 0.232, 4.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>23.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>23.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>25.362</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.538</td>
<td>21.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.538</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[0]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.653</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>21.618</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.468</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.613%; route: 3.992, 83.533%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>23.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>23.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>25.362</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.538</td>
<td>21.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.538</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[0]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.653</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>21.618</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.468</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.613%; route: 3.992, 83.533%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>23.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>23.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>25.362</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.538</td>
<td>21.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.538</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[0]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.653</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>21.618</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.468</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.613%; route: 3.992, 83.533%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>20.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>23.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>23.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>25.362</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.538</td>
<td>21.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.538</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[0]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.653</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>21.618</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.468</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.613%; route: 3.992, 83.533%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>3.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>3.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>5.362</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.538</td>
<td>1.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[0]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.659</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>1.624</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>1.473</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.462</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.613%; route: 3.992, 83.533%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>3.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>3.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>5.362</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.538</td>
<td>1.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[0]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.659</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>1.624</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>1.473</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.462</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.613%; route: 3.992, 83.533%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>3.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>3.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>5.362</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.538</td>
<td>1.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[0]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.659</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>1.624</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>1.473</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.462</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.613%; route: 3.992, 83.533%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>3.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>3.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>5.362</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.538</td>
<td>1.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[0]</td>
<td>u_Gowin_rPLL_325/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.659</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>1.624</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>1.473</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>u_hdmi_top/u_DVI_TX_Top/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.462</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.613%; route: 3.992, 83.533%; tC2Q: 0.232, 4.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_110_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.770</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C31[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_110_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_110_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_110_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C31[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_110_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 10.699%; route: 4.400, 84.829%; tC2Q: 0.232, 4.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_111_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.770</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C31[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_111_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_111_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_111_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C31[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_111_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 10.699%; route: 4.400, 84.829%; tC2Q: 0.232, 4.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_112_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.770</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C31[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_112_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_112_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_112_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C31[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_112_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 10.699%; route: 4.400, 84.829%; tC2Q: 0.232, 4.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_113_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.770</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C31[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_113_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_113_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_113_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C31[1][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_113_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 10.699%; route: 4.400, 84.829%; tC2Q: 0.232, 4.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_114_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.770</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C31[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_114_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_114_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_114_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C31[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_114_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 10.699%; route: 4.400, 84.829%; tC2Q: 0.232, 4.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_115_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.770</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C31[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_115_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C31[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_115_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_115_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C31[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/data_115_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 10.699%; route: 4.400, 84.829%; tC2Q: 0.232, 4.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.770</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_13_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_13_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 10.699%; route: 4.400, 84.829%; tC2Q: 0.232, 4.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.770</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_17_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_17_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 10.699%; route: 4.400, 84.829%; tC2Q: 0.232, 4.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.770</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_30_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_30_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 10.699%; route: 4.400, 84.829%; tC2Q: 0.232, 4.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_107_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.770</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_107_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_107_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_107_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_107_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 10.699%; route: 4.400, 84.829%; tC2Q: 0.232, 4.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_125_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>60.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>60.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>60.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>225</td>
<td>R42C21[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>63.374</td>
<td>2.559</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>n153_s1/I0</td>
</tr>
<tr>
<td>63.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1463</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>65.770</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_125_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>61.868</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>62.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_125_s0/CLK</td>
</tr>
<tr>
<td>62.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_125_s0</td>
</tr>
<tr>
<td>62.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/data_125_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 10.699%; route: 4.400, 84.829%; tC2Q: 0.232, 4.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_rd/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>100.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>100.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C45[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>100.847</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C44[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/n877_s1/I0</td>
</tr>
<tr>
<td>101.157</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R36C44[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/n877_s1/F</td>
</tr>
<tr>
<td>101.548</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C43[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_rd/fifo_inst/reset_r_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>100.524</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C43[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_rd/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>100.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_rd/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td>100.570</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C43[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_rd/fifo_inst/reset_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 30.253%; route: 0.514, 50.131%; tC2Q: 0.201, 19.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_rd/fifo_inst/reset_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>100.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>100.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C45[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>100.847</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C44[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/n877_s1/I0</td>
</tr>
<tr>
<td>101.157</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R36C44[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/n877_s1/F</td>
</tr>
<tr>
<td>101.548</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C43[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_rd/fifo_inst/reset_r_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>100.524</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C43[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_rd/fifo_inst/reset_r_0_s1/CLK</td>
</tr>
<tr>
<td>100.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_rd/fifo_inst/reset_r_0_s1</td>
</tr>
<tr>
<td>100.570</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C43[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_rd/fifo_inst/reset_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 30.253%; route: 0.514, 50.131%; tC2Q: 0.201, 19.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_rd/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>100.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>100.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C45[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>100.847</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C44[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/n877_s1/I0</td>
</tr>
<tr>
<td>101.157</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R36C44[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/n877_s1/F</td>
</tr>
<tr>
<td>101.734</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_rd/fifo_inst/reset_r_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>100.524</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_rd/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>100.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_rd/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td>100.570</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C39[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_rd/fifo_inst/reset_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 25.614%; route: 0.699, 57.778%; tC2Q: 0.201, 16.608%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_rd/fifo_inst/reset_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>100.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>100.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C45[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>100.847</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C44[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/n877_s1/I0</td>
</tr>
<tr>
<td>101.157</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R36C44[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/n877_s1/F</td>
</tr>
<tr>
<td>101.734</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_rd/fifo_inst/reset_r_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>100.524</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_rd/fifo_inst/reset_r_0_s1/CLK</td>
</tr>
<tr>
<td>100.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_rd/fifo_inst/reset_r_0_s1</td>
</tr>
<tr>
<td>100.570</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C39[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_rd/fifo_inst/reset_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 25.614%; route: 0.699, 57.778%; tC2Q: 0.201, 16.608%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_rd/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>100.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>100.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C45[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>100.847</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C44[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/n877_s1/I0</td>
</tr>
<tr>
<td>101.157</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R36C44[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/n877_s1/F</td>
</tr>
<tr>
<td>101.845</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_rd/fifo_inst/reset_r_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>100.524</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C30[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_rd/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>100.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_rd/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td>100.570</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C30[2][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_rd/fifo_inst/reset_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.461%; route: 0.810, 61.327%; tC2Q: 0.201, 15.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_rd/fifo_inst/reset_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>100.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>100.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C45[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>100.847</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C44[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/n877_s1/I0</td>
</tr>
<tr>
<td>101.157</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R36C44[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/n877_s1/F</td>
</tr>
<tr>
<td>101.845</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_rd/fifo_inst/reset_r_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>100.524</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C30[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_rd/fifo_inst/reset_r_0_s1/CLK</td>
</tr>
<tr>
<td>100.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_rd/fifo_inst/reset_r_0_s1</td>
</tr>
<tr>
<td>100.570</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C30[2][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_4/u_fifo_rd/fifo_inst/reset_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.461%; route: 0.810, 61.327%; tC2Q: 0.201, 15.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_rd/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>100.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>100.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C45[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>100.847</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C44[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/n877_s1/I0</td>
</tr>
<tr>
<td>101.157</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R36C44[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/n877_s1/F</td>
</tr>
<tr>
<td>101.883</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_rd/fifo_inst/reset_r_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>100.524</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_rd/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>100.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_rd/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td>100.570</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_rd/fifo_inst/reset_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 22.802%; route: 0.849, 62.413%; tC2Q: 0.201, 14.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>100.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_rd/fifo_inst/reset_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>100.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C45[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>100.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C45[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/rdfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>100.847</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C44[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/n877_s1/I0</td>
</tr>
<tr>
<td>101.157</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R36C44[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/n877_s1/F</td>
</tr>
<tr>
<td>101.883</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_rd/fifo_inst/reset_r_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>100.329</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>1052</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>100.524</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_rd/fifo_inst/reset_r_0_s1/CLK</td>
</tr>
<tr>
<td>100.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_rd/fifo_inst/reset_r_0_s1</td>
</tr>
<tr>
<td>100.570</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C32[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_3/u_fifo_rd/fifo_inst/reset_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 22.802%; route: 0.849, 62.413%; tC2Q: 0.201, 14.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/wfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB31[A]</td>
<td>cam_pclk_1_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOB31[A]</td>
<td>cam_pclk_1_ibuf/O</td>
</tr>
<tr>
<td>11.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C44[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/wfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>11.309</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R38C44[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/wfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>11.431</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C44[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/n1030_s1/I0</td>
</tr>
<tr>
<td>11.815</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R38C44[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/n1030_s1/F</td>
</tr>
<tr>
<td>12.064</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/reset_r_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>10.569</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td>10.580</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C42[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/reset_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.574</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 60.980%; route: 0.432, 39.020%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 40.149%; route: 0.371, 38.835%; tC2Q: 0.201, 21.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/wfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/reset_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB31[A]</td>
<td>cam_pclk_1_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>393</td>
<td>IOB31[A]</td>
<td>cam_pclk_1_ibuf/O</td>
</tr>
<tr>
<td>11.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C44[0][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/wfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>11.309</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R38C44[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/wfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>11.431</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C44[0][B]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/n1030_s1/I0</td>
</tr>
<tr>
<td>11.815</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R38C44[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/n1030_s1/F</td>
</tr>
<tr>
<td>12.064</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/reset_r_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>4303</td>
<td>LEFTSIDE[0]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.534</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/reset_r_0_s1/CLK</td>
</tr>
<tr>
<td>10.569</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/reset_r_0_s1</td>
</tr>
<tr>
<td>10.580</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C42[1][A]</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_1/u_fifo_wr/fifo_inst/reset_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.574</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 60.980%; route: 0.432, 39.020%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 40.149%; route: 0.371, 38.835%; tC2Q: 0.201, 21.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R40C14[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/I1</td>
</tr>
<tr>
<td>1.424</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2209</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/F</td>
</tr>
<tr>
<td>2.456</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL24[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKIN</td>
</tr>
<tr>
<td>0.156</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKOUT</td>
</tr>
<tr>
<td>0.249</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/FCLK</td>
</tr>
<tr>
<td>0.617</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/DQSW270</td>
</tr>
<tr>
<td>0.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.652</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>0.805</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL24[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.243</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.718%; route: 1.161, 72.694%; tC2Q: 0.201, 12.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R40C14[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/I1</td>
</tr>
<tr>
<td>1.424</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2209</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/F</td>
</tr>
<tr>
<td>2.456</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL18[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKIN</td>
</tr>
<tr>
<td>0.156</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKOUT</td>
</tr>
<tr>
<td>0.249</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/FCLK</td>
</tr>
<tr>
<td>0.617</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/DQSW270</td>
</tr>
<tr>
<td>0.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.652</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>0.805</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL18[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.243</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.718%; route: 1.161, 72.694%; tC2Q: 0.201, 12.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R40C14[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/I1</td>
</tr>
<tr>
<td>1.424</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2209</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/F</td>
</tr>
<tr>
<td>2.456</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKIN</td>
</tr>
<tr>
<td>0.156</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKOUT</td>
</tr>
<tr>
<td>0.249</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/FCLK</td>
</tr>
<tr>
<td>0.617</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/DQSW270</td>
</tr>
<tr>
<td>0.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.652</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>0.805</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.243</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.718%; route: 1.161, 72.694%; tC2Q: 0.201, 12.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R40C14[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/I1</td>
</tr>
<tr>
<td>1.424</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2209</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/F</td>
</tr>
<tr>
<td>2.456</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL17[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKIN</td>
</tr>
<tr>
<td>0.156</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKOUT</td>
</tr>
<tr>
<td>0.249</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/FCLK</td>
</tr>
<tr>
<td>0.617</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/DQSW270</td>
</tr>
<tr>
<td>0.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.652</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>0.805</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL17[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.243</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.718%; route: 1.161, 72.694%; tC2Q: 0.201, 12.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R40C14[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/I1</td>
</tr>
<tr>
<td>1.424</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2209</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/F</td>
</tr>
<tr>
<td>2.456</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKIN</td>
</tr>
<tr>
<td>0.156</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKOUT</td>
</tr>
<tr>
<td>0.249</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/FCLK</td>
</tr>
<tr>
<td>0.617</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/DQSW270</td>
</tr>
<tr>
<td>0.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.652</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td>0.805</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.243</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.718%; route: 1.161, 72.694%; tC2Q: 0.201, 12.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R40C14[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/I1</td>
</tr>
<tr>
<td>1.424</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2209</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/F</td>
</tr>
<tr>
<td>2.456</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKIN</td>
</tr>
<tr>
<td>0.156</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKOUT</td>
</tr>
<tr>
<td>0.249</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/FCLK</td>
</tr>
<tr>
<td>0.617</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/DQSW270</td>
</tr>
<tr>
<td>0.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.652</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>0.805</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.243</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.718%; route: 1.161, 72.694%; tC2Q: 0.201, 12.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R40C14[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/I1</td>
</tr>
<tr>
<td>1.424</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2209</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/F</td>
</tr>
<tr>
<td>2.456</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKIN</td>
</tr>
<tr>
<td>0.156</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKOUT</td>
</tr>
<tr>
<td>0.249</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/FCLK</td>
</tr>
<tr>
<td>0.617</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/DQSW270</td>
</tr>
<tr>
<td>0.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.652</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td>0.805</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.243</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.718%; route: 1.161, 72.694%; tC2Q: 0.201, 12.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R40C14[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/I1</td>
</tr>
<tr>
<td>1.424</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2209</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/F</td>
</tr>
<tr>
<td>2.456</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKIN</td>
</tr>
<tr>
<td>0.156</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKOUT</td>
</tr>
<tr>
<td>0.249</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/FCLK</td>
</tr>
<tr>
<td>0.617</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/DQSW270</td>
</tr>
<tr>
<td>0.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.652</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td>0.805</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.243</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.718%; route: 1.161, 72.694%; tC2Q: 0.201, 12.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R40C14[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/I1</td>
</tr>
<tr>
<td>1.424</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2209</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/F</td>
</tr>
<tr>
<td>2.456</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKIN</td>
</tr>
<tr>
<td>0.156</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKOUT</td>
</tr>
<tr>
<td>0.249</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/FCLK</td>
</tr>
<tr>
<td>0.617</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R18C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/DQSW270</td>
</tr>
<tr>
<td>0.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.652</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td>0.805</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.243</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.718%; route: 1.161, 72.694%; tC2Q: 0.201, 12.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R40C14[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/I1</td>
</tr>
<tr>
<td>1.424</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2209</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/F</td>
</tr>
<tr>
<td>2.456</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL35[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKIN</td>
</tr>
<tr>
<td>0.156</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKOUT</td>
</tr>
<tr>
<td>0.249</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/FCLK</td>
</tr>
<tr>
<td>0.617</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R36C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/DQSW270</td>
</tr>
<tr>
<td>0.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.652</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>0.805</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL35[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.243</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.718%; route: 1.161, 72.694%; tC2Q: 0.201, 12.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R40C14[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/I1</td>
</tr>
<tr>
<td>1.424</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2209</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/F</td>
</tr>
<tr>
<td>2.456</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL34[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKIN</td>
</tr>
<tr>
<td>0.156</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKOUT</td>
</tr>
<tr>
<td>0.249</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/FCLK</td>
</tr>
<tr>
<td>0.617</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R36C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/DQSW270</td>
</tr>
<tr>
<td>0.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL34[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.652</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>0.805</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL34[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.243</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.718%; route: 1.161, 72.694%; tC2Q: 0.201, 12.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R40C14[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/I1</td>
</tr>
<tr>
<td>1.424</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2209</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/F</td>
</tr>
<tr>
<td>2.456</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL31[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKIN</td>
</tr>
<tr>
<td>0.156</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKOUT</td>
</tr>
<tr>
<td>0.249</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/FCLK</td>
</tr>
<tr>
<td>0.617</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R36C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/DQSW270</td>
</tr>
<tr>
<td>0.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL31[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.652</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>0.805</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL31[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.243</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.718%; route: 1.161, 72.694%; tC2Q: 0.201, 12.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R40C14[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/I1</td>
</tr>
<tr>
<td>1.424</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2209</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/F</td>
</tr>
<tr>
<td>2.456</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL30[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKIN</td>
</tr>
<tr>
<td>0.156</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKOUT</td>
</tr>
<tr>
<td>0.249</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/FCLK</td>
</tr>
<tr>
<td>0.617</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R36C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/DQSW270</td>
</tr>
<tr>
<td>0.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL30[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.652</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>0.805</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL30[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.243</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.718%; route: 1.161, 72.694%; tC2Q: 0.201, 12.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R40C14[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/I1</td>
</tr>
<tr>
<td>1.424</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2209</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/F</td>
</tr>
<tr>
<td>2.456</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKIN</td>
</tr>
<tr>
<td>0.156</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKOUT</td>
</tr>
<tr>
<td>0.249</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/FCLK</td>
</tr>
<tr>
<td>0.617</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R36C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/DQSW270</td>
</tr>
<tr>
<td>0.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.652</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td>0.805</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.243</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.718%; route: 1.161, 72.694%; tC2Q: 0.201, 12.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOR27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R40C14[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/I1</td>
</tr>
<tr>
<td>1.424</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2209</td>
<td>R39C14[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_top/u_DDR3_Memory_Interface_Top/ddr_rst_d_s0/F</td>
</tr>
<tr>
<td>2.456</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL33[A]</td>
<td style=" font-weight:bold;">u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKIN</td>
</tr>
<tr>
<td>0.156</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>UNPLACED</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_dqcen/CLKOUT</td>
</tr>
<tr>
<td>0.249</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/FCLK</td>
</tr>
<tr>
<td>0.617</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R36C0</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/cml5.u_dqs/DQSW270</td>
</tr>
<tr>
<td>0.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>0.652</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>0.805</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL33[A]</td>
<td>u_ddr3_top/u_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.243</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.718%; route: 1.161, 72.694%; tC2Q: 0.201, 12.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.518</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.518</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/datain_t_126_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>6.899</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/datain_t_126_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>11.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/datain_t_126_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.518</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.518</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/datain_t_49_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>6.899</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/datain_t_49_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>11.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/datain_t_49_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.518</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.518</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/datain_t_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>6.899</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/datain_t_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>11.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/datain_t_6_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.518</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.518</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wptr_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>6.899</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wptr_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>11.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Equal.wptr_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.518</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.518</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>6.899</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Full_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>11.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_top/u_ddr3_fifo_ctrl_top/u_ddr3_fifo_ctrl_2/u_fifo_wr/fifo_inst/Full_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.518</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.518</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ov7725_dri_2/u_cmos_capture_data/cmos_ps_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>6.899</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>u_ov7725_dri_2/u_cmos_capture_data/cmos_ps_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>11.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>u_ov7725_dri_2/u_cmos_capture_data/cmos_ps_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.518</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.518</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ov7725_dri_2/u_cmos_capture_data/cmos_data_t_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>6.899</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>u_ov7725_dri_2/u_cmos_capture_data/cmos_data_t_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>11.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>u_ov7725_dri_2/u_cmos_capture_data/cmos_data_t_15_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.518</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.518</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ov7725_dri_2/u_cmos_capture_data/cmos_data_t_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>6.899</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>u_ov7725_dri_2/u_cmos_capture_data/cmos_data_t_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>11.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>u_ov7725_dri_2/u_cmos_capture_data/cmos_data_t_13_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.518</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.518</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ov7725_dri_2/u_cmos_capture_data/cmos_data_t_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>6.899</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>u_ov7725_dri_2/u_cmos_capture_data/cmos_data_t_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>11.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>u_ov7725_dri_2/u_cmos_capture_data/cmos_data_t_12_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.518</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.518</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ov7725_dri_2/u_cmos_capture_data/cmos_data_t_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>6.899</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>u_ov7725_dri_2/u_cmos_capture_data/cmos_data_t_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam_pclk_2_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam_pclk_2_ibuf/O</td>
</tr>
<tr>
<td>11.417</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>u_ov7725_dri_2/u_cmos_capture_data/cmos_data_t_14_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>4303</td>
<td>clk_out</td>
<td>-5.945</td>
<td>0.261</td>
</tr>
<tr>
<td>2209</td>
<td>ddr_rst</td>
<td>-1.383</td>
<td>2.020</td>
</tr>
<tr>
<td>1463</td>
<td>n153_5</td>
<td>-4.526</td>
<td>1.583</td>
</tr>
<tr>
<td>1052</td>
<td>clk_65m</td>
<td>-2.732</td>
<td>0.261</td>
</tr>
<tr>
<td>427</td>
<td>rvalid</td>
<td>14.717</td>
<td>1.781</td>
</tr>
<tr>
<td>393</td>
<td>cam_pclk_3_d</td>
<td>2.530</td>
<td>1.211</td>
</tr>
<tr>
<td>393</td>
<td>cam_pclk_2_d</td>
<td>3.360</td>
<td>1.212</td>
</tr>
<tr>
<td>393</td>
<td>cam_pclk_1_d</td>
<td>3.228</td>
<td>0.654</td>
</tr>
<tr>
<td>393</td>
<td>cam_pclk_4_d</td>
<td>2.491</td>
<td>0.925</td>
</tr>
<tr>
<td>310</td>
<td>n295_7</td>
<td>10.510</td>
<td>2.026</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R31C11</td>
<td>90.28%</td>
</tr>
<tr>
<td>R31C10</td>
<td>88.89%</td>
</tr>
<tr>
<td>R31C43</td>
<td>86.11%</td>
</tr>
<tr>
<td>R44C34</td>
<td>86.11%</td>
</tr>
<tr>
<td>R16C32</td>
<td>84.72%</td>
</tr>
<tr>
<td>R13C32</td>
<td>81.94%</td>
</tr>
<tr>
<td>R31C9</td>
<td>81.94%</td>
</tr>
<tr>
<td>R17C31</td>
<td>80.56%</td>
</tr>
<tr>
<td>R11C31</td>
<td>80.56%</td>
</tr>
<tr>
<td>R15C35</td>
<td>80.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
