--------------------------------------------------------------------------------
Release 12.3 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml HU.twx HU.ncd -o HU.twr HU.pcf

Design file:              HU.ncd
Physical constraint file: HU.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
BranchD<0>     |ForwardAD<0>   |   10.098|
BranchD<0>     |ForwardAD<1>   |   11.729|
BranchD<0>     |ForwardBD<0>   |    8.701|
BranchD<0>     |ForwardBD<1>   |   10.320|
BranchD<0>     |StallD         |    8.162|
BranchD<0>     |StallF         |    8.241|
BranchD<1>     |ForwardAD<0>   |   10.712|
BranchD<1>     |ForwardAD<1>   |   11.355|
BranchD<1>     |ForwardBD<0>   |    8.828|
BranchD<1>     |ForwardBD<1>   |    9.923|
BranchD<1>     |StallD         |    8.327|
BranchD<1>     |StallF         |    8.406|
MemtoRegE      |StallD         |    6.277|
MemtoRegE      |StallF         |    6.356|
MemtoRegM      |StallD         |    7.980|
MemtoRegM      |StallF         |    8.059|
PCSrcD<0>      |FlushE         |    5.211|
PCSrcD<1>      |FlushE         |    5.402|
RegWriteE      |StallD         |    7.499|
RegWriteE      |StallF         |    7.578|
RegWriteM      |ForwardAD<0>   |    7.747|
RegWriteM      |ForwardAD<1>   |    8.390|
RegWriteM      |ForwardAE<0>   |    8.050|
RegWriteM      |ForwardAE<1>   |    7.768|
RegWriteM      |ForwardBD<0>   |    6.343|
RegWriteM      |ForwardBD<1>   |    7.067|
RegWriteM      |ForwardBE<0>   |    7.907|
RegWriteM      |ForwardBE<1>   |    7.229|
RegWriteM      |StallD         |    7.234|
RegWriteM      |StallF         |    7.313|
RegWriteW      |ForwardAD<1>   |    9.007|
RegWriteW      |ForwardAE<0>   |    8.119|
RegWriteW      |ForwardBD<1>   |    7.598|
RegWriteW      |ForwardBE<0>   |    7.383|
RsD<0>         |ForwardAD<0>   |    7.442|
RsD<0>         |ForwardAD<1>   |    8.085|
RsD<0>         |ForwardBD<1>   |    6.550|
RsD<0>         |StallD         |   10.586|
RsD<0>         |StallF         |   10.665|
RsD<1>         |ForwardAD<0>   |   10.061|
RsD<1>         |ForwardAD<1>   |   10.704|
RsD<1>         |ForwardBD<1>   |    9.080|
RsD<1>         |StallD         |   10.301|
RsD<1>         |StallF         |   10.380|
RsD<2>         |ForwardAD<0>   |   10.560|
RsD<2>         |ForwardAD<1>   |   11.203|
RsD<2>         |ForwardBD<1>   |    9.029|
RsD<2>         |StallD         |    9.804|
RsD<2>         |StallF         |    9.883|
RsD<3>         |ForwardAD<0>   |    9.506|
RsD<3>         |ForwardAD<1>   |   10.544|
RsD<3>         |ForwardBD<1>   |    9.135|
RsD<3>         |StallD         |   10.907|
RsD<3>         |StallF         |   10.986|
RsD<4>         |ForwardAD<0>   |    9.089|
RsD<4>         |ForwardAD<1>   |    9.732|
RsD<4>         |ForwardBD<1>   |    8.094|
RsD<4>         |StallD         |   10.217|
RsD<4>         |StallF         |   10.296|
RsE<0>         |ForwardAE<0>   |    8.055|
RsE<0>         |ForwardAE<1>   |    7.773|
RsE<1>         |ForwardAE<0>   |    8.346|
RsE<1>         |ForwardAE<1>   |    8.064|
RsE<2>         |ForwardAE<0>   |    8.275|
RsE<2>         |ForwardAE<1>   |    7.993|
RsE<3>         |ForwardAE<0>   |    7.873|
RsE<3>         |ForwardAE<1>   |    7.591|
RsE<4>         |ForwardAE<0>   |    7.741|
RsE<4>         |ForwardAE<1>   |    7.459|
RtD<0>         |ForwardBD<0>   |    5.542|
RtD<0>         |ForwardBD<1>   |    6.266|
RtD<0>         |StallD         |   10.749|
RtD<0>         |StallF         |   10.828|
RtD<1>         |ForwardBD<0>   |    7.387|
RtD<1>         |ForwardBD<1>   |    8.111|
RtD<1>         |StallD         |   10.164|
RtD<1>         |StallF         |   10.243|
RtD<2>         |ForwardBD<0>   |    7.491|
RtD<2>         |ForwardBD<1>   |    8.215|
RtD<2>         |StallD         |    9.882|
RtD<2>         |StallF         |    9.961|
RtD<3>         |ForwardBD<0>   |    7.264|
RtD<3>         |ForwardBD<1>   |    7.988|
RtD<3>         |StallD         |   10.624|
RtD<3>         |StallF         |   10.703|
RtD<4>         |ForwardBD<0>   |    6.194|
RtD<4>         |ForwardBD<1>   |    6.918|
RtD<4>         |StallD         |    9.764|
RtD<4>         |StallF         |    9.843|
RtE<0>         |ForwardBE<0>   |    8.444|
RtE<0>         |ForwardBE<1>   |    7.766|
RtE<0>         |StallD         |    9.926|
RtE<0>         |StallF         |   10.005|
RtE<1>         |ForwardBE<0>   |    7.917|
RtE<1>         |ForwardBE<1>   |    7.197|
RtE<1>         |StallD         |    9.001|
RtE<1>         |StallF         |    9.080|
RtE<2>         |ForwardBE<0>   |    7.488|
RtE<2>         |ForwardBE<1>   |    6.810|
RtE<2>         |StallD         |    9.569|
RtE<2>         |StallF         |    9.648|
RtE<3>         |ForwardBE<0>   |    7.927|
RtE<3>         |ForwardBE<1>   |    7.249|
RtE<3>         |StallD         |   10.354|
RtE<3>         |StallF         |   10.433|
RtE<4>         |ForwardBE<0>   |    8.661|
RtE<4>         |ForwardBE<1>   |    7.983|
RtE<4>         |StallD         |    9.336|
RtE<4>         |StallF         |    9.415|
WriteRegE<0>   |StallD         |   10.718|
WriteRegE<0>   |StallF         |   10.797|
WriteRegE<1>   |StallD         |   10.572|
WriteRegE<1>   |StallF         |   10.651|
WriteRegE<2>   |StallD         |    9.743|
WriteRegE<2>   |StallF         |    9.822|
WriteRegE<3>   |StallD         |   10.818|
WriteRegE<3>   |StallF         |   10.897|
WriteRegE<4>   |StallD         |    9.994|
WriteRegE<4>   |StallF         |   10.073|
WriteRegM<0>   |ForwardAD<0>   |    6.770|
WriteRegM<0>   |ForwardAD<1>   |    7.413|
WriteRegM<0>   |ForwardAE<0>   |    7.934|
WriteRegM<0>   |ForwardAE<1>   |    7.652|
WriteRegM<0>   |ForwardBD<0>   |    5.326|
WriteRegM<0>   |ForwardBD<1>   |    6.050|
WriteRegM<0>   |ForwardBE<0>   |    7.762|
WriteRegM<0>   |ForwardBE<1>   |    7.084|
WriteRegM<1>   |ForwardAD<0>   |    9.040|
WriteRegM<1>   |ForwardAD<1>   |    9.683|
WriteRegM<1>   |ForwardAE<0>   |    8.566|
WriteRegM<1>   |ForwardAE<1>   |    8.284|
WriteRegM<1>   |ForwardBD<0>   |    7.254|
WriteRegM<1>   |ForwardBD<1>   |    7.978|
WriteRegM<1>   |ForwardBE<0>   |    7.619|
WriteRegM<1>   |ForwardBE<1>   |    6.941|
WriteRegM<2>   |ForwardAD<0>   |    8.860|
WriteRegM<2>   |ForwardAD<1>   |    9.503|
WriteRegM<2>   |ForwardAE<0>   |    8.593|
WriteRegM<2>   |ForwardAE<1>   |    8.311|
WriteRegM<2>   |ForwardBD<0>   |    7.079|
WriteRegM<2>   |ForwardBD<1>   |    7.803|
WriteRegM<2>   |ForwardBE<0>   |    7.122|
WriteRegM<2>   |ForwardBE<1>   |    6.444|
WriteRegM<3>   |ForwardAD<0>   |    8.974|
WriteRegM<3>   |ForwardAD<1>   |    9.617|
WriteRegM<3>   |ForwardAE<0>   |    8.015|
WriteRegM<3>   |ForwardAE<1>   |    7.733|
WriteRegM<3>   |ForwardBD<0>   |    7.925|
WriteRegM<3>   |ForwardBD<1>   |    8.649|
WriteRegM<3>   |ForwardBE<0>   |    7.889|
WriteRegM<3>   |ForwardBE<1>   |    7.211|
WriteRegM<4>   |ForwardAD<0>   |    8.011|
WriteRegM<4>   |ForwardAD<1>   |    8.654|
WriteRegM<4>   |ForwardAE<0>   |    8.007|
WriteRegM<4>   |ForwardAE<1>   |    7.725|
WriteRegM<4>   |ForwardBD<0>   |    6.461|
WriteRegM<4>   |ForwardBD<1>   |    7.185|
WriteRegM<4>   |ForwardBE<0>   |    7.239|
WriteRegM<4>   |ForwardBE<1>   |    6.561|
WriteRegW<0>   |ForwardAD<1>   |    7.593|
WriteRegW<0>   |ForwardAE<0>   |    7.915|
WriteRegW<0>   |ForwardBD<1>   |    6.184|
WriteRegW<0>   |ForwardBE<0>   |    7.128|
WriteRegW<1>   |ForwardAD<1>   |    9.718|
WriteRegW<1>   |ForwardAE<0>   |    7.708|
WriteRegW<1>   |ForwardBD<1>   |    8.309|
WriteRegW<1>   |ForwardBE<0>   |    6.909|
WriteRegW<2>   |ForwardAD<1>   |    9.368|
WriteRegW<2>   |ForwardAE<0>   |    7.487|
WriteRegW<2>   |ForwardBD<1>   |    7.959|
WriteRegW<2>   |ForwardBE<0>   |    7.277|
WriteRegW<3>   |ForwardAD<1>   |   10.252|
WriteRegW<3>   |ForwardAE<0>   |    7.762|
WriteRegW<3>   |ForwardBD<1>   |    8.843|
WriteRegW<3>   |ForwardBE<0>   |    6.883|
WriteRegW<4>   |ForwardAD<1>   |    8.518|
WriteRegW<4>   |ForwardAE<0>   |    7.545|
WriteRegW<4>   |ForwardBD<1>   |    7.109|
WriteRegW<4>   |ForwardBE<0>   |    7.234|
rst_n          |StallD         |    5.660|
---------------+---------------+---------+


Analysis completed Mon Jun 06 13:55:16 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 125 MB



