
Nucleo-Serial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009298  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  08009498  08009498  0000a498  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098ac  080098ac  0000b1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080098ac  080098ac  0000a8ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080098b4  080098b4  0000b1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098b4  080098b4  0000a8b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080098b8  080098b8  0000a8b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  080098bc  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000568  200001e0  08009a98  0000b1e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000748  08009a98  0000b748  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000b1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014f89  00000000  00000000  0000b20a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033f6  00000000  00000000  00020193  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f58  00000000  00000000  00023590  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bc0  00000000  00000000  000244e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a4ca  00000000  00000000  000250a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000151dc  00000000  00000000  0004f572  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd1f9  00000000  00000000  0006474e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00161947  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bdc  00000000  00000000  0016198c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  00166568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001e0 	.word	0x200001e0
 800021c:	00000000 	.word	0x00000000
 8000220:	08009480 	.word	0x08009480

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e4 	.word	0x200001e4
 800023c:	08009480 	.word	0x08009480

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <requestCurrentReadingsPDP>:
 */

#include "PDP.h"

void requestCurrentReadingsPDP(PDP *pdp)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
	sendCANMessage(pdp->hcan, 0x8041640 | pdp->identifier, "\x00\x00\x00\x00\x20\x00", 6);
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	6818      	ldr	r0, [r3, #0]
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	685b      	ldr	r3, [r3, #4]
 800062c:	4904      	ldr	r1, [pc, #16]	@ (8000640 <requestCurrentReadingsPDP+0x24>)
 800062e:	4319      	orrs	r1, r3
 8000630:	2306      	movs	r3, #6
 8000632:	4a04      	ldr	r2, [pc, #16]	@ (8000644 <requestCurrentReadingsPDP+0x28>)
 8000634:	f000 fcc0 	bl	8000fb8 <sendCANMessage>
}
 8000638:	bf00      	nop
 800063a:	3708      	adds	r7, #8
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	08041640 	.word	0x08041640
 8000644:	08009498 	.word	0x08009498

08000648 <getSixParamPDP>:


void getSixParamPDP(PDP* pdp, uint64_t *cache) {
 8000648:	b590      	push	{r4, r7, lr}
 800064a:	b091      	sub	sp, #68	@ 0x44
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < 5; i++)
 8000652:	2300      	movs	r3, #0
 8000654:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000656:	e00a      	b.n	800066e <getSixParamPDP+0x26>
	{
		if (pdp->receivedNew)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800065e:	2b00      	cmp	r3, #0
 8000660:	d109      	bne.n	8000676 <getSixParamPDP+0x2e>
			break;

		HAL_Delay(10);
 8000662:	200a      	movs	r0, #10
 8000664:	f001 feb4 	bl	80023d0 <HAL_Delay>
	for (int i = 0; i < 5; i++)
 8000668:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800066a:	3301      	adds	r3, #1
 800066c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800066e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000670:	2b04      	cmp	r3, #4
 8000672:	ddf1      	ble.n	8000658 <getSixParamPDP+0x10>
 8000674:	e000      	b.n	8000678 <getSixParamPDP+0x30>
			break;
 8000676:	bf00      	nop
	}


	pdp->cacheWords[0] = (uint8_t) *cache;
 8000678:	683b      	ldr	r3, [r7, #0]
 800067a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800067e:	b2d3      	uxtb	r3, r2
 8000680:	b21a      	sxth	r2, r3
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	841a      	strh	r2, [r3, #32]

	short* numPtr1 = pdp->cacheWords;
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	3320      	adds	r3, #32
 800068a:	63bb      	str	r3, [r7, #56]	@ 0x38
	numPtr1[0] = (short) (numPtr1[0] << 2);
 800068c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800068e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000692:	009b      	lsls	r3, r3, #2
 8000694:	b21a      	sxth	r2, r3
 8000696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000698:	801a      	strh	r2, [r3, #0]

	short* numPtr2 = pdp->cacheWords;
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	3320      	adds	r3, #32
 800069e:	637b      	str	r3, [r7, #52]	@ 0x34
	numPtr2[0] = (short) (numPtr2[0] | ((short) ((*cache >> 14) & ((unsigned long) 3))));
 80006a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80006a2:	f9b3 4000 	ldrsh.w	r4, [r3]
 80006a6:	683b      	ldr	r3, [r7, #0]
 80006a8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80006ac:	f04f 0200 	mov.w	r2, #0
 80006b0:	f04f 0300 	mov.w	r3, #0
 80006b4:	0b82      	lsrs	r2, r0, #14
 80006b6:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 80006ba:	0b8b      	lsrs	r3, r1, #14
 80006bc:	b213      	sxth	r3, r2
 80006be:	f003 0303 	and.w	r3, r3, #3
 80006c2:	b21b      	sxth	r3, r3
 80006c4:	4323      	orrs	r3, r4
 80006c6:	b21a      	sxth	r2, r3
 80006c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80006ca:	801a      	strh	r2, [r3, #0]
	pdp->cacheWords[1] = (short) ((*cache >> 8) & 0x3f);
 80006cc:	683b      	ldr	r3, [r7, #0]
 80006ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 80006d2:	f04f 0200 	mov.w	r2, #0
 80006d6:	f04f 0300 	mov.w	r3, #0
 80006da:	0a02      	lsrs	r2, r0, #8
 80006dc:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80006e0:	0a0b      	lsrs	r3, r1, #8
 80006e2:	b213      	sxth	r3, r2
 80006e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80006e8:	b21a      	sxth	r2, r3
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	845a      	strh	r2, [r3, #34]	@ 0x22

	short* numPtr3 = &(pdp->cacheWords[1]);
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	3322      	adds	r3, #34	@ 0x22
 80006f2:	633b      	str	r3, [r7, #48]	@ 0x30
	numPtr3[0] = (short) (numPtr3[0] << 4);
 80006f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006fa:	011b      	lsls	r3, r3, #4
 80006fc:	b21a      	sxth	r2, r3
 80006fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000700:	801a      	strh	r2, [r3, #0]

	short* numPtr4 = &(pdp->cacheWords[1]);
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	3322      	adds	r3, #34	@ 0x22
 8000706:	62fb      	str	r3, [r7, #44]	@ 0x2c
	numPtr4[0] = (short) (numPtr4[0] | ((short) ((*cache >> 20) & 15)));
 8000708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800070a:	f9b3 4000 	ldrsh.w	r4, [r3]
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000714:	f04f 0200 	mov.w	r2, #0
 8000718:	f04f 0300 	mov.w	r3, #0
 800071c:	0d02      	lsrs	r2, r0, #20
 800071e:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 8000722:	0d0b      	lsrs	r3, r1, #20
 8000724:	b213      	sxth	r3, r2
 8000726:	f003 030f 	and.w	r3, r3, #15
 800072a:	b21b      	sxth	r3, r3
 800072c:	4323      	orrs	r3, r4
 800072e:	b21a      	sxth	r2, r3
 8000730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000732:	801a      	strh	r2, [r3, #0]
	pdp->cacheWords[2] = (short) ((*cache >> 0x10) & 15);
 8000734:	683b      	ldr	r3, [r7, #0]
 8000736:	e9d3 0100 	ldrd	r0, r1, [r3]
 800073a:	f04f 0200 	mov.w	r2, #0
 800073e:	f04f 0300 	mov.w	r3, #0
 8000742:	0c02      	lsrs	r2, r0, #16
 8000744:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000748:	0c0b      	lsrs	r3, r1, #16
 800074a:	b213      	sxth	r3, r2
 800074c:	f003 030f 	and.w	r3, r3, #15
 8000750:	b21a      	sxth	r2, r3
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	849a      	strh	r2, [r3, #36]	@ 0x24

	short* numPtr5 = &(pdp->cacheWords[2]);
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	3324      	adds	r3, #36	@ 0x24
 800075a:	62bb      	str	r3, [r7, #40]	@ 0x28
	numPtr5[0] = (short) (numPtr5[0] << 6);
 800075c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800075e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000762:	019b      	lsls	r3, r3, #6
 8000764:	b21a      	sxth	r2, r3
 8000766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000768:	801a      	strh	r2, [r3, #0]

	short* numPtr6 = &(pdp->cacheWords[2]);
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	3324      	adds	r3, #36	@ 0x24
 800076e:	627b      	str	r3, [r7, #36]	@ 0x24
	numPtr6[0] = (short) (numPtr6[0] | ((short) ((*cache >> 0x1a) & 0x3f)));
 8000770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000772:	f9b3 4000 	ldrsh.w	r4, [r3]
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	e9d3 0100 	ldrd	r0, r1, [r3]
 800077c:	f04f 0200 	mov.w	r2, #0
 8000780:	f04f 0300 	mov.w	r3, #0
 8000784:	0e82      	lsrs	r2, r0, #26
 8000786:	ea42 1281 	orr.w	r2, r2, r1, lsl #6
 800078a:	0e8b      	lsrs	r3, r1, #26
 800078c:	b213      	sxth	r3, r2
 800078e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000792:	b21b      	sxth	r3, r3
 8000794:	4323      	orrs	r3, r4
 8000796:	b21a      	sxth	r2, r3
 8000798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800079a:	801a      	strh	r2, [r3, #0]
	pdp->cacheWords[3] = (short) ((*cache >> 0x18) & ((unsigned long) 3));
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80007a2:	f04f 0200 	mov.w	r2, #0
 80007a6:	f04f 0300 	mov.w	r3, #0
 80007aa:	0e02      	lsrs	r2, r0, #24
 80007ac:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80007b0:	0e0b      	lsrs	r3, r1, #24
 80007b2:	b213      	sxth	r3, r2
 80007b4:	f003 0303 	and.w	r3, r3, #3
 80007b8:	b21a      	sxth	r2, r3
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	84da      	strh	r2, [r3, #38]	@ 0x26

	short* numPtr7 = &(pdp->cacheWords[3]);
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	3326      	adds	r3, #38	@ 0x26
 80007c2:	623b      	str	r3, [r7, #32]
	numPtr7[0] = (short) (numPtr7[0] << 8);
 80007c4:	6a3b      	ldr	r3, [r7, #32]
 80007c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007ca:	021b      	lsls	r3, r3, #8
 80007cc:	b21a      	sxth	r2, r3
 80007ce:	6a3b      	ldr	r3, [r7, #32]
 80007d0:	801a      	strh	r2, [r3, #0]

	short* numPtr8 = &(pdp->cacheWords[3]);
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	3326      	adds	r3, #38	@ 0x26
 80007d6:	61fb      	str	r3, [r7, #28]
	numPtr8[0] = (short) (numPtr8[0] | ((uint8_t) (*cache >> 0x20)));
 80007d8:	69fb      	ldr	r3, [r7, #28]
 80007da:	f9b3 4000 	ldrsh.w	r4, [r3]
 80007de:	683b      	ldr	r3, [r7, #0]
 80007e0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80007e4:	f04f 0200 	mov.w	r2, #0
 80007e8:	f04f 0300 	mov.w	r3, #0
 80007ec:	000a      	movs	r2, r1
 80007ee:	2300      	movs	r3, #0
 80007f0:	b2d3      	uxtb	r3, r2
 80007f2:	b21b      	sxth	r3, r3
 80007f4:	4323      	orrs	r3, r4
 80007f6:	b21a      	sxth	r2, r3
 80007f8:	69fb      	ldr	r3, [r7, #28]
 80007fa:	801a      	strh	r2, [r3, #0]
	pdp->cacheWords[4] = (*cache >> 40);
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000802:	f04f 0200 	mov.w	r2, #0
 8000806:	f04f 0300 	mov.w	r3, #0
 800080a:	0a0a      	lsrs	r2, r1, #8
 800080c:	2300      	movs	r3, #0
 800080e:	b212      	sxth	r2, r2
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	851a      	strh	r2, [r3, #40]	@ 0x28

	short* numPtr9 = &(pdp->cacheWords[4]);
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	3328      	adds	r3, #40	@ 0x28
 8000818:	61bb      	str	r3, [r7, #24]
	numPtr9[0] = (short) (numPtr9[0] << 2);
 800081a:	69bb      	ldr	r3, [r7, #24]
 800081c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000820:	009b      	lsls	r3, r3, #2
 8000822:	b21a      	sxth	r2, r3
 8000824:	69bb      	ldr	r3, [r7, #24]
 8000826:	801a      	strh	r2, [r3, #0]

	short* numPtr10 = &(pdp->cacheWords[4]);
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	3328      	adds	r3, #40	@ 0x28
 800082c:	617b      	str	r3, [r7, #20]
	numPtr10[0] = (short) (numPtr10[0] | ((short) ((*cache >> 0x36) & ((unsigned long) 3))));
 800082e:	697b      	ldr	r3, [r7, #20]
 8000830:	f9b3 4000 	ldrsh.w	r4, [r3]
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	e9d3 0100 	ldrd	r0, r1, [r3]
 800083a:	f04f 0200 	mov.w	r2, #0
 800083e:	f04f 0300 	mov.w	r3, #0
 8000842:	0d8a      	lsrs	r2, r1, #22
 8000844:	2300      	movs	r3, #0
 8000846:	b213      	sxth	r3, r2
 8000848:	f003 0303 	and.w	r3, r3, #3
 800084c:	b21b      	sxth	r3, r3
 800084e:	4323      	orrs	r3, r4
 8000850:	b21a      	sxth	r2, r3
 8000852:	697b      	ldr	r3, [r7, #20]
 8000854:	801a      	strh	r2, [r3, #0]
	pdp->cacheWords[5] = (short) ((*cache >> 0x30) & 0x3f);
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	e9d3 0100 	ldrd	r0, r1, [r3]
 800085c:	f04f 0200 	mov.w	r2, #0
 8000860:	f04f 0300 	mov.w	r3, #0
 8000864:	0c0a      	lsrs	r2, r1, #16
 8000866:	2300      	movs	r3, #0
 8000868:	b213      	sxth	r3, r2
 800086a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800086e:	b21a      	sxth	r2, r3
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	855a      	strh	r2, [r3, #42]	@ 0x2a

	short* numPtr11 = &(pdp->cacheWords[5]);
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	332a      	adds	r3, #42	@ 0x2a
 8000878:	613b      	str	r3, [r7, #16]
	numPtr11[0] = (short) (numPtr11[0] << 4);
 800087a:	693b      	ldr	r3, [r7, #16]
 800087c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000880:	011b      	lsls	r3, r3, #4
 8000882:	b21a      	sxth	r2, r3
 8000884:	693b      	ldr	r3, [r7, #16]
 8000886:	801a      	strh	r2, [r3, #0]

	short* numPtr12 = &(pdp->cacheWords[5]);
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	332a      	adds	r3, #42	@ 0x2a
 800088c:	60fb      	str	r3, [r7, #12]
	numPtr12[0] = (short) (numPtr12[0] | ((short) ((*cache >> 60) & 15)));
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	f9b3 4000 	ldrsh.w	r4, [r3]
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	e9d3 0100 	ldrd	r0, r1, [r3]
 800089a:	f04f 0200 	mov.w	r2, #0
 800089e:	f04f 0300 	mov.w	r3, #0
 80008a2:	0f0a      	lsrs	r2, r1, #28
 80008a4:	2300      	movs	r3, #0
 80008a6:	b213      	sxth	r3, r2
 80008a8:	f003 030f 	and.w	r3, r3, #15
 80008ac:	b21b      	sxth	r3, r3
 80008ae:	4323      	orrs	r3, r4
 80008b0:	b21a      	sxth	r2, r3
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	801a      	strh	r2, [r3, #0]
}
 80008b6:	bf00      	nop
 80008b8:	3744      	adds	r7, #68	@ 0x44
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd90      	pop	{r4, r7, pc}

080008be <getChannelCurrentPDP>:

// given PDP channel ID, returns the current in Amps at the channel
float getChannelCurrentPDP(PDP* pdp, int channelID)
{
 80008be:	b580      	push	{r7, lr}
 80008c0:	b084      	sub	sp, #16
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	6078      	str	r0, [r7, #4]
 80008c6:	6039      	str	r1, [r7, #0]
	pdp->requestCurrentReadings(pdp);
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008cc:	6878      	ldr	r0, [r7, #4]
 80008ce:	4798      	blx	r3

	float num = 0;
 80008d0:	f04f 0300 	mov.w	r3, #0
 80008d4:	60fb      	str	r3, [r7, #12]
	if (channelID >= 0 && channelID <= 5) {
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	db1b      	blt.n	8000914 <getChannelCurrentPDP+0x56>
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	2b05      	cmp	r3, #5
 80008e0:	dc18      	bgt.n	8000914 <getChannelCurrentPDP+0x56>
		pdp->getSixParam(pdp, &(pdp->cache0));
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e6:	687a      	ldr	r2, [r7, #4]
 80008e8:	3208      	adds	r2, #8
 80008ea:	4611      	mov	r1, r2
 80008ec:	6878      	ldr	r0, [r7, #4]
 80008ee:	4798      	blx	r3
		num = pdp->cacheWords[channelID] * 0.125;
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	683a      	ldr	r2, [r7, #0]
 80008f4:	3210      	adds	r2, #16
 80008f6:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80008fa:	ee07 3a90 	vmov	s15, r3
 80008fe:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000902:	eeb4 6b00 	vmov.f64	d6, #64	@ 0x3e000000  0.125
 8000906:	ee27 7b06 	vmul.f64	d7, d7, d6
 800090a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800090e:	edc7 7a03 	vstr	s15, [r7, #12]
 8000912:	e039      	b.n	8000988 <getChannelCurrentPDP+0xca>
	} else if (channelID >= 6 && channelID <= 11) {
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	2b05      	cmp	r3, #5
 8000918:	dd1c      	ble.n	8000954 <getChannelCurrentPDP+0x96>
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	2b0b      	cmp	r3, #11
 800091e:	dc19      	bgt.n	8000954 <getChannelCurrentPDP+0x96>
		pdp->getSixParam(pdp, &(pdp->cache40));
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000924:	687a      	ldr	r2, [r7, #4]
 8000926:	3210      	adds	r2, #16
 8000928:	4611      	mov	r1, r2
 800092a:	6878      	ldr	r0, [r7, #4]
 800092c:	4798      	blx	r3
		num = pdp->cacheWords[channelID - 6] * 0.125;
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	1f9a      	subs	r2, r3, #6
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	3210      	adds	r2, #16
 8000936:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800093a:	ee07 3a90 	vmov	s15, r3
 800093e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000942:	eeb4 6b00 	vmov.f64	d6, #64	@ 0x3e000000  0.125
 8000946:	ee27 7b06 	vmul.f64	d7, d7, d6
 800094a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800094e:	edc7 7a03 	vstr	s15, [r7, #12]
 8000952:	e019      	b.n	8000988 <getChannelCurrentPDP+0xca>
	} else {
		pdp->getSixParam(pdp, &(pdp->cache80));
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000958:	687a      	ldr	r2, [r7, #4]
 800095a:	3218      	adds	r2, #24
 800095c:	4611      	mov	r1, r2
 800095e:	6878      	ldr	r0, [r7, #4]
 8000960:	4798      	blx	r3
		num = pdp->cacheWords[channelID - 12] * 0.125;
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	f1a3 020c 	sub.w	r2, r3, #12
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	3210      	adds	r2, #16
 800096c:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8000970:	ee07 3a90 	vmov	s15, r3
 8000974:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000978:	eeb4 6b00 	vmov.f64	d6, #64	@ 0x3e000000  0.125
 800097c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000980:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000984:	edc7 7a03 	vstr	s15, [r7, #12]
	}

	pdp->receivedNew = false;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	2200      	movs	r2, #0
 800098c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

	return num;
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	ee07 3a90 	vmov	s15, r3
}
 8000996:	eeb0 0a67 	vmov.f32	s0, s15
 800099a:	3710      	adds	r7, #16
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}

080009a0 <receiveCANPDP>:

void receiveCANPDP(PDP *pdp, CAN_RxHeaderTypeDef *msg, uint64_t *data)
{
 80009a0:	b480      	push	{r7}
 80009a2:	b085      	sub	sp, #20
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	60f8      	str	r0, [r7, #12]
 80009a8:	60b9      	str	r1, [r7, #8]
 80009aa:	607a      	str	r2, [r7, #4]
	  // not a pdp
	  if ((msg->ExtId & 0x8041400) != 0x8041400)
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	685a      	ldr	r2, [r3, #4]
 80009b0:	4b1e      	ldr	r3, [pc, #120]	@ (8000a2c <receiveCANPDP+0x8c>)
 80009b2:	4013      	ands	r3, r2
 80009b4:	4a1d      	ldr	r2, [pc, #116]	@ (8000a2c <receiveCANPDP+0x8c>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d12f      	bne.n	8000a1a <receiveCANPDP+0x7a>
		  return;

	  // not correct pdp id
	  if ((msg->ExtId & pdp->identifier) != pdp->identifier)
 80009ba:	68bb      	ldr	r3, [r7, #8]
 80009bc:	685b      	ldr	r3, [r3, #4]
 80009be:	68fa      	ldr	r2, [r7, #12]
 80009c0:	6852      	ldr	r2, [r2, #4]
 80009c2:	4013      	ands	r3, r2
 80009c4:	68fa      	ldr	r2, [r7, #12]
 80009c6:	6852      	ldr	r2, [r2, #4]
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d128      	bne.n	8000a1e <receiveCANPDP+0x7e>
		  return;

	  switch (msg->ExtId & 0xc0)
 80009cc:	68bb      	ldr	r3, [r7, #8]
 80009ce:	685b      	ldr	r3, [r3, #4]
 80009d0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80009d4:	2b80      	cmp	r3, #128	@ 0x80
 80009d6:	d014      	beq.n	8000a02 <receiveCANPDP+0x62>
 80009d8:	2b80      	cmp	r3, #128	@ 0x80
 80009da:	d819      	bhi.n	8000a10 <receiveCANPDP+0x70>
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d002      	beq.n	80009e6 <receiveCANPDP+0x46>
 80009e0:	2b40      	cmp	r3, #64	@ 0x40
 80009e2:	d007      	beq.n	80009f4 <receiveCANPDP+0x54>
 80009e4:	e014      	b.n	8000a10 <receiveCANPDP+0x70>
	  {
	  case 0x00:
		  pdp->cache0 = *data;
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80009ec:	68f9      	ldr	r1, [r7, #12]
 80009ee:	e9c1 2302 	strd	r2, r3, [r1, #8]
		  break;
 80009f2:	e00d      	b.n	8000a10 <receiveCANPDP+0x70>
	  case 0x40:
		  pdp->cache40 = *data;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80009fa:	68f9      	ldr	r1, [r7, #12]
 80009fc:	e9c1 2304 	strd	r2, r3, [r1, #16]
		  break;
 8000a00:	e006      	b.n	8000a10 <receiveCANPDP+0x70>
	  case 0x80:
		  pdp->cache80 = *data;
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a08:	68f9      	ldr	r1, [r7, #12]
 8000a0a:	e9c1 2306 	strd	r2, r3, [r1, #24]
		  break;
 8000a0e:	bf00      	nop
	  }

	  pdp->receivedNew = true;
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	2201      	movs	r2, #1
 8000a14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8000a18:	e002      	b.n	8000a20 <receiveCANPDP+0x80>
		  return;
 8000a1a:	bf00      	nop
 8000a1c:	e000      	b.n	8000a20 <receiveCANPDP+0x80>
		  return;
 8000a1e:	bf00      	nop
}
 8000a20:	3714      	adds	r7, #20
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	08041400 	.word	0x08041400

08000a30 <PDPInit>:

PDP PDPInit(CAN_HandleTypeDef *hcan, int32_t identifier)
{
 8000a30:	b5b0      	push	{r4, r5, r7, lr}
 8000a32:	b094      	sub	sp, #80	@ 0x50
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	60f8      	str	r0, [r7, #12]
 8000a38:	60b9      	str	r1, [r7, #8]
 8000a3a:	607a      	str	r2, [r7, #4]
	PDP pdp = {
 8000a3c:	f107 0310 	add.w	r3, r7, #16
 8000a40:	2240      	movs	r2, #64	@ 0x40
 8000a42:	2100      	movs	r1, #0
 8000a44:	4618      	mov	r0, r3
 8000a46:	f006 ff1e 	bl	8007886 <memset>
 8000a4a:	68bb      	ldr	r3, [r7, #8]
 8000a4c:	613b      	str	r3, [r7, #16]
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	617b      	str	r3, [r7, #20]
 8000a52:	4b0d      	ldr	r3, [pc, #52]	@ (8000a88 <PDPInit+0x58>)
 8000a54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000a56:	4b0d      	ldr	r3, [pc, #52]	@ (8000a8c <PDPInit+0x5c>)
 8000a58:	643b      	str	r3, [r7, #64]	@ 0x40
 8000a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8000a90 <PDPInit+0x60>)
 8000a5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8000a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8000a94 <PDPInit+0x64>)
 8000a60:	64bb      	str	r3, [r7, #72]	@ 0x48
		.requestCurrentReadings = requestCurrentReadingsPDP,
		.receiveCAN = receiveCANPDP,
		.receivedNew = false
	};

	return pdp;
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	461d      	mov	r5, r3
 8000a66:	f107 0410 	add.w	r4, r7, #16
 8000a6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a6c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a6e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a70:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a72:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a74:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a76:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000a7a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8000a7e:	68f8      	ldr	r0, [r7, #12]
 8000a80:	3750      	adds	r7, #80	@ 0x50
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bdb0      	pop	{r4, r5, r7, pc}
 8000a86:	bf00      	nop
 8000a88:	080008bf 	.word	0x080008bf
 8000a8c:	08000649 	.word	0x08000649
 8000a90:	0800061d 	.word	0x0800061d
 8000a94:	080009a1 	.word	0x080009a1

08000a98 <sendFXCANMessage>:
#include "TalonFX.h"


void sendFXCANMessage(TalonFX *talonFX, int identifier, char *message, uint8_t length)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b084      	sub	sp, #16
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	60f8      	str	r0, [r7, #12]
 8000aa0:	60b9      	str	r1, [r7, #8]
 8000aa2:	607a      	str	r2, [r7, #4]
 8000aa4:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonFX->hcan, talonFX->identifier | identifier, message, length);
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	6818      	ldr	r0, [r3, #0]
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	685a      	ldr	r2, [r3, #4]
 8000aae:	68bb      	ldr	r3, [r7, #8]
 8000ab0:	ea42 0103 	orr.w	r1, r2, r3
 8000ab4:	78fb      	ldrb	r3, [r7, #3]
 8000ab6:	687a      	ldr	r2, [r7, #4]
 8000ab8:	f000 fa7e 	bl	8000fb8 <sendCANMessage>
}
 8000abc:	bf00      	nop
 8000abe:	3710      	adds	r7, #16
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	0000      	movs	r0, r0
	...

08000ac8 <setFX>:

void setFX(TalonFX *talonFX, double speed) {
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b088      	sub	sp, #32
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	60f8      	str	r0, [r7, #12]
 8000ad0:	ed87 0b00 	vstr	d0, [r7]
	short valueInt = (short) (speed * 1024);
 8000ad4:	ed97 7b00 	vldr	d7, [r7]
 8000ad8:	ed9f 6b1b 	vldr	d6, [pc, #108]	@ 8000b48 <setFX+0x80>
 8000adc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000ae0:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000ae4:	ee17 3a90 	vmov	r3, s15
 8000ae8:	83fb      	strh	r3, [r7, #30]
	if (valueInt < 0) {
 8000aea:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	da04      	bge.n	8000afc <setFX+0x34>
		valueInt = 0xfff - (-1 * valueInt);
 8000af2:	8bfb      	ldrh	r3, [r7, #30]
 8000af4:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8000af8:	b29b      	uxth	r3, r3
 8000afa:	83fb      	strh	r3, [r7, #30]
	}

	sendFXCANMessage(talonFX, 0x204b540, (char[]){0, 1, 0, 0, 0, 0, valueInt & 255, (valueInt >> 8) & 255}, 8);
 8000afc:	2300      	movs	r3, #0
 8000afe:	753b      	strb	r3, [r7, #20]
 8000b00:	2301      	movs	r3, #1
 8000b02:	757b      	strb	r3, [r7, #21]
 8000b04:	2300      	movs	r3, #0
 8000b06:	75bb      	strb	r3, [r7, #22]
 8000b08:	2300      	movs	r3, #0
 8000b0a:	75fb      	strb	r3, [r7, #23]
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	763b      	strb	r3, [r7, #24]
 8000b10:	2300      	movs	r3, #0
 8000b12:	767b      	strb	r3, [r7, #25]
 8000b14:	8bfb      	ldrh	r3, [r7, #30]
 8000b16:	b2db      	uxtb	r3, r3
 8000b18:	76bb      	strb	r3, [r7, #26]
 8000b1a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000b1e:	121b      	asrs	r3, r3, #8
 8000b20:	b21b      	sxth	r3, r3
 8000b22:	b2db      	uxtb	r3, r3
 8000b24:	76fb      	strb	r3, [r7, #27]
 8000b26:	f107 0214 	add.w	r2, r7, #20
 8000b2a:	2308      	movs	r3, #8
 8000b2c:	4908      	ldr	r1, [pc, #32]	@ (8000b50 <setFX+0x88>)
 8000b2e:	68f8      	ldr	r0, [r7, #12]
 8000b30:	f7ff ffb2 	bl	8000a98 <sendFXCANMessage>
	HAL_Delay(1);
 8000b34:	2001      	movs	r0, #1
 8000b36:	f001 fc4b 	bl	80023d0 <HAL_Delay>
}
 8000b3a:	bf00      	nop
 8000b3c:	3720      	adds	r7, #32
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	f3af 8000 	nop.w
 8000b48:	00000000 	.word	0x00000000
 8000b4c:	40900000 	.word	0x40900000
 8000b50:	0204b540 	.word	0x0204b540

08000b54 <setNeutralModeFX>:

void setNeutralModeFX(TalonFX *talonFX, NeutralModeValue neutralModeValue) {
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b086      	sub	sp, #24
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
 8000b5c:	460b      	mov	r3, r1
 8000b5e:	70fb      	strb	r3, [r7, #3]
	char mode[] = { 0x21, 0x6E, 0x08, (neutralModeValue == COAST ? 0 : 1), 0, 0, 0, 0xAA};
 8000b60:	2321      	movs	r3, #33	@ 0x21
 8000b62:	733b      	strb	r3, [r7, #12]
 8000b64:	236e      	movs	r3, #110	@ 0x6e
 8000b66:	737b      	strb	r3, [r7, #13]
 8000b68:	2308      	movs	r3, #8
 8000b6a:	73bb      	strb	r3, [r7, #14]
 8000b6c:	78fb      	ldrb	r3, [r7, #3]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	bf14      	ite	ne
 8000b72:	2301      	movne	r3, #1
 8000b74:	2300      	moveq	r3, #0
 8000b76:	b2db      	uxtb	r3, r3
 8000b78:	73fb      	strb	r3, [r7, #15]
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	743b      	strb	r3, [r7, #16]
 8000b7e:	2300      	movs	r3, #0
 8000b80:	747b      	strb	r3, [r7, #17]
 8000b82:	2300      	movs	r3, #0
 8000b84:	74bb      	strb	r3, [r7, #18]
 8000b86:	23aa      	movs	r3, #170	@ 0xaa
 8000b88:	74fb      	strb	r3, [r7, #19]
	for (int pair = 0; pair < (neutralModeValue == COAST ? 2 : 1); pair++) {
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	617b      	str	r3, [r7, #20]
 8000b8e:	e00c      	b.n	8000baa <setNeutralModeFX+0x56>
		sendFXCANMessage(talonFX, 0x2047c00, mode, 8);
 8000b90:	f107 020c 	add.w	r2, r7, #12
 8000b94:	2308      	movs	r3, #8
 8000b96:	490e      	ldr	r1, [pc, #56]	@ (8000bd0 <setNeutralModeFX+0x7c>)
 8000b98:	6878      	ldr	r0, [r7, #4]
 8000b9a:	f7ff ff7d 	bl	8000a98 <sendFXCANMessage>
		HAL_Delay(1);
 8000b9e:	2001      	movs	r0, #1
 8000ba0:	f001 fc16 	bl	80023d0 <HAL_Delay>
	for (int pair = 0; pair < (neutralModeValue == COAST ? 2 : 1); pair++) {
 8000ba4:	697b      	ldr	r3, [r7, #20]
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	617b      	str	r3, [r7, #20]
 8000baa:	78fb      	ldrb	r3, [r7, #3]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d101      	bne.n	8000bb4 <setNeutralModeFX+0x60>
 8000bb0:	2202      	movs	r2, #2
 8000bb2:	e000      	b.n	8000bb6 <setNeutralModeFX+0x62>
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	697b      	ldr	r3, [r7, #20]
 8000bb8:	429a      	cmp	r2, r3
 8000bba:	dce9      	bgt.n	8000b90 <setNeutralModeFX+0x3c>
	}
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000bbc:	2308      	movs	r3, #8
 8000bbe:	4a05      	ldr	r2, [pc, #20]	@ (8000bd4 <setNeutralModeFX+0x80>)
 8000bc0:	4903      	ldr	r1, [pc, #12]	@ (8000bd0 <setNeutralModeFX+0x7c>)
 8000bc2:	6878      	ldr	r0, [r7, #4]
 8000bc4:	f7ff ff68 	bl	8000a98 <sendFXCANMessage>
}
 8000bc8:	bf00      	nop
 8000bca:	3718      	adds	r7, #24
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	02047c00 	.word	0x02047c00
 8000bd4:	080094a0 	.word	0x080094a0

08000bd8 <applySupplyCurrentLimitFX>:

void applySupplyCurrentLimitFX(TalonFX *talonFX, float current) {
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
 8000be0:	ed87 0a00 	vstr	s0, [r7]
	char x[] = {0x21, 0x70, 0x08, 0, 0, 0, 0, 0xaa};
 8000be4:	4a19      	ldr	r2, [pc, #100]	@ (8000c4c <applySupplyCurrentLimitFX+0x74>)
 8000be6:	f107 0308 	add.w	r3, r7, #8
 8000bea:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000bee:	e883 0003 	stmia.w	r3, {r0, r1}
	floatToByteArray(current, &x[3]);
 8000bf2:	f107 0308 	add.w	r3, r7, #8
 8000bf6:	3303      	adds	r3, #3
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	ed97 0a00 	vldr	s0, [r7]
 8000bfe:	f001 fb3d 	bl	800227c <floatToByteArray>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000c02:	f107 0208 	add.w	r2, r7, #8
 8000c06:	2308      	movs	r3, #8
 8000c08:	4911      	ldr	r1, [pc, #68]	@ (8000c50 <applySupplyCurrentLimitFX+0x78>)
 8000c0a:	6878      	ldr	r0, [r7, #4]
 8000c0c:	f7ff ff44 	bl	8000a98 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000c10:	2308      	movs	r3, #8
 8000c12:	4a10      	ldr	r2, [pc, #64]	@ (8000c54 <applySupplyCurrentLimitFX+0x7c>)
 8000c14:	490e      	ldr	r1, [pc, #56]	@ (8000c50 <applySupplyCurrentLimitFX+0x78>)
 8000c16:	6878      	ldr	r0, [r7, #4]
 8000c18:	f7ff ff3e 	bl	8000a98 <sendFXCANMessage>
	HAL_Delay(1);
 8000c1c:	2001      	movs	r0, #1
 8000c1e:	f001 fbd7 	bl	80023d0 <HAL_Delay>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000c22:	f107 0208 	add.w	r2, r7, #8
 8000c26:	2308      	movs	r3, #8
 8000c28:	4909      	ldr	r1, [pc, #36]	@ (8000c50 <applySupplyCurrentLimitFX+0x78>)
 8000c2a:	6878      	ldr	r0, [r7, #4]
 8000c2c:	f7ff ff34 	bl	8000a98 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000c30:	2308      	movs	r3, #8
 8000c32:	4a08      	ldr	r2, [pc, #32]	@ (8000c54 <applySupplyCurrentLimitFX+0x7c>)
 8000c34:	4906      	ldr	r1, [pc, #24]	@ (8000c50 <applySupplyCurrentLimitFX+0x78>)
 8000c36:	6878      	ldr	r0, [r7, #4]
 8000c38:	f7ff ff2e 	bl	8000a98 <sendFXCANMessage>
	HAL_Delay(1);
 8000c3c:	2001      	movs	r0, #1
 8000c3e:	f001 fbc7 	bl	80023d0 <HAL_Delay>
}
 8000c42:	bf00      	nop
 8000c44:	3710      	adds	r7, #16
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	080094ac 	.word	0x080094ac
 8000c50:	02047c00 	.word	0x02047c00
 8000c54:	080094a0 	.word	0x080094a0

08000c58 <applyConfigFX>:

void applyConfigFX(TalonFX *talonFX, Slot0Configs *config)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b08c      	sub	sp, #48	@ 0x30
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	6039      	str	r1, [r7, #0]
	double *configs[] = {
			&(config->kP),
 8000c62:	683b      	ldr	r3, [r7, #0]
	double *configs[] = {
 8000c64:	613b      	str	r3, [r7, #16]
			&(config->kI),
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	3308      	adds	r3, #8
	double *configs[] = {
 8000c6a:	617b      	str	r3, [r7, #20]
			&(config->kD),
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	3310      	adds	r3, #16
	double *configs[] = {
 8000c70:	61bb      	str	r3, [r7, #24]
			&(config->kS),
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	3318      	adds	r3, #24
	double *configs[] = {
 8000c76:	61fb      	str	r3, [r7, #28]
			&(config->kV),
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	3320      	adds	r3, #32
	double *configs[] = {
 8000c7c:	623b      	str	r3, [r7, #32]
			&(config->kA),
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	3328      	adds	r3, #40	@ 0x28
	double *configs[] = {
 8000c82:	627b      	str	r3, [r7, #36]	@ 0x24
			&(config->kG)
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	3330      	adds	r3, #48	@ 0x30
	double *configs[] = {
 8000c88:	62bb      	str	r3, [r7, #40]	@ 0x28
	};

	for (int i = 0; i < 7; i++)
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c8e:	e037      	b.n	8000d00 <applyConfigFX+0xa8>
	{
		char x[] = { 0x21, 0x53 + i, 0x08, 0, 0, 0, 0, 0xaa };
 8000c90:	2321      	movs	r3, #33	@ 0x21
 8000c92:	723b      	strb	r3, [r7, #8]
 8000c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c96:	b2db      	uxtb	r3, r3
 8000c98:	3353      	adds	r3, #83	@ 0x53
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	727b      	strb	r3, [r7, #9]
 8000c9e:	2308      	movs	r3, #8
 8000ca0:	72bb      	strb	r3, [r7, #10]
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	72fb      	strb	r3, [r7, #11]
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	733b      	strb	r3, [r7, #12]
 8000caa:	2300      	movs	r3, #0
 8000cac:	737b      	strb	r3, [r7, #13]
 8000cae:	2300      	movs	r3, #0
 8000cb0:	73bb      	strb	r3, [r7, #14]
 8000cb2:	23aa      	movs	r3, #170	@ 0xaa
 8000cb4:	73fb      	strb	r3, [r7, #15]
		floatToByteArray(*configs[i], &x[3]);
 8000cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cb8:	009b      	lsls	r3, r3, #2
 8000cba:	3330      	adds	r3, #48	@ 0x30
 8000cbc:	443b      	add	r3, r7
 8000cbe:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8000cc2:	ed93 7b00 	vldr	d7, [r3]
 8000cc6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000cca:	f107 0308 	add.w	r3, r7, #8
 8000cce:	3303      	adds	r3, #3
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	eeb0 0a67 	vmov.f32	s0, s15
 8000cd6:	f001 fad1 	bl	800227c <floatToByteArray>
		sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000cda:	f107 0208 	add.w	r2, r7, #8
 8000cde:	2308      	movs	r3, #8
 8000ce0:	490b      	ldr	r1, [pc, #44]	@ (8000d10 <applyConfigFX+0xb8>)
 8000ce2:	6878      	ldr	r0, [r7, #4]
 8000ce4:	f7ff fed8 	bl	8000a98 <sendFXCANMessage>
		sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000ce8:	2308      	movs	r3, #8
 8000cea:	4a0a      	ldr	r2, [pc, #40]	@ (8000d14 <applyConfigFX+0xbc>)
 8000cec:	4908      	ldr	r1, [pc, #32]	@ (8000d10 <applyConfigFX+0xb8>)
 8000cee:	6878      	ldr	r0, [r7, #4]
 8000cf0:	f7ff fed2 	bl	8000a98 <sendFXCANMessage>
		HAL_Delay(1);
 8000cf4:	2001      	movs	r0, #1
 8000cf6:	f001 fb6b 	bl	80023d0 <HAL_Delay>
	for (int i = 0; i < 7; i++)
 8000cfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000d00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d02:	2b06      	cmp	r3, #6
 8000d04:	ddc4      	ble.n	8000c90 <applyConfigFX+0x38>
//	y[5] = 0x00;
//	sendFXCANMessage(talonFX, 0x2047c00, y, 8);
//	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
//

}
 8000d06:	bf00      	nop
 8000d08:	bf00      	nop
 8000d0a:	3730      	adds	r7, #48	@ 0x30
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	02047c00 	.word	0x02047c00
 8000d14:	080094a0 	.word	0x080094a0

08000d18 <setControlFX>:

void setControlFX(TalonFX *talonFX, int velocity, double feedforward)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b088      	sub	sp, #32
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	60f8      	str	r0, [r7, #12]
 8000d20:	60b9      	str	r1, [r7, #8]
 8000d22:	ed87 0b00 	vstr	d0, [r7]
	// Get velocity value (3 bytes)
	if (velocity >= 0) {
 8000d26:	68bb      	ldr	r3, [r7, #8]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	db03      	blt.n	8000d34 <setControlFX+0x1c>
		velocity *= 16;
 8000d2c:	68bb      	ldr	r3, [r7, #8]
 8000d2e:	011b      	lsls	r3, r3, #4
 8000d30:	60bb      	str	r3, [r7, #8]
 8000d32:	e007      	b.n	8000d44 <setControlFX+0x2c>
	}
	else {
		velocity = 0x40000 - (-16 * velocity);
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	4a22      	ldr	r2, [pc, #136]	@ (8000dc0 <setControlFX+0xa8>)
 8000d38:	1ad2      	subs	r2, r2, r3
 8000d3a:	4613      	mov	r3, r2
 8000d3c:	071b      	lsls	r3, r3, #28
 8000d3e:	1a9b      	subs	r3, r3, r2
 8000d40:	011b      	lsls	r3, r3, #4
 8000d42:	60bb      	str	r3, [r7, #8]
	}
	// Get feedforward value
	int feedforwardInt = feedforward * 100;
 8000d44:	ed97 7b00 	vldr	d7, [r7]
 8000d48:	ed9f 6b1b 	vldr	d6, [pc, #108]	@ 8000db8 <setControlFX+0xa0>
 8000d4c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000d50:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000d54:	ee17 3a90 	vmov	r3, s15
 8000d58:	61fb      	str	r3, [r7, #28]
	if (feedforward < 0)
 8000d5a:	ed97 7b00 	vldr	d7, [r7]
 8000d5e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		feedforwardInt = (~(feedforwardInt * -1)) + 1;


	char x[] = {0, 1, velocity & 0xff, (velocity >> 8) & 0xff, velocity >> 16 & 0xff, 0, feedforwardInt & 0xff, (feedforwardInt >> 8) & 0xff};
 8000d66:	2300      	movs	r3, #0
 8000d68:	753b      	strb	r3, [r7, #20]
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	757b      	strb	r3, [r7, #21]
 8000d6e:	68bb      	ldr	r3, [r7, #8]
 8000d70:	b2db      	uxtb	r3, r3
 8000d72:	75bb      	strb	r3, [r7, #22]
 8000d74:	68bb      	ldr	r3, [r7, #8]
 8000d76:	121b      	asrs	r3, r3, #8
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	75fb      	strb	r3, [r7, #23]
 8000d7c:	68bb      	ldr	r3, [r7, #8]
 8000d7e:	141b      	asrs	r3, r3, #16
 8000d80:	b2db      	uxtb	r3, r3
 8000d82:	763b      	strb	r3, [r7, #24]
 8000d84:	2300      	movs	r3, #0
 8000d86:	767b      	strb	r3, [r7, #25]
 8000d88:	69fb      	ldr	r3, [r7, #28]
 8000d8a:	b2db      	uxtb	r3, r3
 8000d8c:	76bb      	strb	r3, [r7, #26]
 8000d8e:	69fb      	ldr	r3, [r7, #28]
 8000d90:	121b      	asrs	r3, r3, #8
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	76fb      	strb	r3, [r7, #27]
	sendFXCANMessage(talonFX, 0x2043700, x, 8);
 8000d96:	f107 0214 	add.w	r2, r7, #20
 8000d9a:	2308      	movs	r3, #8
 8000d9c:	4909      	ldr	r1, [pc, #36]	@ (8000dc4 <setControlFX+0xac>)
 8000d9e:	68f8      	ldr	r0, [r7, #12]
 8000da0:	f7ff fe7a 	bl	8000a98 <sendFXCANMessage>
	HAL_Delay(1);
 8000da4:	2001      	movs	r0, #1
 8000da6:	f001 fb13 	bl	80023d0 <HAL_Delay>
}
 8000daa:	bf00      	nop
 8000dac:	3720      	adds	r7, #32
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	f3af 8000 	nop.w
 8000db8:	00000000 	.word	0x00000000
 8000dbc:	40590000 	.word	0x40590000
 8000dc0:	ffffc000 	.word	0xffffc000
 8000dc4:	02043700 	.word	0x02043700

08000dc8 <voltageCycleClosedLoopRampPeriodFX>:

void voltageCycleClosedLoopRampPeriodFX(TalonFX *talonFX, float period)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
 8000dd0:	ed87 0a00 	vstr	s0, [r7]
	char x[] = {0x21, 0x84, 0x08, 0x00, 0x00, 0x00, 0x00, 0xaa};
 8000dd4:	4a19      	ldr	r2, [pc, #100]	@ (8000e3c <voltageCycleClosedLoopRampPeriodFX+0x74>)
 8000dd6:	f107 0308 	add.w	r3, r7, #8
 8000dda:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000dde:	e883 0003 	stmia.w	r3, {r0, r1}
	floatToByteArray(period, &x[3]);
 8000de2:	f107 0308 	add.w	r3, r7, #8
 8000de6:	3303      	adds	r3, #3
 8000de8:	4618      	mov	r0, r3
 8000dea:	ed97 0a00 	vldr	s0, [r7]
 8000dee:	f001 fa45 	bl	800227c <floatToByteArray>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000df2:	f107 0208 	add.w	r2, r7, #8
 8000df6:	2308      	movs	r3, #8
 8000df8:	4911      	ldr	r1, [pc, #68]	@ (8000e40 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000dfa:	6878      	ldr	r0, [r7, #4]
 8000dfc:	f7ff fe4c 	bl	8000a98 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000e00:	2308      	movs	r3, #8
 8000e02:	4a10      	ldr	r2, [pc, #64]	@ (8000e44 <voltageCycleClosedLoopRampPeriodFX+0x7c>)
 8000e04:	490e      	ldr	r1, [pc, #56]	@ (8000e40 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000e06:	6878      	ldr	r0, [r7, #4]
 8000e08:	f7ff fe46 	bl	8000a98 <sendFXCANMessage>
	HAL_Delay(1);
 8000e0c:	2001      	movs	r0, #1
 8000e0e:	f001 fadf 	bl	80023d0 <HAL_Delay>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000e12:	f107 0208 	add.w	r2, r7, #8
 8000e16:	2308      	movs	r3, #8
 8000e18:	4909      	ldr	r1, [pc, #36]	@ (8000e40 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000e1a:	6878      	ldr	r0, [r7, #4]
 8000e1c:	f7ff fe3c 	bl	8000a98 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000e20:	2308      	movs	r3, #8
 8000e22:	4a08      	ldr	r2, [pc, #32]	@ (8000e44 <voltageCycleClosedLoopRampPeriodFX+0x7c>)
 8000e24:	4906      	ldr	r1, [pc, #24]	@ (8000e40 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000e26:	6878      	ldr	r0, [r7, #4]
 8000e28:	f7ff fe36 	bl	8000a98 <sendFXCANMessage>
	HAL_Delay(1);
 8000e2c:	2001      	movs	r0, #1
 8000e2e:	f001 facf 	bl	80023d0 <HAL_Delay>
}
 8000e32:	bf00      	nop
 8000e34:	3710      	adds	r7, #16
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	080094b4 	.word	0x080094b4
 8000e40:	02047c00 	.word	0x02047c00
 8000e44:	080094a0 	.word	0x080094a0

08000e48 <TalonFXInit>:

TalonFX TalonFXInit(CAN_HandleTypeDef *hcan, int32_t identifier)
{
 8000e48:	b4b0      	push	{r4, r5, r7}
 8000e4a:	b08d      	sub	sp, #52	@ 0x34
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	60f8      	str	r0, [r7, #12]
 8000e50:	60b9      	str	r1, [r7, #8]
 8000e52:	607a      	str	r2, [r7, #4]
	TalonFX talonFX = {
 8000e54:	68bb      	ldr	r3, [r7, #8]
 8000e56:	613b      	str	r3, [r7, #16]
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	617b      	str	r3, [r7, #20]
 8000e5c:	4b0d      	ldr	r3, [pc, #52]	@ (8000e94 <TalonFXInit+0x4c>)
 8000e5e:	61bb      	str	r3, [r7, #24]
 8000e60:	4b0d      	ldr	r3, [pc, #52]	@ (8000e98 <TalonFXInit+0x50>)
 8000e62:	61fb      	str	r3, [r7, #28]
 8000e64:	4b0d      	ldr	r3, [pc, #52]	@ (8000e9c <TalonFXInit+0x54>)
 8000e66:	623b      	str	r3, [r7, #32]
 8000e68:	4b0d      	ldr	r3, [pc, #52]	@ (8000ea0 <TalonFXInit+0x58>)
 8000e6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e6c:	4b0d      	ldr	r3, [pc, #52]	@ (8000ea4 <TalonFXInit+0x5c>)
 8000e6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e70:	4b0d      	ldr	r3, [pc, #52]	@ (8000ea8 <TalonFXInit+0x60>)
 8000e72:	62fb      	str	r3, [r7, #44]	@ 0x2c
			.applyConfig = applyConfigFX,
			.voltageCycleClosedLoopRampPeriod = voltageCycleClosedLoopRampPeriodFX,
			.setControl = setControlFX
	};

	return talonFX;
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	461d      	mov	r5, r3
 8000e78:	f107 0410 	add.w	r4, r7, #16
 8000e7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e80:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000e84:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8000e88:	68f8      	ldr	r0, [r7, #12]
 8000e8a:	3734      	adds	r7, #52	@ 0x34
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bcb0      	pop	{r4, r5, r7}
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	08000ac9 	.word	0x08000ac9
 8000e98:	08000b55 	.word	0x08000b55
 8000e9c:	08000bd9 	.word	0x08000bd9
 8000ea0:	08000c59 	.word	0x08000c59
 8000ea4:	08000d19 	.word	0x08000d19
 8000ea8:	08000dc9 	.word	0x08000dc9

08000eac <sendSRXCANMessage>:
#include "TalonSRX.h"

void sendSRXCANMessage(TalonSRX *talonSRX, int identifier, char *message, uint8_t length)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
 8000eb8:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonSRX->hcan, talonSRX->identifier | identifier, message, length);
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	6818      	ldr	r0, [r3, #0]
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	685a      	ldr	r2, [r3, #4]
 8000ec2:	68bb      	ldr	r3, [r7, #8]
 8000ec4:	ea42 0103 	orr.w	r1, r2, r3
 8000ec8:	78fb      	ldrb	r3, [r7, #3]
 8000eca:	687a      	ldr	r2, [r7, #4]
 8000ecc:	f000 f874 	bl	8000fb8 <sendCANMessage>
}
 8000ed0:	bf00      	nop
 8000ed2:	3710      	adds	r7, #16
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <setInvertedSRX>:

void setInvertedSRX(TalonSRX *talonSRX, bool invert)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
 8000ee0:	460b      	mov	r3, r1
 8000ee2:	70fb      	strb	r3, [r7, #3]
  talonSRX->inverted = invert;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	78fa      	ldrb	r2, [r7, #3]
 8000ee8:	721a      	strb	r2, [r3, #8]
}
 8000eea:	bf00      	nop
 8000eec:	370c      	adds	r7, #12
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
	...

08000ef8 <setSRX>:

void setSRX(TalonSRX *talonSRX, double value)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b088      	sub	sp, #32
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	60f8      	str	r0, [r7, #12]
 8000f00:	ed87 0b00 	vstr	d0, [r7]
	int valueInt = (int) (value * 1023);
 8000f04:	ed97 7b00 	vldr	d7, [r7]
 8000f08:	ed9f 6b17 	vldr	d6, [pc, #92]	@ 8000f68 <setSRX+0x70>
 8000f0c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000f10:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000f14:	ee17 3a90 	vmov	r3, s15
 8000f18:	61fb      	str	r3, [r7, #28]

	sendSRXCANMessage(talonSRX, 0x2040200, (char[]){(valueInt >> 16) & 255, (valueInt >> 8) & 255, valueInt & 255, 0, 0, 0, 0x0b, talonSRX->inverted ? 0x40 : 0x00}, 8);
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	141b      	asrs	r3, r3, #16
 8000f1e:	b2db      	uxtb	r3, r3
 8000f20:	753b      	strb	r3, [r7, #20]
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	121b      	asrs	r3, r3, #8
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	757b      	strb	r3, [r7, #21]
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	75bb      	strb	r3, [r7, #22]
 8000f30:	2300      	movs	r3, #0
 8000f32:	75fb      	strb	r3, [r7, #23]
 8000f34:	2300      	movs	r3, #0
 8000f36:	763b      	strb	r3, [r7, #24]
 8000f38:	2300      	movs	r3, #0
 8000f3a:	767b      	strb	r3, [r7, #25]
 8000f3c:	230b      	movs	r3, #11
 8000f3e:	76bb      	strb	r3, [r7, #26]
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	7a1b      	ldrb	r3, [r3, #8]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d001      	beq.n	8000f4c <setSRX+0x54>
 8000f48:	2340      	movs	r3, #64	@ 0x40
 8000f4a:	e000      	b.n	8000f4e <setSRX+0x56>
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	76fb      	strb	r3, [r7, #27]
 8000f50:	f107 0214 	add.w	r2, r7, #20
 8000f54:	2308      	movs	r3, #8
 8000f56:	4906      	ldr	r1, [pc, #24]	@ (8000f70 <setSRX+0x78>)
 8000f58:	68f8      	ldr	r0, [r7, #12]
 8000f5a:	f7ff ffa7 	bl	8000eac <sendSRXCANMessage>
}
 8000f5e:	bf00      	nop
 8000f60:	3720      	adds	r7, #32
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	00000000 	.word	0x00000000
 8000f6c:	408ff800 	.word	0x408ff800
 8000f70:	02040200 	.word	0x02040200

08000f74 <TalonSRXInit>:

TalonSRX TalonSRXInit(CAN_HandleTypeDef *hcan, int32_t identifier)
{
 8000f74:	b4b0      	push	{r4, r5, r7}
 8000f76:	b08b      	sub	sp, #44	@ 0x2c
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	607a      	str	r2, [r7, #4]
	TalonSRX talonSRX = {
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	617b      	str	r3, [r7, #20]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	61bb      	str	r3, [r7, #24]
 8000f88:	2300      	movs	r3, #0
 8000f8a:	773b      	strb	r3, [r7, #28]
 8000f8c:	4b08      	ldr	r3, [pc, #32]	@ (8000fb0 <TalonSRXInit+0x3c>)
 8000f8e:	623b      	str	r3, [r7, #32]
 8000f90:	4b08      	ldr	r3, [pc, #32]	@ (8000fb4 <TalonSRXInit+0x40>)
 8000f92:	627b      	str	r3, [r7, #36]	@ 0x24
			.identifier = identifier,
			.inverted = false
	};


	return talonSRX;
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	461d      	mov	r5, r3
 8000f98:	f107 0414 	add.w	r4, r7, #20
 8000f9c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f9e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fa0:	6823      	ldr	r3, [r4, #0]
 8000fa2:	602b      	str	r3, [r5, #0]
}
 8000fa4:	68f8      	ldr	r0, [r7, #12]
 8000fa6:	372c      	adds	r7, #44	@ 0x2c
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bcb0      	pop	{r4, r5, r7}
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	08000ed9 	.word	0x08000ed9
 8000fb4:	08000ef9 	.word	0x08000ef9

08000fb8 <sendCANMessage>:
 */

#include "can.h"

void sendCANMessage(CAN_HandleTypeDef *hcan, int identifier, char *message, uint8_t length)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b08c      	sub	sp, #48	@ 0x30
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	60f8      	str	r0, [r7, #12]
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
 8000fc4:	70fb      	strb	r3, [r7, #3]
	  uint32_t mb;
	  CAN_TxHeaderTypeDef hdr;

	  hdr.ExtId = identifier;
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	61bb      	str	r3, [r7, #24]
	  hdr.IDE = CAN_ID_EXT;
 8000fca:	2304      	movs	r3, #4
 8000fcc:	61fb      	str	r3, [r7, #28]
	  hdr.RTR = CAN_RTR_DATA;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	623b      	str	r3, [r7, #32]
	  hdr.DLC = length;
 8000fd2:	78fb      	ldrb	r3, [r7, #3]
 8000fd4:	627b      	str	r3, [r7, #36]	@ 0x24
	  hdr.TransmitGlobalTime = DISABLE;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28

	  if (HAL_CAN_AddTxMessage(hcan, &hdr, (unsigned char *) message, &mb) != HAL_OK)
 8000fdc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000fe0:	f107 0114 	add.w	r1, r7, #20
 8000fe4:	687a      	ldr	r2, [r7, #4]
 8000fe6:	68f8      	ldr	r0, [r7, #12]
 8000fe8:	f001 ffd0 	bl	8002f8c <HAL_CAN_AddTxMessage>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <sendCANMessage+0x3e>
		Error_Handler();
 8000ff2:	f000 fda9 	bl	8001b48 <Error_Handler>
}
 8000ff6:	bf00      	nop
 8000ff8:	3730      	adds	r7, #48	@ 0x30
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
	...

08001000 <sendGlobalEnableFrame>:

void sendGlobalEnableFrame(CAN_HandleTypeDef *hcan)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b08a      	sub	sp, #40	@ 0x28
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
	  uint32_t mb;
	  CAN_TxHeaderTypeDef hdr;

	  hdr.ExtId = 0x401bf;
 8001008:	4b0d      	ldr	r3, [pc, #52]	@ (8001040 <sendGlobalEnableFrame+0x40>)
 800100a:	613b      	str	r3, [r7, #16]
	  hdr.IDE = CAN_ID_EXT;
 800100c:	2304      	movs	r3, #4
 800100e:	617b      	str	r3, [r7, #20]
	  hdr.RTR = CAN_RTR_DATA;
 8001010:	2300      	movs	r3, #0
 8001012:	61bb      	str	r3, [r7, #24]
	  hdr.DLC = 2;
 8001014:	2302      	movs	r3, #2
 8001016:	61fb      	str	r3, [r7, #28]
	  hdr.TransmitGlobalTime = DISABLE;
 8001018:	2300      	movs	r3, #0
 800101a:	f887 3020 	strb.w	r3, [r7, #32]

	  if (HAL_CAN_AddTxMessage(hcan, &hdr, (unsigned char *) "\x01\x00", &mb) != HAL_OK)
 800101e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001022:	f107 010c 	add.w	r1, r7, #12
 8001026:	4a07      	ldr	r2, [pc, #28]	@ (8001044 <sendGlobalEnableFrame+0x44>)
 8001028:	6878      	ldr	r0, [r7, #4]
 800102a:	f001 ffaf 	bl	8002f8c <HAL_CAN_AddTxMessage>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <sendGlobalEnableFrame+0x38>
		Error_Handler();
 8001034:	f000 fd88 	bl	8001b48 <Error_Handler>
}
 8001038:	bf00      	nop
 800103a:	3728      	adds	r7, #40	@ 0x28
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	000401bf 	.word	0x000401bf
 8001044:	080094bc 	.word	0x080094bc

08001048 <initializeTalons>:
TalonSRX rightActuator;



// Initialize Talon "objects"
void initializeTalons() {
 8001048:	b5b0      	push	{r4, r5, r7, lr}
 800104a:	b096      	sub	sp, #88	@ 0x58
 800104c:	af00      	add	r7, sp, #0
	frontLeft = TalonFXInit(&hcan1, FRONT_LEFT_WHEEL_ID);
 800104e:	4c5c      	ldr	r4, [pc, #368]	@ (80011c0 <initializeTalons+0x178>)
 8001050:	463b      	mov	r3, r7
 8001052:	2224      	movs	r2, #36	@ 0x24
 8001054:	495b      	ldr	r1, [pc, #364]	@ (80011c4 <initializeTalons+0x17c>)
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff fef6 	bl	8000e48 <TalonFXInit>
 800105c:	4625      	mov	r5, r4
 800105e:	463c      	mov	r4, r7
 8001060:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001062:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001064:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001068:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	backLeft = TalonFXInit(&hcan1, BACK_LEFT_WHEEL_ID);
 800106c:	4c56      	ldr	r4, [pc, #344]	@ (80011c8 <initializeTalons+0x180>)
 800106e:	463b      	mov	r3, r7
 8001070:	2225      	movs	r2, #37	@ 0x25
 8001072:	4954      	ldr	r1, [pc, #336]	@ (80011c4 <initializeTalons+0x17c>)
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff fee7 	bl	8000e48 <TalonFXInit>
 800107a:	4625      	mov	r5, r4
 800107c:	463c      	mov	r4, r7
 800107e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001080:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001082:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001086:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	frontRight = TalonFXInit(&hcan1, FRONT_RIGHT_WHEEL_ID);
 800108a:	4c50      	ldr	r4, [pc, #320]	@ (80011cc <initializeTalons+0x184>)
 800108c:	463b      	mov	r3, r7
 800108e:	2226      	movs	r2, #38	@ 0x26
 8001090:	494c      	ldr	r1, [pc, #304]	@ (80011c4 <initializeTalons+0x17c>)
 8001092:	4618      	mov	r0, r3
 8001094:	f7ff fed8 	bl	8000e48 <TalonFXInit>
 8001098:	4625      	mov	r5, r4
 800109a:	463c      	mov	r4, r7
 800109c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800109e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010a0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80010a4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	backRight = TalonFXInit(&hcan1, BACK_RIGHT_WHEEL_ID);
 80010a8:	4c49      	ldr	r4, [pc, #292]	@ (80011d0 <initializeTalons+0x188>)
 80010aa:	463b      	mov	r3, r7
 80010ac:	220d      	movs	r2, #13
 80010ae:	4945      	ldr	r1, [pc, #276]	@ (80011c4 <initializeTalons+0x17c>)
 80010b0:	4618      	mov	r0, r3
 80010b2:	f7ff fec9 	bl	8000e48 <TalonFXInit>
 80010b6:	4625      	mov	r5, r4
 80010b8:	463c      	mov	r4, r7
 80010ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010be:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80010c2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	bucketDrum = TalonFXInit(&hcan1, BUCKET_DRUM_ID);
 80010c6:	4c43      	ldr	r4, [pc, #268]	@ (80011d4 <initializeTalons+0x18c>)
 80010c8:	463b      	mov	r3, r7
 80010ca:	2219      	movs	r2, #25
 80010cc:	493d      	ldr	r1, [pc, #244]	@ (80011c4 <initializeTalons+0x17c>)
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff feba 	bl	8000e48 <TalonFXInit>
 80010d4:	4625      	mov	r5, r4
 80010d6:	463c      	mov	r4, r7
 80010d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010dc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80010e0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	// TODO: apply PID Configs?
	struct slot0Configs pidConfigs = {
 80010e4:	a334      	add	r3, pc, #208	@ (adr r3, 80011b8 <initializeTalons+0x170>)
 80010e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ea:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80010ee:	f04f 0200 	mov.w	r2, #0
 80010f2:	f04f 0300 	mov.w	r3, #0
 80010f6:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 80010fa:	f04f 0200 	mov.w	r2, #0
 80010fe:	f04f 0300 	mov.w	r3, #0
 8001102:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 8001106:	f04f 0200 	mov.w	r2, #0
 800110a:	f04f 0300 	mov.w	r3, #0
 800110e:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8001112:	f04f 0200 	mov.w	r2, #0
 8001116:	f04f 0300 	mov.w	r3, #0
 800111a:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 800111e:	f04f 0200 	mov.w	r2, #0
 8001122:	f04f 0300 	mov.w	r3, #0
 8001126:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 800112a:	f04f 0200 	mov.w	r2, #0
 800112e:	f04f 0300 	mov.w	r3, #0
 8001132:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
		0,
		0,
		0,
		0
	};
	frontLeft.applyConfig(&frontLeft, &pidConfigs);
 8001136:	4b22      	ldr	r3, [pc, #136]	@ (80011c0 <initializeTalons+0x178>)
 8001138:	695b      	ldr	r3, [r3, #20]
 800113a:	f107 0220 	add.w	r2, r7, #32
 800113e:	4611      	mov	r1, r2
 8001140:	481f      	ldr	r0, [pc, #124]	@ (80011c0 <initializeTalons+0x178>)
 8001142:	4798      	blx	r3
	backLeft.applyConfig(&backLeft, &pidConfigs);
 8001144:	4b20      	ldr	r3, [pc, #128]	@ (80011c8 <initializeTalons+0x180>)
 8001146:	695b      	ldr	r3, [r3, #20]
 8001148:	f107 0220 	add.w	r2, r7, #32
 800114c:	4611      	mov	r1, r2
 800114e:	481e      	ldr	r0, [pc, #120]	@ (80011c8 <initializeTalons+0x180>)
 8001150:	4798      	blx	r3
	frontRight.applyConfig(&frontRight, &pidConfigs);
 8001152:	4b1e      	ldr	r3, [pc, #120]	@ (80011cc <initializeTalons+0x184>)
 8001154:	695b      	ldr	r3, [r3, #20]
 8001156:	f107 0220 	add.w	r2, r7, #32
 800115a:	4611      	mov	r1, r2
 800115c:	481b      	ldr	r0, [pc, #108]	@ (80011cc <initializeTalons+0x184>)
 800115e:	4798      	blx	r3
	backRight.applyConfig(&backRight, &pidConfigs);
 8001160:	4b1b      	ldr	r3, [pc, #108]	@ (80011d0 <initializeTalons+0x188>)
 8001162:	695b      	ldr	r3, [r3, #20]
 8001164:	f107 0220 	add.w	r2, r7, #32
 8001168:	4611      	mov	r1, r2
 800116a:	4819      	ldr	r0, [pc, #100]	@ (80011d0 <initializeTalons+0x188>)
 800116c:	4798      	blx	r3
	bucketDrum.applyConfig(&bucketDrum, &pidConfigs);
 800116e:	4b19      	ldr	r3, [pc, #100]	@ (80011d4 <initializeTalons+0x18c>)
 8001170:	695b      	ldr	r3, [r3, #20]
 8001172:	f107 0220 	add.w	r2, r7, #32
 8001176:	4611      	mov	r1, r2
 8001178:	4816      	ldr	r0, [pc, #88]	@ (80011d4 <initializeTalons+0x18c>)
 800117a:	4798      	blx	r3

	leftActuator = TalonSRXInit(&hcan1, LEFT_ACTUATOR_ID);
 800117c:	4c16      	ldr	r4, [pc, #88]	@ (80011d8 <initializeTalons+0x190>)
 800117e:	463b      	mov	r3, r7
 8001180:	2200      	movs	r2, #0
 8001182:	4910      	ldr	r1, [pc, #64]	@ (80011c4 <initializeTalons+0x17c>)
 8001184:	4618      	mov	r0, r3
 8001186:	f7ff fef5 	bl	8000f74 <TalonSRXInit>
 800118a:	4625      	mov	r5, r4
 800118c:	463c      	mov	r4, r7
 800118e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001190:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001192:	6823      	ldr	r3, [r4, #0]
 8001194:	602b      	str	r3, [r5, #0]
	rightActuator = TalonSRXInit(&hcan1, RIGHT_ACTUATOR_ID);
 8001196:	4c11      	ldr	r4, [pc, #68]	@ (80011dc <initializeTalons+0x194>)
 8001198:	463b      	mov	r3, r7
 800119a:	2201      	movs	r2, #1
 800119c:	4909      	ldr	r1, [pc, #36]	@ (80011c4 <initializeTalons+0x17c>)
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff fee8 	bl	8000f74 <TalonSRXInit>
 80011a4:	4625      	mov	r5, r4
 80011a6:	463c      	mov	r4, r7
 80011a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011ac:	6823      	ldr	r3, [r4, #0]
 80011ae:	602b      	str	r3, [r5, #0]
}
 80011b0:	bf00      	nop
 80011b2:	3758      	adds	r7, #88	@ 0x58
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bdb0      	pop	{r4, r5, r7, pc}
 80011b8:	9999999a 	.word	0x9999999a
 80011bc:	3fb99999 	.word	0x3fb99999
 80011c0:	200001fc 	.word	0x200001fc
 80011c4:	20000354 	.word	0x20000354
 80011c8:	2000021c 	.word	0x2000021c
 80011cc:	2000023c 	.word	0x2000023c
 80011d0:	2000025c 	.word	0x2000025c
 80011d4:	2000027c 	.word	0x2000027c
 80011d8:	2000029c 	.word	0x2000029c
 80011dc:	200002b0 	.word	0x200002b0

080011e0 <directControl>:

// Given packet from Jetson, set outputs of motors and actuators
void directControl(SerialPacket packet)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b086      	sub	sp, #24
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	463b      	mov	r3, r7
 80011e8:	e883 0003 	stmia.w	r3, {r0, r1}
	// Send global enable frame (so that Talons actively receive CAN packets)
	sendGlobalEnableFrame(&hcan1);
 80011ec:	4840      	ldr	r0, [pc, #256]	@ (80012f0 <directControl+0x110>)
 80011ee:	f7ff ff07 	bl	8001000 <sendGlobalEnableFrame>

	// Set output speeds of left motors
	int8_t leftSpeed = packet.top_left_wheel; // a value between 0 and 0xff (-127 and 128)
 80011f2:	78bb      	ldrb	r3, [r7, #2]
 80011f4:	75fb      	strb	r3, [r7, #23]
	// TODO: check if we want to scale up this value so that we can have a higher max speed (eg. scale up to above -127 and 128)
	// invert because of the way the motors are mounted
	frontLeft.setControl(&frontLeft, ((int8_t)(leftSpeed - 127)) * -1, 0); // sets velocity of TalonFX (in turns per second) to leftSpeed
 80011f6:	4b3f      	ldr	r3, [pc, #252]	@ (80012f4 <directControl+0x114>)
 80011f8:	699b      	ldr	r3, [r3, #24]
 80011fa:	7dfa      	ldrb	r2, [r7, #23]
 80011fc:	3a7f      	subs	r2, #127	@ 0x7f
 80011fe:	b2d2      	uxtb	r2, r2
 8001200:	b252      	sxtb	r2, r2
 8001202:	4252      	negs	r2, r2
 8001204:	ed9f 0b36 	vldr	d0, [pc, #216]	@ 80012e0 <directControl+0x100>
 8001208:	4611      	mov	r1, r2
 800120a:	483a      	ldr	r0, [pc, #232]	@ (80012f4 <directControl+0x114>)
 800120c:	4798      	blx	r3
	backLeft.setControl(&backLeft, ((int8_t)(leftSpeed - 127)) * -1, 0);
 800120e:	4b3a      	ldr	r3, [pc, #232]	@ (80012f8 <directControl+0x118>)
 8001210:	699b      	ldr	r3, [r3, #24]
 8001212:	7dfa      	ldrb	r2, [r7, #23]
 8001214:	3a7f      	subs	r2, #127	@ 0x7f
 8001216:	b2d2      	uxtb	r2, r2
 8001218:	b252      	sxtb	r2, r2
 800121a:	4252      	negs	r2, r2
 800121c:	ed9f 0b30 	vldr	d0, [pc, #192]	@ 80012e0 <directControl+0x100>
 8001220:	4611      	mov	r1, r2
 8001222:	4835      	ldr	r0, [pc, #212]	@ (80012f8 <directControl+0x118>)
 8001224:	4798      	blx	r3

	// Set output speeds of right motors
	int8_t rightSpeed = packet.top_right_wheel;
 8001226:	793b      	ldrb	r3, [r7, #4]
 8001228:	75bb      	strb	r3, [r7, #22]
	frontRight.setControl(&frontRight, ((int8_t)(rightSpeed - 127)), 0);
 800122a:	4b34      	ldr	r3, [pc, #208]	@ (80012fc <directControl+0x11c>)
 800122c:	699b      	ldr	r3, [r3, #24]
 800122e:	7dba      	ldrb	r2, [r7, #22]
 8001230:	3a7f      	subs	r2, #127	@ 0x7f
 8001232:	b2d2      	uxtb	r2, r2
 8001234:	b252      	sxtb	r2, r2
 8001236:	ed9f 0b2a 	vldr	d0, [pc, #168]	@ 80012e0 <directControl+0x100>
 800123a:	4611      	mov	r1, r2
 800123c:	482f      	ldr	r0, [pc, #188]	@ (80012fc <directControl+0x11c>)
 800123e:	4798      	blx	r3
	backRight.setControl(&backRight, ((int8_t)(rightSpeed - 127)), 0);
 8001240:	4b2f      	ldr	r3, [pc, #188]	@ (8001300 <directControl+0x120>)
 8001242:	699b      	ldr	r3, [r3, #24]
 8001244:	7dba      	ldrb	r2, [r7, #22]
 8001246:	3a7f      	subs	r2, #127	@ 0x7f
 8001248:	b2d2      	uxtb	r2, r2
 800124a:	b252      	sxtb	r2, r2
 800124c:	ed9f 0b24 	vldr	d0, [pc, #144]	@ 80012e0 <directControl+0x100>
 8001250:	4611      	mov	r1, r2
 8001252:	482b      	ldr	r0, [pc, #172]	@ (8001300 <directControl+0x120>)
 8001254:	4798      	blx	r3
//	frontRight.set(&frontRight, 0.5);
//	backRight.set(&backRight, 0.5);
	// Set output speed of the bucket drum
	int8_t bucketDrumSpeed = packet.drum;
 8001256:	79bb      	ldrb	r3, [r7, #6]
 8001258:	757b      	strb	r3, [r7, #21]
	bucketDrum.setControl(&bucketDrum, ((int8_t)(bucketDrumSpeed - 127)), 0);
 800125a:	4b2a      	ldr	r3, [pc, #168]	@ (8001304 <directControl+0x124>)
 800125c:	699b      	ldr	r3, [r3, #24]
 800125e:	7d7a      	ldrb	r2, [r7, #21]
 8001260:	3a7f      	subs	r2, #127	@ 0x7f
 8001262:	b2d2      	uxtb	r2, r2
 8001264:	b252      	sxtb	r2, r2
 8001266:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 80012e0 <directControl+0x100>
 800126a:	4611      	mov	r1, r2
 800126c:	4825      	ldr	r0, [pc, #148]	@ (8001304 <directControl+0x124>)
 800126e:	4798      	blx	r3

	// Set outputs of linear actuators
	int8_t actuatorPosition = packet.actuator;
 8001270:	79fb      	ldrb	r3, [r7, #7]
 8001272:	753b      	strb	r3, [r7, #20]
	float percentExtension = (float) actuatorPosition / 255; // convert value between 0 and 255 to decimal between 0 and 1
 8001274:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8001278:	ee07 3a90 	vmov	s15, r3
 800127c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001280:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8001308 <directControl+0x128>
 8001284:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001288:	edc7 7a04 	vstr	s15, [r7, #16]
	if (DIRECT_ACTUATOR_CONTROL) {
		// this expects packet.actuator to be a two's complement value between -127 and 127
		// eg. a 0xff corresponds to -1/128 = 0.8% output, 0x7F corresponds to 128/128 = 100% output
		float actuatorOutput = (packet.actuator - 127) / 127.0;
 800128c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001290:	3b7f      	subs	r3, #127	@ 0x7f
 8001292:	ee07 3a90 	vmov	s15, r3
 8001296:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800129a:	ed9f 5b13 	vldr	d5, [pc, #76]	@ 80012e8 <directControl+0x108>
 800129e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80012a2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80012a6:	edc7 7a03 	vstr	s15, [r7, #12]
//		writeDebugFormat("Actuator Output: %f\r\n", actuatorOutput);
		leftActuator.set(&leftActuator, actuatorOutput); //todo: debug why Jetson breaks when requesting Talon SRX to retract actuators
 80012aa:	4b18      	ldr	r3, [pc, #96]	@ (800130c <directControl+0x12c>)
 80012ac:	691b      	ldr	r3, [r3, #16]
 80012ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80012b2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80012b6:	eeb0 0b47 	vmov.f64	d0, d7
 80012ba:	4814      	ldr	r0, [pc, #80]	@ (800130c <directControl+0x12c>)
 80012bc:	4798      	blx	r3
		rightActuator.set(&rightActuator, actuatorOutput);
 80012be:	4b14      	ldr	r3, [pc, #80]	@ (8001310 <directControl+0x130>)
 80012c0:	691b      	ldr	r3, [r3, #16]
 80012c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80012c6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80012ca:	eeb0 0b47 	vmov.f64	d0, d7
 80012ce:	4810      	ldr	r0, [pc, #64]	@ (8001310 <directControl+0x130>)
 80012d0:	4798      	blx	r3
	}
	else {
		setActuatorLength(leftActuator, rightActuator, percentExtension);
	}
}
 80012d2:	bf00      	nop
 80012d4:	3718      	adds	r7, #24
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	f3af 8000 	nop.w
	...
 80012ec:	405fc000 	.word	0x405fc000
 80012f0:	20000354 	.word	0x20000354
 80012f4:	200001fc 	.word	0x200001fc
 80012f8:	2000021c 	.word	0x2000021c
 80012fc:	2000023c 	.word	0x2000023c
 8001300:	2000025c 	.word	0x2000025c
 8001304:	2000027c 	.word	0x2000027c
 8001308:	437f0000 	.word	0x437f0000
 800130c:	2000029c 	.word	0x2000029c
 8001310:	200002b0 	.word	0x200002b0

08001314 <writeDebug>:

extern UART_HandleTypeDef huart3;


void writeDebug(const char *buffer, uint8_t length)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	460b      	mov	r3, r1
 800131e:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&huart3, (uint8_t *) buffer, length, HAL_MAX_DELAY);
 8001320:	78fb      	ldrb	r3, [r7, #3]
 8001322:	b29a      	uxth	r2, r3
 8001324:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001328:	6879      	ldr	r1, [r7, #4]
 800132a:	4803      	ldr	r0, [pc, #12]	@ (8001338 <writeDebug+0x24>)
 800132c:	f004 f894 	bl	8005458 <HAL_UART_Transmit>
}
 8001330:	bf00      	nop
 8001332:	3708      	adds	r7, #8
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	20000494 	.word	0x20000494

0800133c <writeDebugString>:

void writeDebugString(const char *buffer)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
	writeDebug(buffer, strlen(buffer));
 8001344:	6878      	ldr	r0, [r7, #4]
 8001346:	f7fe ffcb 	bl	80002e0 <strlen>
 800134a:	4603      	mov	r3, r0
 800134c:	b2db      	uxtb	r3, r3
 800134e:	4619      	mov	r1, r3
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f7ff ffdf 	bl	8001314 <writeDebug>
}
 8001356:	bf00      	nop
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
	...

08001360 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001360:	b5b0      	push	{r4, r5, r7, lr}
 8001362:	b09e      	sub	sp, #120	@ 0x78
 8001364:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001366:	f000 fbc3 	bl	8001af0 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800136a:	f000 ffd4 	bl	8002316 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800136e:	f000 f8bd 	bl	80014ec <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  pdp = PDPInit(&hcan1, 62);
 8001372:	4c54      	ldr	r4, [pc, #336]	@ (80014c4 <main+0x164>)
 8001374:	463b      	mov	r3, r7
 8001376:	223e      	movs	r2, #62	@ 0x3e
 8001378:	4953      	ldr	r1, [pc, #332]	@ (80014c8 <main+0x168>)
 800137a:	4618      	mov	r0, r3
 800137c:	f7ff fb58 	bl	8000a30 <PDPInit>
 8001380:	4625      	mov	r5, r4
 8001382:	463c      	mov	r4, r7
 8001384:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001386:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001388:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800138a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800138c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800138e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001390:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001394:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001398:	f000 fae6 	bl	8001968 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800139c:	f000 fa84 	bl	80018a8 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 80013a0:	f000 fa52 	bl	8001848 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80013a4:	f000 f8fe 	bl	80015a4 <MX_ADC1_Init>
  MX_CAN1_Init();
 80013a8:	f000 f9a0 	bl	80016ec <MX_CAN1_Init>
  MX_I2C1_Init();
 80013ac:	f000 fa0c 	bl	80017c8 <MX_I2C1_Init>
  MX_USART6_UART_Init();
 80013b0:	f000 faaa 	bl	8001908 <MX_USART6_UART_Init>
  MX_ADC2_Init();
 80013b4:	f000 f948 	bl	8001648 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  writeDebugString("Starting program!\r\n");
 80013b8:	4844      	ldr	r0, [pc, #272]	@ (80014cc <main+0x16c>)
 80013ba:	f7ff ffbf 	bl	800133c <writeDebugString>
  initializeTalons();
 80013be:	f7ff fe43 	bl	8001048 <initializeTalons>
  HAL_UART_Receive_IT(&huart6, rx_buff, 7);
 80013c2:	2207      	movs	r2, #7
 80013c4:	4942      	ldr	r1, [pc, #264]	@ (80014d0 <main+0x170>)
 80013c6:	4843      	ldr	r0, [pc, #268]	@ (80014d4 <main+0x174>)
 80013c8:	f004 f92e 	bl	8005628 <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  writeDebugString("Entering while loop!\r\n");
 80013cc:	4842      	ldr	r0, [pc, #264]	@ (80014d8 <main+0x178>)
 80013ce:	f7ff ffb5 	bl	800133c <writeDebugString>
	// Receive a packet over serial from the Jetson every 10 loops. This is so that it doesn't mess up the CAN bus timing
//	if (count % 5 == 0) {
//		motorValues = readFromJetson(); // receive a packet from Jetson

//		writeDebugFormat("Top Left Wheel Output: %x\r\n", rx_buff[1]);
	count += 1;
 80013d2:	4b42      	ldr	r3, [pc, #264]	@ (80014dc <main+0x17c>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	3301      	adds	r3, #1
 80013d8:	4a40      	ldr	r2, [pc, #256]	@ (80014dc <main+0x17c>)
 80013da:	6013      	str	r3, [r2, #0]
	// After a certain period without receiving packets, stop the robot. todo: ensure this logic is robust
	// right now it stops ~2s after we stop sending packets from the Jetson
	if (count > 100) {
 80013dc:	4b3f      	ldr	r3, [pc, #252]	@ (80014dc <main+0x17c>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	2b64      	cmp	r3, #100	@ 0x64
 80013e2:	dd05      	ble.n	80013f0 <main+0x90>
		motorValues = (SerialPacket) {
 80013e4:	4b3e      	ldr	r3, [pc, #248]	@ (80014e0 <main+0x180>)
 80013e6:	4a3f      	ldr	r2, [pc, #252]	@ (80014e4 <main+0x184>)
 80013e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013ec:	e883 0003 	stmia.w	r3, {r0, r1}
			.actuator  = 0x7F,
		};
	}

	// every 10 cycles, poll motor currents and send to Jetson
	if (count % 10 == 0) {
 80013f0:	4b3a      	ldr	r3, [pc, #232]	@ (80014dc <main+0x17c>)
 80013f2:	6819      	ldr	r1, [r3, #0]
 80013f4:	4b3c      	ldr	r3, [pc, #240]	@ (80014e8 <main+0x188>)
 80013f6:	fb83 2301 	smull	r2, r3, r3, r1
 80013fa:	109a      	asrs	r2, r3, #2
 80013fc:	17cb      	asrs	r3, r1, #31
 80013fe:	1ad2      	subs	r2, r2, r3
 8001400:	4613      	mov	r3, r2
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	4413      	add	r3, r2
 8001406:	005b      	lsls	r3, r3, #1
 8001408:	1aca      	subs	r2, r1, r3
 800140a:	2a00      	cmp	r2, #0
 800140c:	d150      	bne.n	80014b0 <main+0x150>
		float motorCurrents[5];
		motorCurrents[0] = pdp.getChannelCurrent(&pdp, FRONT_LEFT_WHEEL_PDP_ID);
 800140e:	4b2d      	ldr	r3, [pc, #180]	@ (80014c4 <main+0x164>)
 8001410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001412:	210c      	movs	r1, #12
 8001414:	482b      	ldr	r0, [pc, #172]	@ (80014c4 <main+0x164>)
 8001416:	4798      	blx	r3
 8001418:	eef0 7a40 	vmov.f32	s15, s0
 800141c:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
//		writeDebugFormat("Front left current: %f\r\n", pdp.getChannelCurrent(&pdp, FRONT_LEFT_WHEEL_PDP_ID));
		motorCurrents[1] = pdp.getChannelCurrent(&pdp, BACK_LEFT_WHEEL_PDP_ID);
 8001420:	4b28      	ldr	r3, [pc, #160]	@ (80014c4 <main+0x164>)
 8001422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001424:	210d      	movs	r1, #13
 8001426:	4827      	ldr	r0, [pc, #156]	@ (80014c4 <main+0x164>)
 8001428:	4798      	blx	r3
 800142a:	eef0 7a40 	vmov.f32	s15, s0
 800142e:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
//		writeDebugFormat("Front right current: %f\r\n", pdp.getChannelCurrent(&pdp, FRONT_RIGHT_WHEEL_PDP_ID));
		motorCurrents[2] = pdp.getChannelCurrent(&pdp, FRONT_RIGHT_WHEEL_PDP_ID);
 8001432:	4b24      	ldr	r3, [pc, #144]	@ (80014c4 <main+0x164>)
 8001434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001436:	2103      	movs	r1, #3
 8001438:	4822      	ldr	r0, [pc, #136]	@ (80014c4 <main+0x164>)
 800143a:	4798      	blx	r3
 800143c:	eef0 7a40 	vmov.f32	s15, s0
 8001440:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
//		writeDebugFormat("Back left current: %f\r\n", pdp.getChannelCurrent(&pdp, BACK_LEFT_WHEEL_PDP_ID));
		motorCurrents[3] = pdp.getChannelCurrent(&pdp, BACK_RIGHT_WHEEL_PDP_ID);
 8001444:	4b1f      	ldr	r3, [pc, #124]	@ (80014c4 <main+0x164>)
 8001446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001448:	2101      	movs	r1, #1
 800144a:	481e      	ldr	r0, [pc, #120]	@ (80014c4 <main+0x164>)
 800144c:	4798      	blx	r3
 800144e:	eef0 7a40 	vmov.f32	s15, s0
 8001452:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
//		writeDebugFormat("Back right current: %f\r\n", pdp.getChannelCurrent(&pdp, BACK_RIGHT_WHEEL_PDP_ID));
		motorCurrents[4] = pdp.getChannelCurrent(&pdp, BUCKET_DRUM_PDP_ID);
 8001456:	4b1b      	ldr	r3, [pc, #108]	@ (80014c4 <main+0x164>)
 8001458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800145a:	2100      	movs	r1, #0
 800145c:	4819      	ldr	r0, [pc, #100]	@ (80014c4 <main+0x164>)
 800145e:	4798      	blx	r3
 8001460:	eef0 7a40 	vmov.f32	s15, s0
 8001464:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68



		// convert floats to bytes, put in packet
	    uint8_t packet[21];  // 1-byte header + 5 floats  4 bytes
	    packet[0] = 0x1; // header 0x1 to indicate motor current feedback
 8001468:	2301      	movs	r3, #1
 800146a:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
	    for (int i = 0; i < 5; i++) {
 800146e:	2300      	movs	r3, #0
 8001470:	677b      	str	r3, [r7, #116]	@ 0x74
 8001472:	e014      	b.n	800149e <main+0x13e>
	        floatToByteArray(motorCurrents[i], &packet[1 + i * 4]);
 8001474:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	3378      	adds	r3, #120	@ 0x78
 800147a:	443b      	add	r3, r7
 800147c:	3b20      	subs	r3, #32
 800147e:	edd3 7a00 	vldr	s15, [r3]
 8001482:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001484:	009b      	lsls	r3, r3, #2
 8001486:	3301      	adds	r3, #1
 8001488:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800148c:	4413      	add	r3, r2
 800148e:	4618      	mov	r0, r3
 8001490:	eeb0 0a67 	vmov.f32	s0, s15
 8001494:	f000 fef2 	bl	800227c <floatToByteArray>
	    for (int i = 0; i < 5; i++) {
 8001498:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800149a:	3301      	adds	r3, #1
 800149c:	677b      	str	r3, [r7, #116]	@ 0x74
 800149e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80014a0:	2b04      	cmp	r3, #4
 80014a2:	dde7      	ble.n	8001474 <main+0x114>
//			writeDebugFormat("b4: %d\r\n", packet[4]);

	    }

		//send packet to Jetson
	    writeToJetson(packet, 21);
 80014a4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80014a8:	2115      	movs	r1, #21
 80014aa:	4618      	mov	r0, r3
 80014ac:	f000 fb52 	bl	8001b54 <writeToJetson>


//	}


	directControl(motorValues); // set motor outputs accordingly
 80014b0:	4b0b      	ldr	r3, [pc, #44]	@ (80014e0 <main+0x180>)
 80014b2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80014b6:	f7ff fe93 	bl	80011e0 <directControl>
	HAL_Delay(1);
 80014ba:	2001      	movs	r0, #1
 80014bc:	f000 ff88 	bl	80023d0 <HAL_Delay>
	if (DEBUG){
 80014c0:	e787      	b.n	80013d2 <main+0x72>
 80014c2:	bf00      	nop
 80014c4:	200005a8 	.word	0x200005a8
 80014c8:	20000354 	.word	0x20000354
 80014cc:	080094c0 	.word	0x080094c0
 80014d0:	200005e8 	.word	0x200005e8
 80014d4:	2000051c 	.word	0x2000051c
 80014d8:	080094d4 	.word	0x080094d4
 80014dc:	200005f0 	.word	0x200005f0
 80014e0:	20000000 	.word	0x20000000
 80014e4:	080094ec 	.word	0x080094ec
 80014e8:	66666667 	.word	0x66666667

080014ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b094      	sub	sp, #80	@ 0x50
 80014f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014f2:	f107 031c 	add.w	r3, r7, #28
 80014f6:	2234      	movs	r2, #52	@ 0x34
 80014f8:	2100      	movs	r1, #0
 80014fa:	4618      	mov	r0, r3
 80014fc:	f006 f9c3 	bl	8007886 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001500:	f107 0308 	add.w	r3, r7, #8
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	605a      	str	r2, [r3, #4]
 800150a:	609a      	str	r2, [r3, #8]
 800150c:	60da      	str	r2, [r3, #12]
 800150e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001510:	4b22      	ldr	r3, [pc, #136]	@ (800159c <SystemClock_Config+0xb0>)
 8001512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001514:	4a21      	ldr	r2, [pc, #132]	@ (800159c <SystemClock_Config+0xb0>)
 8001516:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800151a:	6413      	str	r3, [r2, #64]	@ 0x40
 800151c:	4b1f      	ldr	r3, [pc, #124]	@ (800159c <SystemClock_Config+0xb0>)
 800151e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001520:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001524:	607b      	str	r3, [r7, #4]
 8001526:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001528:	4b1d      	ldr	r3, [pc, #116]	@ (80015a0 <SystemClock_Config+0xb4>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001530:	4a1b      	ldr	r2, [pc, #108]	@ (80015a0 <SystemClock_Config+0xb4>)
 8001532:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001536:	6013      	str	r3, [r2, #0]
 8001538:	4b19      	ldr	r3, [pc, #100]	@ (80015a0 <SystemClock_Config+0xb4>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001540:	603b      	str	r3, [r7, #0]
 8001542:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001544:	2302      	movs	r3, #2
 8001546:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001548:	2301      	movs	r3, #1
 800154a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800154c:	2310      	movs	r3, #16
 800154e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001550:	2300      	movs	r3, #0
 8001552:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001554:	f107 031c 	add.w	r3, r7, #28
 8001558:	4618      	mov	r0, r3
 800155a:	f002 fe73 	bl	8004244 <HAL_RCC_OscConfig>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8001564:	f000 faf0 	bl	8001b48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001568:	230f      	movs	r3, #15
 800156a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800156c:	2300      	movs	r3, #0
 800156e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001570:	2300      	movs	r3, #0
 8001572:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001574:	2300      	movs	r3, #0
 8001576:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001578:	2300      	movs	r3, #0
 800157a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800157c:	f107 0308 	add.w	r3, r7, #8
 8001580:	2100      	movs	r1, #0
 8001582:	4618      	mov	r0, r3
 8001584:	f003 f90c 	bl	80047a0 <HAL_RCC_ClockConfig>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800158e:	f000 fadb 	bl	8001b48 <Error_Handler>
  }
}
 8001592:	bf00      	nop
 8001594:	3750      	adds	r7, #80	@ 0x50
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	40023800 	.word	0x40023800
 80015a0:	40007000 	.word	0x40007000

080015a4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015aa:	463b      	mov	r3, r7
 80015ac:	2200      	movs	r2, #0
 80015ae:	601a      	str	r2, [r3, #0]
 80015b0:	605a      	str	r2, [r3, #4]
 80015b2:	609a      	str	r2, [r3, #8]
 80015b4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80015b6:	4b21      	ldr	r3, [pc, #132]	@ (800163c <MX_ADC1_Init+0x98>)
 80015b8:	4a21      	ldr	r2, [pc, #132]	@ (8001640 <MX_ADC1_Init+0x9c>)
 80015ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80015bc:	4b1f      	ldr	r3, [pc, #124]	@ (800163c <MX_ADC1_Init+0x98>)
 80015be:	2200      	movs	r2, #0
 80015c0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015c2:	4b1e      	ldr	r3, [pc, #120]	@ (800163c <MX_ADC1_Init+0x98>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80015c8:	4b1c      	ldr	r3, [pc, #112]	@ (800163c <MX_ADC1_Init+0x98>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015ce:	4b1b      	ldr	r3, [pc, #108]	@ (800163c <MX_ADC1_Init+0x98>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015d4:	4b19      	ldr	r3, [pc, #100]	@ (800163c <MX_ADC1_Init+0x98>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015dc:	4b17      	ldr	r3, [pc, #92]	@ (800163c <MX_ADC1_Init+0x98>)
 80015de:	2200      	movs	r2, #0
 80015e0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015e2:	4b16      	ldr	r3, [pc, #88]	@ (800163c <MX_ADC1_Init+0x98>)
 80015e4:	4a17      	ldr	r2, [pc, #92]	@ (8001644 <MX_ADC1_Init+0xa0>)
 80015e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015e8:	4b14      	ldr	r3, [pc, #80]	@ (800163c <MX_ADC1_Init+0x98>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80015ee:	4b13      	ldr	r3, [pc, #76]	@ (800163c <MX_ADC1_Init+0x98>)
 80015f0:	2201      	movs	r2, #1
 80015f2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80015f4:	4b11      	ldr	r3, [pc, #68]	@ (800163c <MX_ADC1_Init+0x98>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015fc:	4b0f      	ldr	r3, [pc, #60]	@ (800163c <MX_ADC1_Init+0x98>)
 80015fe:	2201      	movs	r2, #1
 8001600:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001602:	480e      	ldr	r0, [pc, #56]	@ (800163c <MX_ADC1_Init+0x98>)
 8001604:	f000 ff08 	bl	8002418 <HAL_ADC_Init>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800160e:	f000 fa9b 	bl	8001b48 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001612:	2309      	movs	r3, #9
 8001614:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001616:	2301      	movs	r3, #1
 8001618:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800161a:	2300      	movs	r3, #0
 800161c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800161e:	463b      	mov	r3, r7
 8001620:	4619      	mov	r1, r3
 8001622:	4806      	ldr	r0, [pc, #24]	@ (800163c <MX_ADC1_Init+0x98>)
 8001624:	f000 ff3c 	bl	80024a0 <HAL_ADC_ConfigChannel>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800162e:	f000 fa8b 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001632:	bf00      	nop
 8001634:	3710      	adds	r7, #16
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	200002c4 	.word	0x200002c4
 8001640:	40012000 	.word	0x40012000
 8001644:	0f000001 	.word	0x0f000001

08001648 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800164e:	463b      	mov	r3, r7
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
 8001654:	605a      	str	r2, [r3, #4]
 8001656:	609a      	str	r2, [r3, #8]
 8001658:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800165a:	4b21      	ldr	r3, [pc, #132]	@ (80016e0 <MX_ADC2_Init+0x98>)
 800165c:	4a21      	ldr	r2, [pc, #132]	@ (80016e4 <MX_ADC2_Init+0x9c>)
 800165e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001660:	4b1f      	ldr	r3, [pc, #124]	@ (80016e0 <MX_ADC2_Init+0x98>)
 8001662:	2200      	movs	r2, #0
 8001664:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001666:	4b1e      	ldr	r3, [pc, #120]	@ (80016e0 <MX_ADC2_Init+0x98>)
 8001668:	2200      	movs	r2, #0
 800166a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800166c:	4b1c      	ldr	r3, [pc, #112]	@ (80016e0 <MX_ADC2_Init+0x98>)
 800166e:	2200      	movs	r2, #0
 8001670:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001672:	4b1b      	ldr	r3, [pc, #108]	@ (80016e0 <MX_ADC2_Init+0x98>)
 8001674:	2200      	movs	r2, #0
 8001676:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001678:	4b19      	ldr	r3, [pc, #100]	@ (80016e0 <MX_ADC2_Init+0x98>)
 800167a:	2200      	movs	r2, #0
 800167c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001680:	4b17      	ldr	r3, [pc, #92]	@ (80016e0 <MX_ADC2_Init+0x98>)
 8001682:	2200      	movs	r2, #0
 8001684:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001686:	4b16      	ldr	r3, [pc, #88]	@ (80016e0 <MX_ADC2_Init+0x98>)
 8001688:	4a17      	ldr	r2, [pc, #92]	@ (80016e8 <MX_ADC2_Init+0xa0>)
 800168a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800168c:	4b14      	ldr	r3, [pc, #80]	@ (80016e0 <MX_ADC2_Init+0x98>)
 800168e:	2200      	movs	r2, #0
 8001690:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001692:	4b13      	ldr	r3, [pc, #76]	@ (80016e0 <MX_ADC2_Init+0x98>)
 8001694:	2201      	movs	r2, #1
 8001696:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001698:	4b11      	ldr	r3, [pc, #68]	@ (80016e0 <MX_ADC2_Init+0x98>)
 800169a:	2200      	movs	r2, #0
 800169c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016a0:	4b0f      	ldr	r3, [pc, #60]	@ (80016e0 <MX_ADC2_Init+0x98>)
 80016a2:	2201      	movs	r2, #1
 80016a4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80016a6:	480e      	ldr	r0, [pc, #56]	@ (80016e0 <MX_ADC2_Init+0x98>)
 80016a8:	f000 feb6 	bl	8002418 <HAL_ADC_Init>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 80016b2:	f000 fa49 	bl	8001b48 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80016b6:	230c      	movs	r3, #12
 80016b8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016ba:	2301      	movs	r3, #1
 80016bc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80016be:	2300      	movs	r3, #0
 80016c0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80016c2:	463b      	mov	r3, r7
 80016c4:	4619      	mov	r1, r3
 80016c6:	4806      	ldr	r0, [pc, #24]	@ (80016e0 <MX_ADC2_Init+0x98>)
 80016c8:	f000 feea 	bl	80024a0 <HAL_ADC_ConfigChannel>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 80016d2:	f000 fa39 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80016d6:	bf00      	nop
 80016d8:	3710      	adds	r7, #16
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	2000030c 	.word	0x2000030c
 80016e4:	40012100 	.word	0x40012100
 80016e8:	0f000001 	.word	0x0f000001

080016ec <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b08a      	sub	sp, #40	@ 0x28
 80016f0:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80016f2:	4b32      	ldr	r3, [pc, #200]	@ (80017bc <MX_CAN1_Init+0xd0>)
 80016f4:	4a32      	ldr	r2, [pc, #200]	@ (80017c0 <MX_CAN1_Init+0xd4>)
 80016f6:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 80016f8:	4b30      	ldr	r3, [pc, #192]	@ (80017bc <MX_CAN1_Init+0xd0>)
 80016fa:	2202      	movs	r2, #2
 80016fc:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80016fe:	4b2f      	ldr	r3, [pc, #188]	@ (80017bc <MX_CAN1_Init+0xd0>)
 8001700:	2200      	movs	r2, #0
 8001702:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001704:	4b2d      	ldr	r3, [pc, #180]	@ (80017bc <MX_CAN1_Init+0xd0>)
 8001706:	2200      	movs	r2, #0
 8001708:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 800170a:	4b2c      	ldr	r3, [pc, #176]	@ (80017bc <MX_CAN1_Init+0xd0>)
 800170c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001710:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001712:	4b2a      	ldr	r3, [pc, #168]	@ (80017bc <MX_CAN1_Init+0xd0>)
 8001714:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001718:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800171a:	4b28      	ldr	r3, [pc, #160]	@ (80017bc <MX_CAN1_Init+0xd0>)
 800171c:	2200      	movs	r2, #0
 800171e:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001720:	4b26      	ldr	r3, [pc, #152]	@ (80017bc <MX_CAN1_Init+0xd0>)
 8001722:	2200      	movs	r2, #0
 8001724:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001726:	4b25      	ldr	r3, [pc, #148]	@ (80017bc <MX_CAN1_Init+0xd0>)
 8001728:	2200      	movs	r2, #0
 800172a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800172c:	4b23      	ldr	r3, [pc, #140]	@ (80017bc <MX_CAN1_Init+0xd0>)
 800172e:	2200      	movs	r2, #0
 8001730:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001732:	4b22      	ldr	r3, [pc, #136]	@ (80017bc <MX_CAN1_Init+0xd0>)
 8001734:	2200      	movs	r2, #0
 8001736:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001738:	4b20      	ldr	r3, [pc, #128]	@ (80017bc <MX_CAN1_Init+0xd0>)
 800173a:	2200      	movs	r2, #0
 800173c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800173e:	481f      	ldr	r0, [pc, #124]	@ (80017bc <MX_CAN1_Init+0xd0>)
 8001740:	f001 f8fe 	bl	8002940 <HAL_CAN_Init>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 800174a:	f000 f9fd 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef sf;
  sf.FilterMaskIdHigh = 0x0000;
 800174e:	2300      	movs	r3, #0
 8001750:	60bb      	str	r3, [r7, #8]
  sf.FilterMaskIdLow = 0x0000;
 8001752:	2300      	movs	r3, #0
 8001754:	60fb      	str	r3, [r7, #12]
  sf.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001756:	2300      	movs	r3, #0
 8001758:	613b      	str	r3, [r7, #16]
  sf.FilterBank = 0;
 800175a:	2300      	movs	r3, #0
 800175c:	617b      	str	r3, [r7, #20]
  sf.FilterMode = CAN_FILTERMODE_IDMASK;
 800175e:	2300      	movs	r3, #0
 8001760:	61bb      	str	r3, [r7, #24]
  sf.FilterScale = CAN_FILTERSCALE_32BIT;
 8001762:	2301      	movs	r3, #1
 8001764:	61fb      	str	r3, [r7, #28]
  sf.FilterActivation = CAN_FILTER_ENABLE;
 8001766:	2301      	movs	r3, #1
 8001768:	623b      	str	r3, [r7, #32]
  if (HAL_CAN_ConfigFilter(&hcan1, &sf) != HAL_OK)
 800176a:	463b      	mov	r3, r7
 800176c:	4619      	mov	r1, r3
 800176e:	4813      	ldr	r0, [pc, #76]	@ (80017bc <MX_CAN1_Init+0xd0>)
 8001770:	f001 fadc 	bl	8002d2c <HAL_CAN_ConfigFilter>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <MX_CAN1_Init+0x92>
	Error_Handler();
 800177a:	f000 f9e5 	bl	8001b48 <Error_Handler>

  if (HAL_CAN_RegisterCallback(&hcan1, HAL_CAN_RX_FIFO0_MSG_PENDING_CB_ID, can_irq))
 800177e:	4a11      	ldr	r2, [pc, #68]	@ (80017c4 <MX_CAN1_Init+0xd8>)
 8001780:	2106      	movs	r1, #6
 8001782:	480e      	ldr	r0, [pc, #56]	@ (80017bc <MX_CAN1_Init+0xd0>)
 8001784:	f001 fa22 	bl	8002bcc <HAL_CAN_RegisterCallback>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_CAN1_Init+0xa6>
	Error_Handler();
 800178e:	f000 f9db 	bl	8001b48 <Error_Handler>

  if (HAL_CAN_Start(&hcan1) != HAL_OK)
 8001792:	480a      	ldr	r0, [pc, #40]	@ (80017bc <MX_CAN1_Init+0xd0>)
 8001794:	f001 fbb6 	bl	8002f04 <HAL_CAN_Start>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <MX_CAN1_Init+0xb6>
	Error_Handler();
 800179e:	f000 f9d3 	bl	8001b48 <Error_Handler>

  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80017a2:	2102      	movs	r1, #2
 80017a4:	4805      	ldr	r0, [pc, #20]	@ (80017bc <MX_CAN1_Init+0xd0>)
 80017a6:	f001 fde3 	bl	8003370 <HAL_CAN_ActivateNotification>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <MX_CAN1_Init+0xc8>
	Error_Handler();
 80017b0:	f000 f9ca 	bl	8001b48 <Error_Handler>
  /* USER CODE END CAN1_Init 2 */

}
 80017b4:	bf00      	nop
 80017b6:	3728      	adds	r7, #40	@ 0x28
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	20000354 	.word	0x20000354
 80017c0:	40006400 	.word	0x40006400
 80017c4:	08001a21 	.word	0x08001a21

080017c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017cc:	4b1b      	ldr	r3, [pc, #108]	@ (800183c <MX_I2C1_Init+0x74>)
 80017ce:	4a1c      	ldr	r2, [pc, #112]	@ (8001840 <MX_I2C1_Init+0x78>)
 80017d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 80017d2:	4b1a      	ldr	r3, [pc, #104]	@ (800183c <MX_I2C1_Init+0x74>)
 80017d4:	4a1b      	ldr	r2, [pc, #108]	@ (8001844 <MX_I2C1_Init+0x7c>)
 80017d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80017d8:	4b18      	ldr	r3, [pc, #96]	@ (800183c <MX_I2C1_Init+0x74>)
 80017da:	2200      	movs	r2, #0
 80017dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017de:	4b17      	ldr	r3, [pc, #92]	@ (800183c <MX_I2C1_Init+0x74>)
 80017e0:	2201      	movs	r2, #1
 80017e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017e4:	4b15      	ldr	r3, [pc, #84]	@ (800183c <MX_I2C1_Init+0x74>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80017ea:	4b14      	ldr	r3, [pc, #80]	@ (800183c <MX_I2C1_Init+0x74>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80017f0:	4b12      	ldr	r3, [pc, #72]	@ (800183c <MX_I2C1_Init+0x74>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017f6:	4b11      	ldr	r3, [pc, #68]	@ (800183c <MX_I2C1_Init+0x74>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017fc:	4b0f      	ldr	r3, [pc, #60]	@ (800183c <MX_I2C1_Init+0x74>)
 80017fe:	2200      	movs	r2, #0
 8001800:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001802:	480e      	ldr	r0, [pc, #56]	@ (800183c <MX_I2C1_Init+0x74>)
 8001804:	f002 fbea 	bl	8003fdc <HAL_I2C_Init>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800180e:	f000 f99b 	bl	8001b48 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001812:	2100      	movs	r1, #0
 8001814:	4809      	ldr	r0, [pc, #36]	@ (800183c <MX_I2C1_Init+0x74>)
 8001816:	f002 fc7d 	bl	8004114 <HAL_I2CEx_ConfigAnalogFilter>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001820:	f000 f992 	bl	8001b48 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001824:	2100      	movs	r1, #0
 8001826:	4805      	ldr	r0, [pc, #20]	@ (800183c <MX_I2C1_Init+0x74>)
 8001828:	f002 fcbf 	bl	80041aa <HAL_I2CEx_ConfigDigitalFilter>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001832:	f000 f989 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	200003b8 	.word	0x200003b8
 8001840:	40005400 	.word	0x40005400
 8001844:	00303d5b 	.word	0x00303d5b

08001848 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800184c:	4b14      	ldr	r3, [pc, #80]	@ (80018a0 <MX_USART2_UART_Init+0x58>)
 800184e:	4a15      	ldr	r2, [pc, #84]	@ (80018a4 <MX_USART2_UART_Init+0x5c>)
 8001850:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001852:	4b13      	ldr	r3, [pc, #76]	@ (80018a0 <MX_USART2_UART_Init+0x58>)
 8001854:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001858:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800185a:	4b11      	ldr	r3, [pc, #68]	@ (80018a0 <MX_USART2_UART_Init+0x58>)
 800185c:	2200      	movs	r2, #0
 800185e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001860:	4b0f      	ldr	r3, [pc, #60]	@ (80018a0 <MX_USART2_UART_Init+0x58>)
 8001862:	2200      	movs	r2, #0
 8001864:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001866:	4b0e      	ldr	r3, [pc, #56]	@ (80018a0 <MX_USART2_UART_Init+0x58>)
 8001868:	2200      	movs	r2, #0
 800186a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800186c:	4b0c      	ldr	r3, [pc, #48]	@ (80018a0 <MX_USART2_UART_Init+0x58>)
 800186e:	220c      	movs	r2, #12
 8001870:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001872:	4b0b      	ldr	r3, [pc, #44]	@ (80018a0 <MX_USART2_UART_Init+0x58>)
 8001874:	2200      	movs	r2, #0
 8001876:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001878:	4b09      	ldr	r3, [pc, #36]	@ (80018a0 <MX_USART2_UART_Init+0x58>)
 800187a:	2200      	movs	r2, #0
 800187c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800187e:	4b08      	ldr	r3, [pc, #32]	@ (80018a0 <MX_USART2_UART_Init+0x58>)
 8001880:	2200      	movs	r2, #0
 8001882:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001884:	4b06      	ldr	r3, [pc, #24]	@ (80018a0 <MX_USART2_UART_Init+0x58>)
 8001886:	2200      	movs	r2, #0
 8001888:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800188a:	4805      	ldr	r0, [pc, #20]	@ (80018a0 <MX_USART2_UART_Init+0x58>)
 800188c:	f003 fd96 	bl	80053bc <HAL_UART_Init>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001896:	f000 f957 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	2000040c 	.word	0x2000040c
 80018a4:	40004400 	.word	0x40004400

080018a8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80018ac:	4b14      	ldr	r3, [pc, #80]	@ (8001900 <MX_USART3_UART_Init+0x58>)
 80018ae:	4a15      	ldr	r2, [pc, #84]	@ (8001904 <MX_USART3_UART_Init+0x5c>)
 80018b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80018b2:	4b13      	ldr	r3, [pc, #76]	@ (8001900 <MX_USART3_UART_Init+0x58>)
 80018b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80018ba:	4b11      	ldr	r3, [pc, #68]	@ (8001900 <MX_USART3_UART_Init+0x58>)
 80018bc:	2200      	movs	r2, #0
 80018be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80018c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001900 <MX_USART3_UART_Init+0x58>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80018c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001900 <MX_USART3_UART_Init+0x58>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80018cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001900 <MX_USART3_UART_Init+0x58>)
 80018ce:	220c      	movs	r2, #12
 80018d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001900 <MX_USART3_UART_Init+0x58>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80018d8:	4b09      	ldr	r3, [pc, #36]	@ (8001900 <MX_USART3_UART_Init+0x58>)
 80018da:	2200      	movs	r2, #0
 80018dc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018de:	4b08      	ldr	r3, [pc, #32]	@ (8001900 <MX_USART3_UART_Init+0x58>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018e4:	4b06      	ldr	r3, [pc, #24]	@ (8001900 <MX_USART3_UART_Init+0x58>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80018ea:	4805      	ldr	r0, [pc, #20]	@ (8001900 <MX_USART3_UART_Init+0x58>)
 80018ec:	f003 fd66 	bl	80053bc <HAL_UART_Init>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80018f6:	f000 f927 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80018fa:	bf00      	nop
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	20000494 	.word	0x20000494
 8001904:	40004800 	.word	0x40004800

08001908 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800190c:	4b14      	ldr	r3, [pc, #80]	@ (8001960 <MX_USART6_UART_Init+0x58>)
 800190e:	4a15      	ldr	r2, [pc, #84]	@ (8001964 <MX_USART6_UART_Init+0x5c>)
 8001910:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001912:	4b13      	ldr	r3, [pc, #76]	@ (8001960 <MX_USART6_UART_Init+0x58>)
 8001914:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001918:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800191a:	4b11      	ldr	r3, [pc, #68]	@ (8001960 <MX_USART6_UART_Init+0x58>)
 800191c:	2200      	movs	r2, #0
 800191e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001920:	4b0f      	ldr	r3, [pc, #60]	@ (8001960 <MX_USART6_UART_Init+0x58>)
 8001922:	2200      	movs	r2, #0
 8001924:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001926:	4b0e      	ldr	r3, [pc, #56]	@ (8001960 <MX_USART6_UART_Init+0x58>)
 8001928:	2200      	movs	r2, #0
 800192a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800192c:	4b0c      	ldr	r3, [pc, #48]	@ (8001960 <MX_USART6_UART_Init+0x58>)
 800192e:	220c      	movs	r2, #12
 8001930:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001932:	4b0b      	ldr	r3, [pc, #44]	@ (8001960 <MX_USART6_UART_Init+0x58>)
 8001934:	2200      	movs	r2, #0
 8001936:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001938:	4b09      	ldr	r3, [pc, #36]	@ (8001960 <MX_USART6_UART_Init+0x58>)
 800193a:	2200      	movs	r2, #0
 800193c:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800193e:	4b08      	ldr	r3, [pc, #32]	@ (8001960 <MX_USART6_UART_Init+0x58>)
 8001940:	2200      	movs	r2, #0
 8001942:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001944:	4b06      	ldr	r3, [pc, #24]	@ (8001960 <MX_USART6_UART_Init+0x58>)
 8001946:	2200      	movs	r2, #0
 8001948:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800194a:	4805      	ldr	r0, [pc, #20]	@ (8001960 <MX_USART6_UART_Init+0x58>)
 800194c:	f003 fd36 	bl	80053bc <HAL_UART_Init>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8001956:	f000 f8f7 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	2000051c 	.word	0x2000051c
 8001964:	40011400 	.word	0x40011400

08001968 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b08a      	sub	sp, #40	@ 0x28
 800196c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800196e:	f107 0314 	add.w	r3, r7, #20
 8001972:	2200      	movs	r2, #0
 8001974:	601a      	str	r2, [r3, #0]
 8001976:	605a      	str	r2, [r3, #4]
 8001978:	609a      	str	r2, [r3, #8]
 800197a:	60da      	str	r2, [r3, #12]
 800197c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800197e:	4b26      	ldr	r3, [pc, #152]	@ (8001a18 <MX_GPIO_Init+0xb0>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001982:	4a25      	ldr	r2, [pc, #148]	@ (8001a18 <MX_GPIO_Init+0xb0>)
 8001984:	f043 0310 	orr.w	r3, r3, #16
 8001988:	6313      	str	r3, [r2, #48]	@ 0x30
 800198a:	4b23      	ldr	r3, [pc, #140]	@ (8001a18 <MX_GPIO_Init+0xb0>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198e:	f003 0310 	and.w	r3, r3, #16
 8001992:	613b      	str	r3, [r7, #16]
 8001994:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001996:	4b20      	ldr	r3, [pc, #128]	@ (8001a18 <MX_GPIO_Init+0xb0>)
 8001998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199a:	4a1f      	ldr	r2, [pc, #124]	@ (8001a18 <MX_GPIO_Init+0xb0>)
 800199c:	f043 0304 	orr.w	r3, r3, #4
 80019a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019a2:	4b1d      	ldr	r3, [pc, #116]	@ (8001a18 <MX_GPIO_Init+0xb0>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a6:	f003 0304 	and.w	r3, r3, #4
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001a18 <MX_GPIO_Init+0xb0>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b2:	4a19      	ldr	r2, [pc, #100]	@ (8001a18 <MX_GPIO_Init+0xb0>)
 80019b4:	f043 0301 	orr.w	r3, r3, #1
 80019b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ba:	4b17      	ldr	r3, [pc, #92]	@ (8001a18 <MX_GPIO_Init+0xb0>)
 80019bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019be:	f003 0301 	and.w	r3, r3, #1
 80019c2:	60bb      	str	r3, [r7, #8]
 80019c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c6:	4b14      	ldr	r3, [pc, #80]	@ (8001a18 <MX_GPIO_Init+0xb0>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ca:	4a13      	ldr	r2, [pc, #76]	@ (8001a18 <MX_GPIO_Init+0xb0>)
 80019cc:	f043 0302 	orr.w	r3, r3, #2
 80019d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019d2:	4b11      	ldr	r3, [pc, #68]	@ (8001a18 <MX_GPIO_Init+0xb0>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d6:	f003 0302 	and.w	r3, r3, #2
 80019da:	607b      	str	r3, [r7, #4]
 80019dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019de:	4b0e      	ldr	r3, [pc, #56]	@ (8001a18 <MX_GPIO_Init+0xb0>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e2:	4a0d      	ldr	r2, [pc, #52]	@ (8001a18 <MX_GPIO_Init+0xb0>)
 80019e4:	f043 0308 	orr.w	r3, r3, #8
 80019e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001a18 <MX_GPIO_Init+0xb0>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ee:	f003 0308 	and.w	r3, r3, #8
 80019f2:	603b      	str	r3, [r7, #0]
 80019f4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80019f6:	2304      	movs	r3, #4
 80019f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019fa:	2300      	movs	r3, #0
 80019fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fe:	2300      	movs	r3, #0
 8001a00:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a02:	f107 0314 	add.w	r3, r7, #20
 8001a06:	4619      	mov	r1, r3
 8001a08:	4804      	ldr	r0, [pc, #16]	@ (8001a1c <MX_GPIO_Init+0xb4>)
 8001a0a:	f002 f93b 	bl	8003c84 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a0e:	bf00      	nop
 8001a10:	3728      	adds	r7, #40	@ 0x28
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	40023800 	.word	0x40023800
 8001a1c:	40021000 	.word	0x40021000

08001a20 <can_irq>:

/* USER CODE BEGIN 4 */
void can_irq(CAN_HandleTypeDef *pcan)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b08c      	sub	sp, #48	@ 0x30
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  CAN_RxHeaderTypeDef msg;
  uint64_t data;
  HAL_CAN_GetRxMessage(pcan, CAN_RX_FIFO0, &msg, (uint8_t *) &data);
 8001a28:	f107 0308 	add.w	r3, r7, #8
 8001a2c:	f107 0214 	add.w	r2, r7, #20
 8001a30:	2100      	movs	r1, #0
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f001 fb7a 	bl	800312c <HAL_CAN_GetRxMessage>
  if (pdp.receiveCAN)
 8001a38:	4b07      	ldr	r3, [pc, #28]	@ (8001a58 <can_irq+0x38>)
 8001a3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d007      	beq.n	8001a50 <can_irq+0x30>
	  pdp.receiveCAN(&pdp, &msg, &data);
 8001a40:	4b05      	ldr	r3, [pc, #20]	@ (8001a58 <can_irq+0x38>)
 8001a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a44:	f107 0208 	add.w	r2, r7, #8
 8001a48:	f107 0114 	add.w	r1, r7, #20
 8001a4c:	4802      	ldr	r0, [pc, #8]	@ (8001a58 <can_irq+0x38>)
 8001a4e:	4798      	blx	r3
}
 8001a50:	bf00      	nop
 8001a52:	3730      	adds	r7, #48	@ 0x30
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	200005a8 	.word	0x200005a8

08001a5c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a5e:	b085      	sub	sp, #20
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
	if (HAL_UART_Receive_IT(&huart6, rx_buff, 7) != HAL_OK) {
 8001a64:	2207      	movs	r2, #7
 8001a66:	491d      	ldr	r1, [pc, #116]	@ (8001adc <HAL_UART_RxCpltCallback+0x80>)
 8001a68:	481d      	ldr	r0, [pc, #116]	@ (8001ae0 <HAL_UART_RxCpltCallback+0x84>)
 8001a6a:	f003 fddd 	bl	8005628 <HAL_UART_Receive_IT>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d002      	beq.n	8001a7a <HAL_UART_RxCpltCallback+0x1e>
		writeDebugString("ERROR OCCURED DURING UART RX INTERRUPT");
 8001a74:	481b      	ldr	r0, [pc, #108]	@ (8001ae4 <HAL_UART_RxCpltCallback+0x88>)
 8001a76:	f7ff fc61 	bl	800133c <writeDebugString>
	}
	count = 0;
 8001a7a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ae8 <HAL_UART_RxCpltCallback+0x8c>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]
	motorValues = (SerialPacket) {
		.invalid = 0,
		.header = rx_buff[0],
 8001a80:	4b16      	ldr	r3, [pc, #88]	@ (8001adc <HAL_UART_RxCpltCallback+0x80>)
 8001a82:	f893 c000 	ldrb.w	ip, [r3]
		.top_left_wheel = rx_buff[1],
 8001a86:	4b15      	ldr	r3, [pc, #84]	@ (8001adc <HAL_UART_RxCpltCallback+0x80>)
 8001a88:	785b      	ldrb	r3, [r3, #1]
 8001a8a:	b25e      	sxtb	r6, r3
		.back_left_wheel = rx_buff[2],
 8001a8c:	4b13      	ldr	r3, [pc, #76]	@ (8001adc <HAL_UART_RxCpltCallback+0x80>)
 8001a8e:	789b      	ldrb	r3, [r3, #2]
 8001a90:	b25d      	sxtb	r5, r3
		.top_right_wheel  = rx_buff[3],
 8001a92:	4b12      	ldr	r3, [pc, #72]	@ (8001adc <HAL_UART_RxCpltCallback+0x80>)
 8001a94:	78db      	ldrb	r3, [r3, #3]
 8001a96:	b25c      	sxtb	r4, r3
		.back_right_wheel = rx_buff[4],
 8001a98:	4b10      	ldr	r3, [pc, #64]	@ (8001adc <HAL_UART_RxCpltCallback+0x80>)
 8001a9a:	791b      	ldrb	r3, [r3, #4]
 8001a9c:	b258      	sxtb	r0, r3
		.drum  = rx_buff[5],
 8001a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8001adc <HAL_UART_RxCpltCallback+0x80>)
 8001aa0:	795b      	ldrb	r3, [r3, #5]
 8001aa2:	b259      	sxtb	r1, r3
		.actuator  = rx_buff[6],
 8001aa4:	4b0d      	ldr	r3, [pc, #52]	@ (8001adc <HAL_UART_RxCpltCallback+0x80>)
 8001aa6:	799b      	ldrb	r3, [r3, #6]
 8001aa8:	b25a      	sxtb	r2, r3
	motorValues = (SerialPacket) {
 8001aaa:	4b10      	ldr	r3, [pc, #64]	@ (8001aec <HAL_UART_RxCpltCallback+0x90>)
 8001aac:	f04f 0e00 	mov.w	lr, #0
 8001ab0:	f883 e000 	strb.w	lr, [r3]
 8001ab4:	4b0d      	ldr	r3, [pc, #52]	@ (8001aec <HAL_UART_RxCpltCallback+0x90>)
 8001ab6:	f883 c001 	strb.w	ip, [r3, #1]
 8001aba:	4b0c      	ldr	r3, [pc, #48]	@ (8001aec <HAL_UART_RxCpltCallback+0x90>)
 8001abc:	709e      	strb	r6, [r3, #2]
 8001abe:	4b0b      	ldr	r3, [pc, #44]	@ (8001aec <HAL_UART_RxCpltCallback+0x90>)
 8001ac0:	70dd      	strb	r5, [r3, #3]
 8001ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8001aec <HAL_UART_RxCpltCallback+0x90>)
 8001ac4:	711c      	strb	r4, [r3, #4]
 8001ac6:	4b09      	ldr	r3, [pc, #36]	@ (8001aec <HAL_UART_RxCpltCallback+0x90>)
 8001ac8:	7158      	strb	r0, [r3, #5]
 8001aca:	4b08      	ldr	r3, [pc, #32]	@ (8001aec <HAL_UART_RxCpltCallback+0x90>)
 8001acc:	7199      	strb	r1, [r3, #6]
 8001ace:	4b07      	ldr	r3, [pc, #28]	@ (8001aec <HAL_UART_RxCpltCallback+0x90>)
 8001ad0:	71da      	strb	r2, [r3, #7]
	};
}
 8001ad2:	bf00      	nop
 8001ad4:	3714      	adds	r7, #20
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ada:	bf00      	nop
 8001adc:	200005e8 	.word	0x200005e8
 8001ae0:	2000051c 	.word	0x2000051c
 8001ae4:	080094f4 	.word	0x080094f4
 8001ae8:	200005f0 	.word	0x200005f0
 8001aec:	20000000 	.word	0x20000000

08001af0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001af6:	463b      	mov	r3, r7
 8001af8:	2200      	movs	r2, #0
 8001afa:	601a      	str	r2, [r3, #0]
 8001afc:	605a      	str	r2, [r3, #4]
 8001afe:	609a      	str	r2, [r3, #8]
 8001b00:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001b02:	f001 ffb5 	bl	8003a70 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001b06:	2301      	movs	r3, #1
 8001b08:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001b12:	231f      	movs	r3, #31
 8001b14:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001b16:	2387      	movs	r3, #135	@ 0x87
 8001b18:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001b22:	2301      	movs	r3, #1
 8001b24:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001b26:	2301      	movs	r3, #1
 8001b28:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001b32:	463b      	mov	r3, r7
 8001b34:	4618      	mov	r0, r3
 8001b36:	f001 ffd3 	bl	8003ae0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001b3a:	2004      	movs	r0, #4
 8001b3c:	f001 ffb0 	bl	8003aa0 <HAL_MPU_Enable>

}
 8001b40:	bf00      	nop
 8001b42:	3710      	adds	r7, #16
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b4c:	b672      	cpsid	i
}
 8001b4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b50:	bf00      	nop
 8001b52:	e7fd      	b.n	8001b50 <Error_Handler+0x8>

08001b54 <writeToJetson>:
		.actuator  = RxBuffer[6],
	};
}

void writeToJetson(uint8_t *packet, uint8_t payload_size)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	70fb      	strb	r3, [r7, #3]
//			p->back_right_wheel,
//			p->drum,
//			p->actuator
//	};

	HAL_UART_Transmit_IT(&huart6, packet, payload_size);
 8001b60:	78fb      	ldrb	r3, [r7, #3]
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	461a      	mov	r2, r3
 8001b66:	6879      	ldr	r1, [r7, #4]
 8001b68:	4803      	ldr	r0, [pc, #12]	@ (8001b78 <writeToJetson+0x24>)
 8001b6a:	f003 fcff 	bl	800556c <HAL_UART_Transmit_IT>
}
 8001b6e:	bf00      	nop
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	2000051c 	.word	0x2000051c

08001b7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001b82:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc0 <HAL_MspInit+0x44>)
 8001b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b86:	4a0e      	ldr	r2, [pc, #56]	@ (8001bc0 <HAL_MspInit+0x44>)
 8001b88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc0 <HAL_MspInit+0x44>)
 8001b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b96:	607b      	str	r3, [r7, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b9a:	4b09      	ldr	r3, [pc, #36]	@ (8001bc0 <HAL_MspInit+0x44>)
 8001b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b9e:	4a08      	ldr	r2, [pc, #32]	@ (8001bc0 <HAL_MspInit+0x44>)
 8001ba0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ba4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ba6:	4b06      	ldr	r3, [pc, #24]	@ (8001bc0 <HAL_MspInit+0x44>)
 8001ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001baa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bae:	603b      	str	r3, [r7, #0]
 8001bb0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bb2:	bf00      	nop
 8001bb4:	370c      	adds	r7, #12
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop
 8001bc0:	40023800 	.word	0x40023800

08001bc4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b08c      	sub	sp, #48	@ 0x30
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bcc:	f107 031c 	add.w	r3, r7, #28
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	605a      	str	r2, [r3, #4]
 8001bd6:	609a      	str	r2, [r3, #8]
 8001bd8:	60da      	str	r2, [r3, #12]
 8001bda:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a2a      	ldr	r2, [pc, #168]	@ (8001c8c <HAL_ADC_MspInit+0xc8>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d124      	bne.n	8001c30 <HAL_ADC_MspInit+0x6c>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001be6:	4b2a      	ldr	r3, [pc, #168]	@ (8001c90 <HAL_ADC_MspInit+0xcc>)
 8001be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bea:	4a29      	ldr	r2, [pc, #164]	@ (8001c90 <HAL_ADC_MspInit+0xcc>)
 8001bec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bf0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bf2:	4b27      	ldr	r3, [pc, #156]	@ (8001c90 <HAL_ADC_MspInit+0xcc>)
 8001bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bfa:	61bb      	str	r3, [r7, #24]
 8001bfc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfe:	4b24      	ldr	r3, [pc, #144]	@ (8001c90 <HAL_ADC_MspInit+0xcc>)
 8001c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c02:	4a23      	ldr	r2, [pc, #140]	@ (8001c90 <HAL_ADC_MspInit+0xcc>)
 8001c04:	f043 0302 	orr.w	r3, r3, #2
 8001c08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c0a:	4b21      	ldr	r3, [pc, #132]	@ (8001c90 <HAL_ADC_MspInit+0xcc>)
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	617b      	str	r3, [r7, #20]
 8001c14:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001c16:	2302      	movs	r3, #2
 8001c18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c22:	f107 031c 	add.w	r3, r7, #28
 8001c26:	4619      	mov	r1, r3
 8001c28:	481a      	ldr	r0, [pc, #104]	@ (8001c94 <HAL_ADC_MspInit+0xd0>)
 8001c2a:	f002 f82b 	bl	8003c84 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001c2e:	e028      	b.n	8001c82 <HAL_ADC_MspInit+0xbe>
  else if(hadc->Instance==ADC2)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a18      	ldr	r2, [pc, #96]	@ (8001c98 <HAL_ADC_MspInit+0xd4>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d123      	bne.n	8001c82 <HAL_ADC_MspInit+0xbe>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001c3a:	4b15      	ldr	r3, [pc, #84]	@ (8001c90 <HAL_ADC_MspInit+0xcc>)
 8001c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c3e:	4a14      	ldr	r2, [pc, #80]	@ (8001c90 <HAL_ADC_MspInit+0xcc>)
 8001c40:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c44:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c46:	4b12      	ldr	r3, [pc, #72]	@ (8001c90 <HAL_ADC_MspInit+0xcc>)
 8001c48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c4e:	613b      	str	r3, [r7, #16]
 8001c50:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c52:	4b0f      	ldr	r3, [pc, #60]	@ (8001c90 <HAL_ADC_MspInit+0xcc>)
 8001c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c56:	4a0e      	ldr	r2, [pc, #56]	@ (8001c90 <HAL_ADC_MspInit+0xcc>)
 8001c58:	f043 0304 	orr.w	r3, r3, #4
 8001c5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c90 <HAL_ADC_MspInit+0xcc>)
 8001c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c62:	f003 0304 	and.w	r3, r3, #4
 8001c66:	60fb      	str	r3, [r7, #12]
 8001c68:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001c6a:	2304      	movs	r3, #4
 8001c6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c72:	2300      	movs	r3, #0
 8001c74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c76:	f107 031c 	add.w	r3, r7, #28
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	4807      	ldr	r0, [pc, #28]	@ (8001c9c <HAL_ADC_MspInit+0xd8>)
 8001c7e:	f002 f801 	bl	8003c84 <HAL_GPIO_Init>
}
 8001c82:	bf00      	nop
 8001c84:	3730      	adds	r7, #48	@ 0x30
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40012000 	.word	0x40012000
 8001c90:	40023800 	.word	0x40023800
 8001c94:	40020400 	.word	0x40020400
 8001c98:	40012100 	.word	0x40012100
 8001c9c:	40020800 	.word	0x40020800

08001ca0 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b08a      	sub	sp, #40	@ 0x28
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca8:	f107 0314 	add.w	r3, r7, #20
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]
 8001cb0:	605a      	str	r2, [r3, #4]
 8001cb2:	609a      	str	r2, [r3, #8]
 8001cb4:	60da      	str	r2, [r3, #12]
 8001cb6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a1b      	ldr	r2, [pc, #108]	@ (8001d2c <HAL_CAN_MspInit+0x8c>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d12f      	bne.n	8001d22 <HAL_CAN_MspInit+0x82>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001cc2:	4b1b      	ldr	r3, [pc, #108]	@ (8001d30 <HAL_CAN_MspInit+0x90>)
 8001cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc6:	4a1a      	ldr	r2, [pc, #104]	@ (8001d30 <HAL_CAN_MspInit+0x90>)
 8001cc8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ccc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cce:	4b18      	ldr	r3, [pc, #96]	@ (8001d30 <HAL_CAN_MspInit+0x90>)
 8001cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cd6:	613b      	str	r3, [r7, #16]
 8001cd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cda:	4b15      	ldr	r3, [pc, #84]	@ (8001d30 <HAL_CAN_MspInit+0x90>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cde:	4a14      	ldr	r2, [pc, #80]	@ (8001d30 <HAL_CAN_MspInit+0x90>)
 8001ce0:	f043 0308 	orr.w	r3, r3, #8
 8001ce4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ce6:	4b12      	ldr	r3, [pc, #72]	@ (8001d30 <HAL_CAN_MspInit+0x90>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cea:	f003 0308 	and.w	r3, r3, #8
 8001cee:	60fb      	str	r3, [r7, #12]
 8001cf0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001d02:	2309      	movs	r3, #9
 8001d04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d06:	f107 0314 	add.w	r3, r7, #20
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4809      	ldr	r0, [pc, #36]	@ (8001d34 <HAL_CAN_MspInit+0x94>)
 8001d0e:	f001 ffb9 	bl	8003c84 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001d12:	2200      	movs	r2, #0
 8001d14:	2100      	movs	r1, #0
 8001d16:	2014      	movs	r0, #20
 8001d18:	f001 fe73 	bl	8003a02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001d1c:	2014      	movs	r0, #20
 8001d1e:	f001 fe8c 	bl	8003a3a <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001d22:	bf00      	nop
 8001d24:	3728      	adds	r7, #40	@ 0x28
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40006400 	.word	0x40006400
 8001d30:	40023800 	.word	0x40023800
 8001d34:	40020c00 	.word	0x40020c00

08001d38 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b0ae      	sub	sp, #184	@ 0xb8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d40:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	605a      	str	r2, [r3, #4]
 8001d4a:	609a      	str	r2, [r3, #8]
 8001d4c:	60da      	str	r2, [r3, #12]
 8001d4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d50:	f107 0314 	add.w	r3, r7, #20
 8001d54:	2290      	movs	r2, #144	@ 0x90
 8001d56:	2100      	movs	r1, #0
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f005 fd94 	bl	8007886 <memset>
  if(hi2c->Instance==I2C1)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a22      	ldr	r2, [pc, #136]	@ (8001dec <HAL_I2C_MspInit+0xb4>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d13c      	bne.n	8001de2 <HAL_I2C_MspInit+0xaa>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001d68:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001d6c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d72:	f107 0314 	add.w	r3, r7, #20
 8001d76:	4618      	mov	r0, r3
 8001d78:	f002 fef8 	bl	8004b6c <HAL_RCCEx_PeriphCLKConfig>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001d82:	f7ff fee1 	bl	8001b48 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d86:	4b1a      	ldr	r3, [pc, #104]	@ (8001df0 <HAL_I2C_MspInit+0xb8>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8a:	4a19      	ldr	r2, [pc, #100]	@ (8001df0 <HAL_I2C_MspInit+0xb8>)
 8001d8c:	f043 0302 	orr.w	r3, r3, #2
 8001d90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d92:	4b17      	ldr	r3, [pc, #92]	@ (8001df0 <HAL_I2C_MspInit+0xb8>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d96:	f003 0302 	and.w	r3, r3, #2
 8001d9a:	613b      	str	r3, [r7, #16]
 8001d9c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d9e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001da2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001da6:	2312      	movs	r3, #18
 8001da8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dac:	2300      	movs	r3, #0
 8001dae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001db2:	2303      	movs	r3, #3
 8001db4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001db8:	2304      	movs	r3, #4
 8001dba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dbe:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	480b      	ldr	r0, [pc, #44]	@ (8001df4 <HAL_I2C_MspInit+0xbc>)
 8001dc6:	f001 ff5d 	bl	8003c84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001dca:	4b09      	ldr	r3, [pc, #36]	@ (8001df0 <HAL_I2C_MspInit+0xb8>)
 8001dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dce:	4a08      	ldr	r2, [pc, #32]	@ (8001df0 <HAL_I2C_MspInit+0xb8>)
 8001dd0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001dd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dd6:	4b06      	ldr	r3, [pc, #24]	@ (8001df0 <HAL_I2C_MspInit+0xb8>)
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dda:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dde:	60fb      	str	r3, [r7, #12]
 8001de0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001de2:	bf00      	nop
 8001de4:	37b8      	adds	r7, #184	@ 0xb8
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	40005400 	.word	0x40005400
 8001df0:	40023800 	.word	0x40023800
 8001df4:	40020400 	.word	0x40020400

08001df8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b0b2      	sub	sp, #200	@ 0xc8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e00:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001e04:	2200      	movs	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]
 8001e08:	605a      	str	r2, [r3, #4]
 8001e0a:	609a      	str	r2, [r3, #8]
 8001e0c:	60da      	str	r2, [r3, #12]
 8001e0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e14:	2290      	movs	r2, #144	@ 0x90
 8001e16:	2100      	movs	r1, #0
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f005 fd34 	bl	8007886 <memset>
  if(huart->Instance==USART2)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a7c      	ldr	r2, [pc, #496]	@ (8002014 <HAL_UART_MspInit+0x21c>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d164      	bne.n	8001ef2 <HAL_UART_MspInit+0xfa>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001e28:	2380      	movs	r3, #128	@ 0x80
 8001e2a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e34:	4618      	mov	r0, r3
 8001e36:	f002 fe99 	bl	8004b6c <HAL_RCCEx_PeriphCLKConfig>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e40:	f7ff fe82 	bl	8001b48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e44:	4b74      	ldr	r3, [pc, #464]	@ (8002018 <HAL_UART_MspInit+0x220>)
 8001e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e48:	4a73      	ldr	r2, [pc, #460]	@ (8002018 <HAL_UART_MspInit+0x220>)
 8001e4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e4e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e50:	4b71      	ldr	r3, [pc, #452]	@ (8002018 <HAL_UART_MspInit+0x220>)
 8001e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e58:	623b      	str	r3, [r7, #32]
 8001e5a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e5c:	4b6e      	ldr	r3, [pc, #440]	@ (8002018 <HAL_UART_MspInit+0x220>)
 8001e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e60:	4a6d      	ldr	r2, [pc, #436]	@ (8002018 <HAL_UART_MspInit+0x220>)
 8001e62:	f043 0301 	orr.w	r3, r3, #1
 8001e66:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e68:	4b6b      	ldr	r3, [pc, #428]	@ (8002018 <HAL_UART_MspInit+0x220>)
 8001e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6c:	f003 0301 	and.w	r3, r3, #1
 8001e70:	61fb      	str	r3, [r7, #28]
 8001e72:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e74:	4b68      	ldr	r3, [pc, #416]	@ (8002018 <HAL_UART_MspInit+0x220>)
 8001e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e78:	4a67      	ldr	r2, [pc, #412]	@ (8002018 <HAL_UART_MspInit+0x220>)
 8001e7a:	f043 0308 	orr.w	r3, r3, #8
 8001e7e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e80:	4b65      	ldr	r3, [pc, #404]	@ (8002018 <HAL_UART_MspInit+0x220>)
 8001e82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e84:	f003 0308 	and.w	r3, r3, #8
 8001e88:	61bb      	str	r3, [r7, #24]
 8001e8a:	69bb      	ldr	r3, [r7, #24]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001e8c:	2308      	movs	r3, #8
 8001e8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e92:	2302      	movs	r3, #2
 8001e94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ea4:	2307      	movs	r3, #7
 8001ea6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eaa:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001eae:	4619      	mov	r1, r3
 8001eb0:	485a      	ldr	r0, [pc, #360]	@ (800201c <HAL_UART_MspInit+0x224>)
 8001eb2:	f001 fee7 	bl	8003c84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001eb6:	2320      	movs	r3, #32
 8001eb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ece:	2307      	movs	r3, #7
 8001ed0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ed4:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001ed8:	4619      	mov	r1, r3
 8001eda:	4851      	ldr	r0, [pc, #324]	@ (8002020 <HAL_UART_MspInit+0x228>)
 8001edc:	f001 fed2 	bl	8003c84 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	2026      	movs	r0, #38	@ 0x26
 8001ee6:	f001 fd8c 	bl	8003a02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001eea:	2026      	movs	r0, #38	@ 0x26
 8001eec:	f001 fda5 	bl	8003a3a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8001ef0:	e08b      	b.n	800200a <HAL_UART_MspInit+0x212>
  else if(huart->Instance==USART3)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a4b      	ldr	r2, [pc, #300]	@ (8002024 <HAL_UART_MspInit+0x22c>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d13d      	bne.n	8001f78 <HAL_UART_MspInit+0x180>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001efc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f00:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001f02:	2300      	movs	r3, #0
 8001f04:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f002 fe2e 	bl	8004b6c <HAL_RCCEx_PeriphCLKConfig>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <HAL_UART_MspInit+0x122>
      Error_Handler();
 8001f16:	f7ff fe17 	bl	8001b48 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f1a:	4b3f      	ldr	r3, [pc, #252]	@ (8002018 <HAL_UART_MspInit+0x220>)
 8001f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1e:	4a3e      	ldr	r2, [pc, #248]	@ (8002018 <HAL_UART_MspInit+0x220>)
 8001f20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f24:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f26:	4b3c      	ldr	r3, [pc, #240]	@ (8002018 <HAL_UART_MspInit+0x220>)
 8001f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f2e:	617b      	str	r3, [r7, #20]
 8001f30:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f32:	4b39      	ldr	r3, [pc, #228]	@ (8002018 <HAL_UART_MspInit+0x220>)
 8001f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f36:	4a38      	ldr	r2, [pc, #224]	@ (8002018 <HAL_UART_MspInit+0x220>)
 8001f38:	f043 0308 	orr.w	r3, r3, #8
 8001f3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f3e:	4b36      	ldr	r3, [pc, #216]	@ (8002018 <HAL_UART_MspInit+0x220>)
 8001f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f42:	f003 0308 	and.w	r3, r3, #8
 8001f46:	613b      	str	r3, [r7, #16]
 8001f48:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f4a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001f4e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f52:	2302      	movs	r3, #2
 8001f54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001f64:	2307      	movs	r3, #7
 8001f66:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f6a:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001f6e:	4619      	mov	r1, r3
 8001f70:	482b      	ldr	r0, [pc, #172]	@ (8002020 <HAL_UART_MspInit+0x228>)
 8001f72:	f001 fe87 	bl	8003c84 <HAL_GPIO_Init>
}
 8001f76:	e048      	b.n	800200a <HAL_UART_MspInit+0x212>
  else if(huart->Instance==USART6)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a2a      	ldr	r2, [pc, #168]	@ (8002028 <HAL_UART_MspInit+0x230>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d143      	bne.n	800200a <HAL_UART_MspInit+0x212>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8001f82:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001f86:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f90:	4618      	mov	r0, r3
 8001f92:	f002 fdeb 	bl	8004b6c <HAL_RCCEx_PeriphCLKConfig>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <HAL_UART_MspInit+0x1a8>
      Error_Handler();
 8001f9c:	f7ff fdd4 	bl	8001b48 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001fa0:	4b1d      	ldr	r3, [pc, #116]	@ (8002018 <HAL_UART_MspInit+0x220>)
 8001fa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fa4:	4a1c      	ldr	r2, [pc, #112]	@ (8002018 <HAL_UART_MspInit+0x220>)
 8001fa6:	f043 0320 	orr.w	r3, r3, #32
 8001faa:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fac:	4b1a      	ldr	r3, [pc, #104]	@ (8002018 <HAL_UART_MspInit+0x220>)
 8001fae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb0:	f003 0320 	and.w	r3, r3, #32
 8001fb4:	60fb      	str	r3, [r7, #12]
 8001fb6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fb8:	4b17      	ldr	r3, [pc, #92]	@ (8002018 <HAL_UART_MspInit+0x220>)
 8001fba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fbc:	4a16      	ldr	r2, [pc, #88]	@ (8002018 <HAL_UART_MspInit+0x220>)
 8001fbe:	f043 0304 	orr.w	r3, r3, #4
 8001fc2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fc4:	4b14      	ldr	r3, [pc, #80]	@ (8002018 <HAL_UART_MspInit+0x220>)
 8001fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc8:	f003 0304 	and.w	r3, r3, #4
 8001fcc:	60bb      	str	r3, [r7, #8]
 8001fce:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001fd0:	23c0      	movs	r3, #192	@ 0xc0
 8001fd2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001fe8:	2308      	movs	r3, #8
 8001fea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fee:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	480d      	ldr	r0, [pc, #52]	@ (800202c <HAL_UART_MspInit+0x234>)
 8001ff6:	f001 fe45 	bl	8003c84 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	2047      	movs	r0, #71	@ 0x47
 8002000:	f001 fcff 	bl	8003a02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002004:	2047      	movs	r0, #71	@ 0x47
 8002006:	f001 fd18 	bl	8003a3a <HAL_NVIC_EnableIRQ>
}
 800200a:	bf00      	nop
 800200c:	37c8      	adds	r7, #200	@ 0xc8
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	40004400 	.word	0x40004400
 8002018:	40023800 	.word	0x40023800
 800201c:	40020000 	.word	0x40020000
 8002020:	40020c00 	.word	0x40020c00
 8002024:	40004800 	.word	0x40004800
 8002028:	40011400 	.word	0x40011400
 800202c:	40020800 	.word	0x40020800

08002030 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002034:	bf00      	nop
 8002036:	e7fd      	b.n	8002034 <NMI_Handler+0x4>

08002038 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800203c:	bf00      	nop
 800203e:	e7fd      	b.n	800203c <HardFault_Handler+0x4>

08002040 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002044:	bf00      	nop
 8002046:	e7fd      	b.n	8002044 <MemManage_Handler+0x4>

08002048 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800204c:	bf00      	nop
 800204e:	e7fd      	b.n	800204c <BusFault_Handler+0x4>

08002050 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002054:	bf00      	nop
 8002056:	e7fd      	b.n	8002054 <UsageFault_Handler+0x4>

08002058 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800205c:	bf00      	nop
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr

08002066 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002066:	b480      	push	{r7}
 8002068:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800206a:	bf00      	nop
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002078:	bf00      	nop
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr

08002082 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002086:	f000 f983 	bl	8002390 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800208a:	bf00      	nop
 800208c:	bd80      	pop	{r7, pc}
	...

08002090 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002094:	4802      	ldr	r0, [pc, #8]	@ (80020a0 <CAN1_RX0_IRQHandler+0x10>)
 8002096:	f001 f991 	bl	80033bc <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800209a:	bf00      	nop
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	20000354 	.word	0x20000354

080020a4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80020a8:	4802      	ldr	r0, [pc, #8]	@ (80020b4 <USART2_IRQHandler+0x10>)
 80020aa:	f003 fb01 	bl	80056b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80020ae:	bf00      	nop
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	2000040c 	.word	0x2000040c

080020b8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80020bc:	4802      	ldr	r0, [pc, #8]	@ (80020c8 <USART6_IRQHandler+0x10>)
 80020be:	f003 faf7 	bl	80056b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80020c2:	bf00      	nop
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	2000051c 	.word	0x2000051c

080020cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
  return 1;
 80020d0:	2301      	movs	r3, #1
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <_kill>:

int _kill(int pid, int sig)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80020e6:	f005 fc31 	bl	800794c <__errno>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2216      	movs	r2, #22
 80020ee:	601a      	str	r2, [r3, #0]
  return -1;
 80020f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3708      	adds	r7, #8
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}

080020fc <_exit>:

void _exit (int status)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002104:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002108:	6878      	ldr	r0, [r7, #4]
 800210a:	f7ff ffe7 	bl	80020dc <_kill>
  while (1) {}    /* Make sure we hang here */
 800210e:	bf00      	nop
 8002110:	e7fd      	b.n	800210e <_exit+0x12>

08002112 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002112:	b580      	push	{r7, lr}
 8002114:	b086      	sub	sp, #24
 8002116:	af00      	add	r7, sp, #0
 8002118:	60f8      	str	r0, [r7, #12]
 800211a:	60b9      	str	r1, [r7, #8]
 800211c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800211e:	2300      	movs	r3, #0
 8002120:	617b      	str	r3, [r7, #20]
 8002122:	e00a      	b.n	800213a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002124:	f3af 8000 	nop.w
 8002128:	4601      	mov	r1, r0
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	1c5a      	adds	r2, r3, #1
 800212e:	60ba      	str	r2, [r7, #8]
 8002130:	b2ca      	uxtb	r2, r1
 8002132:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	3301      	adds	r3, #1
 8002138:	617b      	str	r3, [r7, #20]
 800213a:	697a      	ldr	r2, [r7, #20]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	429a      	cmp	r2, r3
 8002140:	dbf0      	blt.n	8002124 <_read+0x12>
  }

  return len;
 8002142:	687b      	ldr	r3, [r7, #4]
}
 8002144:	4618      	mov	r0, r3
 8002146:	3718      	adds	r7, #24
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}

0800214c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b086      	sub	sp, #24
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002158:	2300      	movs	r3, #0
 800215a:	617b      	str	r3, [r7, #20]
 800215c:	e009      	b.n	8002172 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	1c5a      	adds	r2, r3, #1
 8002162:	60ba      	str	r2, [r7, #8]
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	4618      	mov	r0, r3
 8002168:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	3301      	adds	r3, #1
 8002170:	617b      	str	r3, [r7, #20]
 8002172:	697a      	ldr	r2, [r7, #20]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	429a      	cmp	r2, r3
 8002178:	dbf1      	blt.n	800215e <_write+0x12>
  }
  return len;
 800217a:	687b      	ldr	r3, [r7, #4]
}
 800217c:	4618      	mov	r0, r3
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <_close>:

int _close(int file)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800218c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002190:	4618      	mov	r0, r3
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80021ac:	605a      	str	r2, [r3, #4]
  return 0;
 80021ae:	2300      	movs	r3, #0
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	370c      	adds	r7, #12
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <_isatty>:

int _isatty(int file)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021c4:	2301      	movs	r3, #1
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	370c      	adds	r7, #12
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr

080021d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021d2:	b480      	push	{r7}
 80021d4:	b085      	sub	sp, #20
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	60f8      	str	r0, [r7, #12]
 80021da:	60b9      	str	r1, [r7, #8]
 80021dc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021de:	2300      	movs	r3, #0
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3714      	adds	r7, #20
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b086      	sub	sp, #24
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021f4:	4a14      	ldr	r2, [pc, #80]	@ (8002248 <_sbrk+0x5c>)
 80021f6:	4b15      	ldr	r3, [pc, #84]	@ (800224c <_sbrk+0x60>)
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002200:	4b13      	ldr	r3, [pc, #76]	@ (8002250 <_sbrk+0x64>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d102      	bne.n	800220e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002208:	4b11      	ldr	r3, [pc, #68]	@ (8002250 <_sbrk+0x64>)
 800220a:	4a12      	ldr	r2, [pc, #72]	@ (8002254 <_sbrk+0x68>)
 800220c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800220e:	4b10      	ldr	r3, [pc, #64]	@ (8002250 <_sbrk+0x64>)
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4413      	add	r3, r2
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	429a      	cmp	r2, r3
 800221a:	d207      	bcs.n	800222c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800221c:	f005 fb96 	bl	800794c <__errno>
 8002220:	4603      	mov	r3, r0
 8002222:	220c      	movs	r2, #12
 8002224:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002226:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800222a:	e009      	b.n	8002240 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800222c:	4b08      	ldr	r3, [pc, #32]	@ (8002250 <_sbrk+0x64>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002232:	4b07      	ldr	r3, [pc, #28]	@ (8002250 <_sbrk+0x64>)
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4413      	add	r3, r2
 800223a:	4a05      	ldr	r2, [pc, #20]	@ (8002250 <_sbrk+0x64>)
 800223c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800223e:	68fb      	ldr	r3, [r7, #12]
}
 8002240:	4618      	mov	r0, r3
 8002242:	3718      	adds	r7, #24
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	20080000 	.word	0x20080000
 800224c:	00000400 	.word	0x00000400
 8002250:	200005f4 	.word	0x200005f4
 8002254:	20000748 	.word	0x20000748

08002258 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800225c:	4b06      	ldr	r3, [pc, #24]	@ (8002278 <SystemInit+0x20>)
 800225e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002262:	4a05      	ldr	r2, [pc, #20]	@ (8002278 <SystemInit+0x20>)
 8002264:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002268:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800226c:	bf00      	nop
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr
 8002276:	bf00      	nop
 8002278:	e000ed00 	.word	0xe000ed00

0800227c <floatToByteArray>:
 *      Author: diana
 */
#include "util.h"

void floatToByteArray(float f, char *arr)
{
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	ed87 0a01 	vstr	s0, [r7, #4]
 8002286:	6038      	str	r0, [r7, #0]
    unsigned int asInt = *((int*) &f);
 8002288:	1d3b      	adds	r3, r7, #4
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < 4; i++)
 800228e:	2300      	movs	r3, #0
 8002290:	60fb      	str	r3, [r7, #12]
 8002292:	e00c      	b.n	80022ae <floatToByteArray+0x32>
        arr[i] = (asInt >> 8 * i) & 0xFF;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	00db      	lsls	r3, r3, #3
 8002298:	68ba      	ldr	r2, [r7, #8]
 800229a:	fa22 f103 	lsr.w	r1, r2, r3
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	683a      	ldr	r2, [r7, #0]
 80022a2:	4413      	add	r3, r2
 80022a4:	b2ca      	uxtb	r2, r1
 80022a6:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++)
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	3301      	adds	r3, #1
 80022ac:	60fb      	str	r3, [r7, #12]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2b03      	cmp	r3, #3
 80022b2:	ddef      	ble.n	8002294 <floatToByteArray+0x18>
}
 80022b4:	bf00      	nop
 80022b6:	bf00      	nop
 80022b8:	3714      	adds	r7, #20
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr
	...

080022c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80022c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022fc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80022c8:	f7ff ffc6 	bl	8002258 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022cc:	480c      	ldr	r0, [pc, #48]	@ (8002300 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022ce:	490d      	ldr	r1, [pc, #52]	@ (8002304 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002308 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022d4:	e002      	b.n	80022dc <LoopCopyDataInit>

080022d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022da:	3304      	adds	r3, #4

080022dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022e0:	d3f9      	bcc.n	80022d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022e2:	4a0a      	ldr	r2, [pc, #40]	@ (800230c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80022e4:	4c0a      	ldr	r4, [pc, #40]	@ (8002310 <LoopFillZerobss+0x22>)
  movs r3, #0
 80022e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022e8:	e001      	b.n	80022ee <LoopFillZerobss>

080022ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022ec:	3204      	adds	r2, #4

080022ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022f0:	d3fb      	bcc.n	80022ea <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80022f2:	f005 fb31 	bl	8007958 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022f6:	f7ff f833 	bl	8001360 <main>
  bx  lr    
 80022fa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80022fc:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002300:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002304:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002308:	080098bc 	.word	0x080098bc
  ldr r2, =_sbss
 800230c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002310:	20000748 	.word	0x20000748

08002314 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002314:	e7fe      	b.n	8002314 <ADC_IRQHandler>

08002316 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002316:	b580      	push	{r7, lr}
 8002318:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800231a:	2003      	movs	r0, #3
 800231c:	f001 fb66 	bl	80039ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002320:	200f      	movs	r0, #15
 8002322:	f000 f805 	bl	8002330 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002326:	f7ff fc29 	bl	8001b7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800232a:	2300      	movs	r3, #0
}
 800232c:	4618      	mov	r0, r3
 800232e:	bd80      	pop	{r7, pc}

08002330 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002338:	4b12      	ldr	r3, [pc, #72]	@ (8002384 <HAL_InitTick+0x54>)
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	4b12      	ldr	r3, [pc, #72]	@ (8002388 <HAL_InitTick+0x58>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	4619      	mov	r1, r3
 8002342:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002346:	fbb3 f3f1 	udiv	r3, r3, r1
 800234a:	fbb2 f3f3 	udiv	r3, r2, r3
 800234e:	4618      	mov	r0, r3
 8002350:	f001 fb81 	bl	8003a56 <HAL_SYSTICK_Config>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e00e      	b.n	800237c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2b0f      	cmp	r3, #15
 8002362:	d80a      	bhi.n	800237a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002364:	2200      	movs	r2, #0
 8002366:	6879      	ldr	r1, [r7, #4]
 8002368:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800236c:	f001 fb49 	bl	8003a02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002370:	4a06      	ldr	r2, [pc, #24]	@ (800238c <HAL_InitTick+0x5c>)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002376:	2300      	movs	r3, #0
 8002378:	e000      	b.n	800237c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
}
 800237c:	4618      	mov	r0, r3
 800237e:	3708      	adds	r7, #8
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	20000008 	.word	0x20000008
 8002388:	20000010 	.word	0x20000010
 800238c:	2000000c 	.word	0x2000000c

08002390 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002394:	4b06      	ldr	r3, [pc, #24]	@ (80023b0 <HAL_IncTick+0x20>)
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	461a      	mov	r2, r3
 800239a:	4b06      	ldr	r3, [pc, #24]	@ (80023b4 <HAL_IncTick+0x24>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4413      	add	r3, r2
 80023a0:	4a04      	ldr	r2, [pc, #16]	@ (80023b4 <HAL_IncTick+0x24>)
 80023a2:	6013      	str	r3, [r2, #0]
}
 80023a4:	bf00      	nop
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	20000010 	.word	0x20000010
 80023b4:	200005f8 	.word	0x200005f8

080023b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  return uwTick;
 80023bc:	4b03      	ldr	r3, [pc, #12]	@ (80023cc <HAL_GetTick+0x14>)
 80023be:	681b      	ldr	r3, [r3, #0]
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	200005f8 	.word	0x200005f8

080023d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b084      	sub	sp, #16
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023d8:	f7ff ffee 	bl	80023b8 <HAL_GetTick>
 80023dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80023e8:	d005      	beq.n	80023f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002414 <HAL_Delay+0x44>)
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	461a      	mov	r2, r3
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	4413      	add	r3, r2
 80023f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023f6:	bf00      	nop
 80023f8:	f7ff ffde 	bl	80023b8 <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	68fa      	ldr	r2, [r7, #12]
 8002404:	429a      	cmp	r2, r3
 8002406:	d8f7      	bhi.n	80023f8 <HAL_Delay+0x28>
  {
  }
}
 8002408:	bf00      	nop
 800240a:	bf00      	nop
 800240c:	3710      	adds	r7, #16
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	20000010 	.word	0x20000010

08002418 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002420:	2300      	movs	r3, #0
 8002422:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d101      	bne.n	800242e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e031      	b.n	8002492 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002432:	2b00      	cmp	r3, #0
 8002434:	d109      	bne.n	800244a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f7ff fbc4 	bl	8001bc4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2200      	movs	r2, #0
 8002440:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2200      	movs	r2, #0
 8002446:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800244e:	f003 0310 	and.w	r3, r3, #16
 8002452:	2b00      	cmp	r3, #0
 8002454:	d116      	bne.n	8002484 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800245a:	4b10      	ldr	r3, [pc, #64]	@ (800249c <HAL_ADC_Init+0x84>)
 800245c:	4013      	ands	r3, r2
 800245e:	f043 0202 	orr.w	r2, r3, #2
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f000 f970 	bl	800274c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002476:	f023 0303 	bic.w	r3, r3, #3
 800247a:	f043 0201 	orr.w	r2, r3, #1
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	641a      	str	r2, [r3, #64]	@ 0x40
 8002482:	e001      	b.n	8002488 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002490:	7bfb      	ldrb	r3, [r7, #15]
}
 8002492:	4618      	mov	r0, r3
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	ffffeefd 	.word	0xffffeefd

080024a0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80024aa:	2300      	movs	r3, #0
 80024ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d101      	bne.n	80024bc <HAL_ADC_ConfigChannel+0x1c>
 80024b8:	2302      	movs	r3, #2
 80024ba:	e136      	b.n	800272a <HAL_ADC_ConfigChannel+0x28a>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2201      	movs	r2, #1
 80024c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2b09      	cmp	r3, #9
 80024ca:	d93a      	bls.n	8002542 <HAL_ADC_ConfigChannel+0xa2>
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80024d4:	d035      	beq.n	8002542 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	68d9      	ldr	r1, [r3, #12]
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	b29b      	uxth	r3, r3
 80024e2:	461a      	mov	r2, r3
 80024e4:	4613      	mov	r3, r2
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	4413      	add	r3, r2
 80024ea:	3b1e      	subs	r3, #30
 80024ec:	2207      	movs	r2, #7
 80024ee:	fa02 f303 	lsl.w	r3, r2, r3
 80024f2:	43da      	mvns	r2, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	400a      	ands	r2, r1
 80024fa:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a8d      	ldr	r2, [pc, #564]	@ (8002738 <HAL_ADC_ConfigChannel+0x298>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d10a      	bne.n	800251c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	68d9      	ldr	r1, [r3, #12]
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	061a      	lsls	r2, r3, #24
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	430a      	orrs	r2, r1
 8002518:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800251a:	e035      	b.n	8002588 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	68d9      	ldr	r1, [r3, #12]
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	689a      	ldr	r2, [r3, #8]
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	b29b      	uxth	r3, r3
 800252c:	4618      	mov	r0, r3
 800252e:	4603      	mov	r3, r0
 8002530:	005b      	lsls	r3, r3, #1
 8002532:	4403      	add	r3, r0
 8002534:	3b1e      	subs	r3, #30
 8002536:	409a      	lsls	r2, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	430a      	orrs	r2, r1
 800253e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002540:	e022      	b.n	8002588 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	6919      	ldr	r1, [r3, #16]
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	b29b      	uxth	r3, r3
 800254e:	461a      	mov	r2, r3
 8002550:	4613      	mov	r3, r2
 8002552:	005b      	lsls	r3, r3, #1
 8002554:	4413      	add	r3, r2
 8002556:	2207      	movs	r2, #7
 8002558:	fa02 f303 	lsl.w	r3, r2, r3
 800255c:	43da      	mvns	r2, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	400a      	ands	r2, r1
 8002564:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	6919      	ldr	r1, [r3, #16]
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	689a      	ldr	r2, [r3, #8]
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	b29b      	uxth	r3, r3
 8002576:	4618      	mov	r0, r3
 8002578:	4603      	mov	r3, r0
 800257a:	005b      	lsls	r3, r3, #1
 800257c:	4403      	add	r3, r0
 800257e:	409a      	lsls	r2, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	430a      	orrs	r2, r1
 8002586:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	2b06      	cmp	r3, #6
 800258e:	d824      	bhi.n	80025da <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	685a      	ldr	r2, [r3, #4]
 800259a:	4613      	mov	r3, r2
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	4413      	add	r3, r2
 80025a0:	3b05      	subs	r3, #5
 80025a2:	221f      	movs	r2, #31
 80025a4:	fa02 f303 	lsl.w	r3, r2, r3
 80025a8:	43da      	mvns	r2, r3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	400a      	ands	r2, r1
 80025b0:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	b29b      	uxth	r3, r3
 80025be:	4618      	mov	r0, r3
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	685a      	ldr	r2, [r3, #4]
 80025c4:	4613      	mov	r3, r2
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	4413      	add	r3, r2
 80025ca:	3b05      	subs	r3, #5
 80025cc:	fa00 f203 	lsl.w	r2, r0, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	430a      	orrs	r2, r1
 80025d6:	635a      	str	r2, [r3, #52]	@ 0x34
 80025d8:	e04c      	b.n	8002674 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	2b0c      	cmp	r3, #12
 80025e0:	d824      	bhi.n	800262c <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685a      	ldr	r2, [r3, #4]
 80025ec:	4613      	mov	r3, r2
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	4413      	add	r3, r2
 80025f2:	3b23      	subs	r3, #35	@ 0x23
 80025f4:	221f      	movs	r2, #31
 80025f6:	fa02 f303 	lsl.w	r3, r2, r3
 80025fa:	43da      	mvns	r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	400a      	ands	r2, r1
 8002602:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	b29b      	uxth	r3, r3
 8002610:	4618      	mov	r0, r3
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	685a      	ldr	r2, [r3, #4]
 8002616:	4613      	mov	r3, r2
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	4413      	add	r3, r2
 800261c:	3b23      	subs	r3, #35	@ 0x23
 800261e:	fa00 f203 	lsl.w	r2, r0, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	430a      	orrs	r2, r1
 8002628:	631a      	str	r2, [r3, #48]	@ 0x30
 800262a:	e023      	b.n	8002674 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	685a      	ldr	r2, [r3, #4]
 8002636:	4613      	mov	r3, r2
 8002638:	009b      	lsls	r3, r3, #2
 800263a:	4413      	add	r3, r2
 800263c:	3b41      	subs	r3, #65	@ 0x41
 800263e:	221f      	movs	r2, #31
 8002640:	fa02 f303 	lsl.w	r3, r2, r3
 8002644:	43da      	mvns	r2, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	400a      	ands	r2, r1
 800264c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	b29b      	uxth	r3, r3
 800265a:	4618      	mov	r0, r3
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685a      	ldr	r2, [r3, #4]
 8002660:	4613      	mov	r3, r2
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	4413      	add	r3, r2
 8002666:	3b41      	subs	r3, #65	@ 0x41
 8002668:	fa00 f203 	lsl.w	r2, r0, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	430a      	orrs	r2, r1
 8002672:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a30      	ldr	r2, [pc, #192]	@ (800273c <HAL_ADC_ConfigChannel+0x29c>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d10a      	bne.n	8002694 <HAL_ADC_ConfigChannel+0x1f4>
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002686:	d105      	bne.n	8002694 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002688:	4b2d      	ldr	r3, [pc, #180]	@ (8002740 <HAL_ADC_ConfigChannel+0x2a0>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	4a2c      	ldr	r2, [pc, #176]	@ (8002740 <HAL_ADC_ConfigChannel+0x2a0>)
 800268e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002692:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a28      	ldr	r2, [pc, #160]	@ (800273c <HAL_ADC_ConfigChannel+0x29c>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d10f      	bne.n	80026be <HAL_ADC_ConfigChannel+0x21e>
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2b12      	cmp	r3, #18
 80026a4:	d10b      	bne.n	80026be <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80026a6:	4b26      	ldr	r3, [pc, #152]	@ (8002740 <HAL_ADC_ConfigChannel+0x2a0>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	4a25      	ldr	r2, [pc, #148]	@ (8002740 <HAL_ADC_ConfigChannel+0x2a0>)
 80026ac:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80026b0:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80026b2:	4b23      	ldr	r3, [pc, #140]	@ (8002740 <HAL_ADC_ConfigChannel+0x2a0>)
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	4a22      	ldr	r2, [pc, #136]	@ (8002740 <HAL_ADC_ConfigChannel+0x2a0>)
 80026b8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80026bc:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a1e      	ldr	r2, [pc, #120]	@ (800273c <HAL_ADC_ConfigChannel+0x29c>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d12b      	bne.n	8002720 <HAL_ADC_ConfigChannel+0x280>
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a1a      	ldr	r2, [pc, #104]	@ (8002738 <HAL_ADC_ConfigChannel+0x298>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d003      	beq.n	80026da <HAL_ADC_ConfigChannel+0x23a>
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2b11      	cmp	r3, #17
 80026d8:	d122      	bne.n	8002720 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80026da:	4b19      	ldr	r3, [pc, #100]	@ (8002740 <HAL_ADC_ConfigChannel+0x2a0>)
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	4a18      	ldr	r2, [pc, #96]	@ (8002740 <HAL_ADC_ConfigChannel+0x2a0>)
 80026e0:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80026e4:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80026e6:	4b16      	ldr	r3, [pc, #88]	@ (8002740 <HAL_ADC_ConfigChannel+0x2a0>)
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	4a15      	ldr	r2, [pc, #84]	@ (8002740 <HAL_ADC_ConfigChannel+0x2a0>)
 80026ec:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80026f0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a10      	ldr	r2, [pc, #64]	@ (8002738 <HAL_ADC_ConfigChannel+0x298>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d111      	bne.n	8002720 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80026fc:	4b11      	ldr	r3, [pc, #68]	@ (8002744 <HAL_ADC_ConfigChannel+0x2a4>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a11      	ldr	r2, [pc, #68]	@ (8002748 <HAL_ADC_ConfigChannel+0x2a8>)
 8002702:	fba2 2303 	umull	r2, r3, r2, r3
 8002706:	0c9a      	lsrs	r2, r3, #18
 8002708:	4613      	mov	r3, r2
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	4413      	add	r3, r2
 800270e:	005b      	lsls	r3, r3, #1
 8002710:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002712:	e002      	b.n	800271a <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	3b01      	subs	r3, #1
 8002718:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d1f9      	bne.n	8002714 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2200      	movs	r2, #0
 8002724:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002728:	2300      	movs	r3, #0
}
 800272a:	4618      	mov	r0, r3
 800272c:	3714      	adds	r7, #20
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop
 8002738:	10000012 	.word	0x10000012
 800273c:	40012000 	.word	0x40012000
 8002740:	40012300 	.word	0x40012300
 8002744:	20000008 	.word	0x20000008
 8002748:	431bde83 	.word	0x431bde83

0800274c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002754:	4b78      	ldr	r3, [pc, #480]	@ (8002938 <ADC_Init+0x1ec>)
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	4a77      	ldr	r2, [pc, #476]	@ (8002938 <ADC_Init+0x1ec>)
 800275a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800275e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002760:	4b75      	ldr	r3, [pc, #468]	@ (8002938 <ADC_Init+0x1ec>)
 8002762:	685a      	ldr	r2, [r3, #4]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	4973      	ldr	r1, [pc, #460]	@ (8002938 <ADC_Init+0x1ec>)
 800276a:	4313      	orrs	r3, r2
 800276c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	685a      	ldr	r2, [r3, #4]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800277c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	6859      	ldr	r1, [r3, #4]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	691b      	ldr	r3, [r3, #16]
 8002788:	021a      	lsls	r2, r3, #8
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	430a      	orrs	r2, r1
 8002790:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	685a      	ldr	r2, [r3, #4]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80027a0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	6859      	ldr	r1, [r3, #4]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	689a      	ldr	r2, [r3, #8]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	430a      	orrs	r2, r1
 80027b2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	689a      	ldr	r2, [r3, #8]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80027c2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	6899      	ldr	r1, [r3, #8]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	68da      	ldr	r2, [r3, #12]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	430a      	orrs	r2, r1
 80027d4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027da:	4a58      	ldr	r2, [pc, #352]	@ (800293c <ADC_Init+0x1f0>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d022      	beq.n	8002826 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	689a      	ldr	r2, [r3, #8]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80027ee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	6899      	ldr	r1, [r3, #8]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	430a      	orrs	r2, r1
 8002800:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	689a      	ldr	r2, [r3, #8]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002810:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	6899      	ldr	r1, [r3, #8]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	430a      	orrs	r2, r1
 8002822:	609a      	str	r2, [r3, #8]
 8002824:	e00f      	b.n	8002846 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	689a      	ldr	r2, [r3, #8]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002834:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	689a      	ldr	r2, [r3, #8]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002844:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f022 0202 	bic.w	r2, r2, #2
 8002854:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	6899      	ldr	r1, [r3, #8]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	699b      	ldr	r3, [r3, #24]
 8002860:	005a      	lsls	r2, r3, #1
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	430a      	orrs	r2, r1
 8002868:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d01b      	beq.n	80028ac <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	685a      	ldr	r2, [r3, #4]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002882:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	685a      	ldr	r2, [r3, #4]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002892:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	6859      	ldr	r1, [r3, #4]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800289e:	3b01      	subs	r3, #1
 80028a0:	035a      	lsls	r2, r3, #13
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	430a      	orrs	r2, r1
 80028a8:	605a      	str	r2, [r3, #4]
 80028aa:	e007      	b.n	80028bc <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	685a      	ldr	r2, [r3, #4]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028ba:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80028ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	69db      	ldr	r3, [r3, #28]
 80028d6:	3b01      	subs	r3, #1
 80028d8:	051a      	lsls	r2, r3, #20
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	430a      	orrs	r2, r1
 80028e0:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	689a      	ldr	r2, [r3, #8]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80028f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	6899      	ldr	r1, [r3, #8]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80028fe:	025a      	lsls	r2, r3, #9
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	430a      	orrs	r2, r1
 8002906:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	689a      	ldr	r2, [r3, #8]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002916:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	6899      	ldr	r1, [r3, #8]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	029a      	lsls	r2, r3, #10
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	430a      	orrs	r2, r1
 800292a:	609a      	str	r2, [r3, #8]
}
 800292c:	bf00      	nop
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr
 8002938:	40012300 	.word	0x40012300
 800293c:	0f000001 	.word	0x0f000001

08002940 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d101      	bne.n	8002952 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e11c      	b.n	8002b8c <HAL_CAN_Init+0x24c>
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002958:	b2db      	uxtb	r3, r3
 800295a:	2b00      	cmp	r3, #0
 800295c:	d131      	bne.n	80029c2 <HAL_CAN_Init+0x82>
  {
    /* Reset callbacks to legacy functions */
    hcan->RxFifo0MsgPendingCallback  =  HAL_CAN_RxFifo0MsgPendingCallback;  /* Legacy weak RxFifo0MsgPendingCallback  */
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a8c      	ldr	r2, [pc, #560]	@ (8002b94 <HAL_CAN_Init+0x254>)
 8002962:	641a      	str	r2, [r3, #64]	@ 0x40
    hcan->RxFifo0FullCallback        =  HAL_CAN_RxFifo0FullCallback;        /* Legacy weak RxFifo0FullCallback        */
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	4a8c      	ldr	r2, [pc, #560]	@ (8002b98 <HAL_CAN_Init+0x258>)
 8002968:	645a      	str	r2, [r3, #68]	@ 0x44
    hcan->RxFifo1MsgPendingCallback  =  HAL_CAN_RxFifo1MsgPendingCallback;  /* Legacy weak RxFifo1MsgPendingCallback  */
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	4a8b      	ldr	r2, [pc, #556]	@ (8002b9c <HAL_CAN_Init+0x25c>)
 800296e:	649a      	str	r2, [r3, #72]	@ 0x48
    hcan->RxFifo1FullCallback        =  HAL_CAN_RxFifo1FullCallback;        /* Legacy weak RxFifo1FullCallback        */
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	4a8b      	ldr	r2, [pc, #556]	@ (8002ba0 <HAL_CAN_Init+0x260>)
 8002974:	64da      	str	r2, [r3, #76]	@ 0x4c
    hcan->TxMailbox0CompleteCallback =  HAL_CAN_TxMailbox0CompleteCallback; /* Legacy weak TxMailbox0CompleteCallback */
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	4a8a      	ldr	r2, [pc, #552]	@ (8002ba4 <HAL_CAN_Init+0x264>)
 800297a:	629a      	str	r2, [r3, #40]	@ 0x28
    hcan->TxMailbox1CompleteCallback =  HAL_CAN_TxMailbox1CompleteCallback; /* Legacy weak TxMailbox1CompleteCallback */
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	4a8a      	ldr	r2, [pc, #552]	@ (8002ba8 <HAL_CAN_Init+0x268>)
 8002980:	62da      	str	r2, [r3, #44]	@ 0x2c
    hcan->TxMailbox2CompleteCallback =  HAL_CAN_TxMailbox2CompleteCallback; /* Legacy weak TxMailbox2CompleteCallback */
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4a89      	ldr	r2, [pc, #548]	@ (8002bac <HAL_CAN_Init+0x26c>)
 8002986:	631a      	str	r2, [r3, #48]	@ 0x30
    hcan->TxMailbox0AbortCallback    =  HAL_CAN_TxMailbox0AbortCallback;    /* Legacy weak TxMailbox0AbortCallback    */
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	4a89      	ldr	r2, [pc, #548]	@ (8002bb0 <HAL_CAN_Init+0x270>)
 800298c:	635a      	str	r2, [r3, #52]	@ 0x34
    hcan->TxMailbox1AbortCallback    =  HAL_CAN_TxMailbox1AbortCallback;    /* Legacy weak TxMailbox1AbortCallback    */
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	4a88      	ldr	r2, [pc, #544]	@ (8002bb4 <HAL_CAN_Init+0x274>)
 8002992:	639a      	str	r2, [r3, #56]	@ 0x38
    hcan->TxMailbox2AbortCallback    =  HAL_CAN_TxMailbox2AbortCallback;    /* Legacy weak TxMailbox2AbortCallback    */
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	4a88      	ldr	r2, [pc, #544]	@ (8002bb8 <HAL_CAN_Init+0x278>)
 8002998:	63da      	str	r2, [r3, #60]	@ 0x3c
    hcan->SleepCallback              =  HAL_CAN_SleepCallback;              /* Legacy weak SleepCallback              */
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4a87      	ldr	r2, [pc, #540]	@ (8002bbc <HAL_CAN_Init+0x27c>)
 800299e:	651a      	str	r2, [r3, #80]	@ 0x50
    hcan->WakeUpFromRxMsgCallback    =  HAL_CAN_WakeUpFromRxMsgCallback;    /* Legacy weak WakeUpFromRxMsgCallback    */
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	4a87      	ldr	r2, [pc, #540]	@ (8002bc0 <HAL_CAN_Init+0x280>)
 80029a4:	655a      	str	r2, [r3, #84]	@ 0x54
    hcan->ErrorCallback              =  HAL_CAN_ErrorCallback;              /* Legacy weak ErrorCallback              */
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4a86      	ldr	r2, [pc, #536]	@ (8002bc4 <HAL_CAN_Init+0x284>)
 80029aa:	659a      	str	r2, [r3, #88]	@ 0x58

    if (hcan->MspInitCallback == NULL)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d102      	bne.n	80029ba <HAL_CAN_Init+0x7a>
    {
      hcan->MspInitCallback = HAL_CAN_MspInit; /* Legacy weak MspInit */
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4a84      	ldr	r2, [pc, #528]	@ (8002bc8 <HAL_CAN_Init+0x288>)
 80029b8:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	4798      	blx	r3
    HAL_CAN_MspInit(hcan);
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f042 0201 	orr.w	r2, r2, #1
 80029d0:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029d2:	f7ff fcf1 	bl	80023b8 <HAL_GetTick>
 80029d6:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80029d8:	e012      	b.n	8002a00 <HAL_CAN_Init+0xc0>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80029da:	f7ff fced 	bl	80023b8 <HAL_GetTick>
 80029de:	4602      	mov	r2, r0
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	1ad3      	subs	r3, r2, r3
 80029e4:	2b0a      	cmp	r3, #10
 80029e6:	d90b      	bls.n	8002a00 <HAL_CAN_Init+0xc0>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ec:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2205      	movs	r2, #5
 80029f8:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e0c5      	b.n	8002b8c <HAL_CAN_Init+0x24c>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f003 0301 	and.w	r3, r3, #1
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d0e5      	beq.n	80029da <HAL_CAN_Init+0x9a>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f022 0202 	bic.w	r2, r2, #2
 8002a1c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a1e:	f7ff fccb 	bl	80023b8 <HAL_GetTick>
 8002a22:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002a24:	e012      	b.n	8002a4c <HAL_CAN_Init+0x10c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002a26:	f7ff fcc7 	bl	80023b8 <HAL_GetTick>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	2b0a      	cmp	r3, #10
 8002a32:	d90b      	bls.n	8002a4c <HAL_CAN_Init+0x10c>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a38:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2205      	movs	r2, #5
 8002a44:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e09f      	b.n	8002b8c <HAL_CAN_Init+0x24c>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	f003 0302 	and.w	r3, r3, #2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d1e5      	bne.n	8002a26 <HAL_CAN_Init+0xe6>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	7e1b      	ldrb	r3, [r3, #24]
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d108      	bne.n	8002a74 <HAL_CAN_Init+0x134>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002a70:	601a      	str	r2, [r3, #0]
 8002a72:	e007      	b.n	8002a84 <HAL_CAN_Init+0x144>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002a82:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	7e5b      	ldrb	r3, [r3, #25]
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d108      	bne.n	8002a9e <HAL_CAN_Init+0x15e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a9a:	601a      	str	r2, [r3, #0]
 8002a9c:	e007      	b.n	8002aae <HAL_CAN_Init+0x16e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002aac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	7e9b      	ldrb	r3, [r3, #26]
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d108      	bne.n	8002ac8 <HAL_CAN_Init+0x188>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f042 0220 	orr.w	r2, r2, #32
 8002ac4:	601a      	str	r2, [r3, #0]
 8002ac6:	e007      	b.n	8002ad8 <HAL_CAN_Init+0x198>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f022 0220 	bic.w	r2, r2, #32
 8002ad6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	7edb      	ldrb	r3, [r3, #27]
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d108      	bne.n	8002af2 <HAL_CAN_Init+0x1b2>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f022 0210 	bic.w	r2, r2, #16
 8002aee:	601a      	str	r2, [r3, #0]
 8002af0:	e007      	b.n	8002b02 <HAL_CAN_Init+0x1c2>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f042 0210 	orr.w	r2, r2, #16
 8002b00:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	7f1b      	ldrb	r3, [r3, #28]
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d108      	bne.n	8002b1c <HAL_CAN_Init+0x1dc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f042 0208 	orr.w	r2, r2, #8
 8002b18:	601a      	str	r2, [r3, #0]
 8002b1a:	e007      	b.n	8002b2c <HAL_CAN_Init+0x1ec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f022 0208 	bic.w	r2, r2, #8
 8002b2a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	7f5b      	ldrb	r3, [r3, #29]
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d108      	bne.n	8002b46 <HAL_CAN_Init+0x206>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f042 0204 	orr.w	r2, r2, #4
 8002b42:	601a      	str	r2, [r3, #0]
 8002b44:	e007      	b.n	8002b56 <HAL_CAN_Init+0x216>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f022 0204 	bic.w	r2, r2, #4
 8002b54:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	689a      	ldr	r2, [r3, #8]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	431a      	orrs	r2, r3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	691b      	ldr	r3, [r3, #16]
 8002b64:	431a      	orrs	r2, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	695b      	ldr	r3, [r3, #20]
 8002b6a:	ea42 0103 	orr.w	r1, r2, r3
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	1e5a      	subs	r2, r3, #1
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2201      	movs	r2, #1
 8002b86:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002b8a:	2300      	movs	r3, #0
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3710      	adds	r7, #16
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	080037bf 	.word	0x080037bf
 8002b98:	080037d3 	.word	0x080037d3
 8002b9c:	080037e7 	.word	0x080037e7
 8002ba0:	080037fb 	.word	0x080037fb
 8002ba4:	08003747 	.word	0x08003747
 8002ba8:	0800375b 	.word	0x0800375b
 8002bac:	0800376f 	.word	0x0800376f
 8002bb0:	08003783 	.word	0x08003783
 8002bb4:	08003797 	.word	0x08003797
 8002bb8:	080037ab 	.word	0x080037ab
 8002bbc:	0800380f 	.word	0x0800380f
 8002bc0:	08003823 	.word	0x08003823
 8002bc4:	08003837 	.word	0x08003837
 8002bc8:	08001ca1 	.word	0x08001ca1

08002bcc <HAL_CAN_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_RegisterCallback(CAN_HandleTypeDef *hcan, HAL_CAN_CallbackIDTypeDef CallbackID,
                                           void (* pCallback)(CAN_HandleTypeDef *_hcan))
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b087      	sub	sp, #28
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	60f8      	str	r0, [r7, #12]
 8002bd4:	460b      	mov	r3, r1
 8002bd6:	607a      	str	r2, [r7, #4]
 8002bd8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d107      	bne.n	8002bf4 <HAL_CAN_RegisterCallback+0x28>
  {
    /* Update the error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e094      	b.n	8002d1e <HAL_CAN_RegisterCallback+0x152>
  }

  if (hcan->State == HAL_CAN_STATE_READY)
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d168      	bne.n	8002cd2 <HAL_CAN_RegisterCallback+0x106>
  {
    switch (CallbackID)
 8002c00:	7afb      	ldrb	r3, [r7, #11]
 8002c02:	2b0e      	cmp	r3, #14
 8002c04:	d85c      	bhi.n	8002cc0 <HAL_CAN_RegisterCallback+0xf4>
 8002c06:	a201      	add	r2, pc, #4	@ (adr r2, 8002c0c <HAL_CAN_RegisterCallback+0x40>)
 8002c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c0c:	08002c49 	.word	0x08002c49
 8002c10:	08002c51 	.word	0x08002c51
 8002c14:	08002c59 	.word	0x08002c59
 8002c18:	08002c61 	.word	0x08002c61
 8002c1c:	08002c69 	.word	0x08002c69
 8002c20:	08002c71 	.word	0x08002c71
 8002c24:	08002c79 	.word	0x08002c79
 8002c28:	08002c81 	.word	0x08002c81
 8002c2c:	08002c89 	.word	0x08002c89
 8002c30:	08002c91 	.word	0x08002c91
 8002c34:	08002c99 	.word	0x08002c99
 8002c38:	08002ca1 	.word	0x08002ca1
 8002c3c:	08002ca9 	.word	0x08002ca9
 8002c40:	08002cb1 	.word	0x08002cb1
 8002c44:	08002cb9 	.word	0x08002cb9
    {
      case HAL_CAN_TX_MAILBOX0_COMPLETE_CB_ID :
        hcan->TxMailbox0CompleteCallback = pCallback;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	629a      	str	r2, [r3, #40]	@ 0x28
        break;
 8002c4e:	e065      	b.n	8002d1c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_TX_MAILBOX1_COMPLETE_CB_ID :
        hcan->TxMailbox1CompleteCallback = pCallback;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 8002c56:	e061      	b.n	8002d1c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_TX_MAILBOX2_COMPLETE_CB_ID :
        hcan->TxMailbox2CompleteCallback = pCallback;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	631a      	str	r2, [r3, #48]	@ 0x30
        break;
 8002c5e:	e05d      	b.n	8002d1c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_TX_MAILBOX0_ABORT_CB_ID :
        hcan->TxMailbox0AbortCallback = pCallback;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	635a      	str	r2, [r3, #52]	@ 0x34
        break;
 8002c66:	e059      	b.n	8002d1c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_TX_MAILBOX1_ABORT_CB_ID :
        hcan->TxMailbox1AbortCallback = pCallback;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	639a      	str	r2, [r3, #56]	@ 0x38
        break;
 8002c6e:	e055      	b.n	8002d1c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_TX_MAILBOX2_ABORT_CB_ID :
        hcan->TxMailbox2AbortCallback = pCallback;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	63da      	str	r2, [r3, #60]	@ 0x3c
        break;
 8002c76:	e051      	b.n	8002d1c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_RX_FIFO0_MSG_PENDING_CB_ID :
        hcan->RxFifo0MsgPendingCallback = pCallback;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	641a      	str	r2, [r3, #64]	@ 0x40
        break;
 8002c7e:	e04d      	b.n	8002d1c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_RX_FIFO0_FULL_CB_ID :
        hcan->RxFifo0FullCallback = pCallback;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	645a      	str	r2, [r3, #68]	@ 0x44
        break;
 8002c86:	e049      	b.n	8002d1c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_RX_FIFO1_MSG_PENDING_CB_ID :
        hcan->RxFifo1MsgPendingCallback = pCallback;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	687a      	ldr	r2, [r7, #4]
 8002c8c:	649a      	str	r2, [r3, #72]	@ 0x48
        break;
 8002c8e:	e045      	b.n	8002d1c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_RX_FIFO1_FULL_CB_ID :
        hcan->RxFifo1FullCallback = pCallback;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8002c96:	e041      	b.n	8002d1c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_SLEEP_CB_ID :
        hcan->SleepCallback = pCallback;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8002c9e:	e03d      	b.n	8002d1c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_WAKEUP_FROM_RX_MSG_CB_ID :
        hcan->WakeUpFromRxMsgCallback = pCallback;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8002ca6:	e039      	b.n	8002d1c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_ERROR_CB_ID :
        hcan->ErrorCallback = pCallback;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8002cae:	e035      	b.n	8002d1c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_MSPINIT_CB_ID :
        hcan->MspInitCallback = pCallback;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	687a      	ldr	r2, [r7, #4]
 8002cb4:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8002cb6:	e031      	b.n	8002d1c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_MSPDEINIT_CB_ID :
        hcan->MspDeInitCallback = pCallback;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8002cbe:	e02d      	b.n	8002d1c <HAL_CAN_RegisterCallback+0x150>

      default :
        /* Update the error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Return error status */
        status =  HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	75fb      	strb	r3, [r7, #23]
        break;
 8002cd0:	e024      	b.n	8002d1c <HAL_CAN_RegisterCallback+0x150>
    }
  }
  else if (hcan->State == HAL_CAN_STATE_RESET)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d116      	bne.n	8002d0c <HAL_CAN_RegisterCallback+0x140>
  {
    switch (CallbackID)
 8002cde:	7afb      	ldrb	r3, [r7, #11]
 8002ce0:	2b0d      	cmp	r3, #13
 8002ce2:	d002      	beq.n	8002cea <HAL_CAN_RegisterCallback+0x11e>
 8002ce4:	2b0e      	cmp	r3, #14
 8002ce6:	d004      	beq.n	8002cf2 <HAL_CAN_RegisterCallback+0x126>
 8002ce8:	e007      	b.n	8002cfa <HAL_CAN_RegisterCallback+0x12e>
    {
      case HAL_CAN_MSPINIT_CB_ID :
        hcan->MspInitCallback = pCallback;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8002cf0:	e014      	b.n	8002d1c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_MSPDEINIT_CB_ID :
        hcan->MspDeInitCallback = pCallback;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8002cf8:	e010      	b.n	8002d1c <HAL_CAN_RegisterCallback+0x150>

      default :
        /* Update the error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cfe:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Return error status */
        status =  HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	75fb      	strb	r3, [r7, #23]
        break;
 8002d0a:	e007      	b.n	8002d1c <HAL_CAN_RegisterCallback+0x150>
    }
  }
  else
  {
    /* Update the error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d10:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status =  HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002d1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	371c      	adds	r7, #28
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop

08002d2c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b087      	sub	sp, #28
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
 8002d34:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d42:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002d44:	7cfb      	ldrb	r3, [r7, #19]
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d003      	beq.n	8002d52 <HAL_CAN_ConfigFilter+0x26>
 8002d4a:	7cfb      	ldrb	r3, [r7, #19]
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	f040 80c7 	bne.w	8002ee0 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a69      	ldr	r2, [pc, #420]	@ (8002efc <HAL_CAN_ConfigFilter+0x1d0>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d001      	beq.n	8002d60 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8002d5c:	4b68      	ldr	r3, [pc, #416]	@ (8002f00 <HAL_CAN_ConfigFilter+0x1d4>)
 8002d5e:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002d66:	f043 0201 	orr.w	r2, r3, #1
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	4a63      	ldr	r2, [pc, #396]	@ (8002f00 <HAL_CAN_ConfigFilter+0x1d4>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d111      	bne.n	8002d9c <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002d7e:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d92:	021b      	lsls	r3, r3, #8
 8002d94:	431a      	orrs	r2, r3
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	695b      	ldr	r3, [r3, #20]
 8002da0:	f003 031f 	and.w	r3, r3, #31
 8002da4:	2201      	movs	r2, #1
 8002da6:	fa02 f303 	lsl.w	r3, r2, r3
 8002daa:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	43db      	mvns	r3, r3
 8002db6:	401a      	ands	r2, r3
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	69db      	ldr	r3, [r3, #28]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d123      	bne.n	8002e0e <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	43db      	mvns	r3, r3
 8002dd0:	401a      	ands	r2, r3
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002de4:	683a      	ldr	r2, [r7, #0]
 8002de6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002de8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	3248      	adds	r2, #72	@ 0x48
 8002dee:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002e02:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002e04:	6979      	ldr	r1, [r7, #20]
 8002e06:	3348      	adds	r3, #72	@ 0x48
 8002e08:	00db      	lsls	r3, r3, #3
 8002e0a:	440b      	add	r3, r1
 8002e0c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	69db      	ldr	r3, [r3, #28]
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d122      	bne.n	8002e5c <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	431a      	orrs	r2, r3
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002e32:	683a      	ldr	r2, [r7, #0]
 8002e34:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002e36:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	3248      	adds	r2, #72	@ 0x48
 8002e3c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002e50:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002e52:	6979      	ldr	r1, [r7, #20]
 8002e54:	3348      	adds	r3, #72	@ 0x48
 8002e56:	00db      	lsls	r3, r3, #3
 8002e58:	440b      	add	r3, r1
 8002e5a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	699b      	ldr	r3, [r3, #24]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d109      	bne.n	8002e78 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	43db      	mvns	r3, r3
 8002e6e:	401a      	ands	r2, r3
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002e76:	e007      	b.n	8002e88 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	431a      	orrs	r2, r3
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	691b      	ldr	r3, [r3, #16]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d109      	bne.n	8002ea4 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	43db      	mvns	r3, r3
 8002e9a:	401a      	ands	r2, r3
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002ea2:	e007      	b.n	8002eb4 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	431a      	orrs	r2, r3
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	6a1b      	ldr	r3, [r3, #32]
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d107      	bne.n	8002ecc <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	431a      	orrs	r2, r3
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002ed2:	f023 0201 	bic.w	r2, r3, #1
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002edc:	2300      	movs	r3, #0
 8002ede:	e006      	b.n	8002eee <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
  }
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	371c      	adds	r7, #28
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	40003400 	.word	0x40003400
 8002f00:	40006400 	.word	0x40006400

08002f04 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b084      	sub	sp, #16
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d12e      	bne.n	8002f76 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2202      	movs	r2, #2
 8002f1c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f022 0201 	bic.w	r2, r2, #1
 8002f2e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002f30:	f7ff fa42 	bl	80023b8 <HAL_GetTick>
 8002f34:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002f36:	e012      	b.n	8002f5e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002f38:	f7ff fa3e 	bl	80023b8 <HAL_GetTick>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	1ad3      	subs	r3, r2, r3
 8002f42:	2b0a      	cmp	r3, #10
 8002f44:	d90b      	bls.n	8002f5e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f4a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2205      	movs	r2, #5
 8002f56:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e012      	b.n	8002f84 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f003 0301 	and.w	r3, r3, #1
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d1e5      	bne.n	8002f38 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002f72:	2300      	movs	r3, #0
 8002f74:	e006      	b.n	8002f84 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f7a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
  }
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3710      	adds	r7, #16
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b089      	sub	sp, #36	@ 0x24
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
 8002f98:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fa0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002faa:	7ffb      	ldrb	r3, [r7, #31]
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d003      	beq.n	8002fb8 <HAL_CAN_AddTxMessage+0x2c>
 8002fb0:	7ffb      	ldrb	r3, [r7, #31]
 8002fb2:	2b02      	cmp	r3, #2
 8002fb4:	f040 80ad 	bne.w	8003112 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002fb8:	69bb      	ldr	r3, [r7, #24]
 8002fba:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d10a      	bne.n	8002fd8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002fc2:	69bb      	ldr	r3, [r7, #24]
 8002fc4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d105      	bne.n	8002fd8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002fcc:	69bb      	ldr	r3, [r7, #24]
 8002fce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	f000 8095 	beq.w	8003102 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	0e1b      	lsrs	r3, r3, #24
 8002fdc:	f003 0303 	and.w	r3, r3, #3
 8002fe0:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	409a      	lsls	r2, r3
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d10d      	bne.n	8003010 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002ffe:	68f9      	ldr	r1, [r7, #12]
 8003000:	6809      	ldr	r1, [r1, #0]
 8003002:	431a      	orrs	r2, r3
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	3318      	adds	r3, #24
 8003008:	011b      	lsls	r3, r3, #4
 800300a:	440b      	add	r3, r1
 800300c:	601a      	str	r2, [r3, #0]
 800300e:	e00f      	b.n	8003030 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800301a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003020:	68f9      	ldr	r1, [r7, #12]
 8003022:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003024:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	3318      	adds	r3, #24
 800302a:	011b      	lsls	r3, r3, #4
 800302c:	440b      	add	r3, r1
 800302e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6819      	ldr	r1, [r3, #0]
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	691a      	ldr	r2, [r3, #16]
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	3318      	adds	r3, #24
 800303c:	011b      	lsls	r3, r3, #4
 800303e:	440b      	add	r3, r1
 8003040:	3304      	adds	r3, #4
 8003042:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	7d1b      	ldrb	r3, [r3, #20]
 8003048:	2b01      	cmp	r3, #1
 800304a:	d111      	bne.n	8003070 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	3318      	adds	r3, #24
 8003054:	011b      	lsls	r3, r3, #4
 8003056:	4413      	add	r3, r2
 8003058:	3304      	adds	r3, #4
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	68fa      	ldr	r2, [r7, #12]
 800305e:	6811      	ldr	r1, [r2, #0]
 8003060:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	3318      	adds	r3, #24
 8003068:	011b      	lsls	r3, r3, #4
 800306a:	440b      	add	r3, r1
 800306c:	3304      	adds	r3, #4
 800306e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	3307      	adds	r3, #7
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	061a      	lsls	r2, r3, #24
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	3306      	adds	r3, #6
 800307c:	781b      	ldrb	r3, [r3, #0]
 800307e:	041b      	lsls	r3, r3, #16
 8003080:	431a      	orrs	r2, r3
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	3305      	adds	r3, #5
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	021b      	lsls	r3, r3, #8
 800308a:	4313      	orrs	r3, r2
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	3204      	adds	r2, #4
 8003090:	7812      	ldrb	r2, [r2, #0]
 8003092:	4610      	mov	r0, r2
 8003094:	68fa      	ldr	r2, [r7, #12]
 8003096:	6811      	ldr	r1, [r2, #0]
 8003098:	ea43 0200 	orr.w	r2, r3, r0
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	011b      	lsls	r3, r3, #4
 80030a0:	440b      	add	r3, r1
 80030a2:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80030a6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	3303      	adds	r3, #3
 80030ac:	781b      	ldrb	r3, [r3, #0]
 80030ae:	061a      	lsls	r2, r3, #24
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	3302      	adds	r3, #2
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	041b      	lsls	r3, r3, #16
 80030b8:	431a      	orrs	r2, r3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	3301      	adds	r3, #1
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	021b      	lsls	r3, r3, #8
 80030c2:	4313      	orrs	r3, r2
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	7812      	ldrb	r2, [r2, #0]
 80030c8:	4610      	mov	r0, r2
 80030ca:	68fa      	ldr	r2, [r7, #12]
 80030cc:	6811      	ldr	r1, [r2, #0]
 80030ce:	ea43 0200 	orr.w	r2, r3, r0
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	011b      	lsls	r3, r3, #4
 80030d6:	440b      	add	r3, r1
 80030d8:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80030dc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	3318      	adds	r3, #24
 80030e6:	011b      	lsls	r3, r3, #4
 80030e8:	4413      	add	r3, r2
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	68fa      	ldr	r2, [r7, #12]
 80030ee:	6811      	ldr	r1, [r2, #0]
 80030f0:	f043 0201 	orr.w	r2, r3, #1
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	3318      	adds	r3, #24
 80030f8:	011b      	lsls	r3, r3, #4
 80030fa:	440b      	add	r3, r1
 80030fc:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80030fe:	2300      	movs	r3, #0
 8003100:	e00e      	b.n	8003120 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003106:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e006      	b.n	8003120 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003116:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
  }
}
 8003120:	4618      	mov	r0, r3
 8003122:	3724      	adds	r7, #36	@ 0x24
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr

0800312c <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800312c:	b480      	push	{r7}
 800312e:	b087      	sub	sp, #28
 8003130:	af00      	add	r7, sp, #0
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	60b9      	str	r1, [r7, #8]
 8003136:	607a      	str	r2, [r7, #4]
 8003138:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003140:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003142:	7dfb      	ldrb	r3, [r7, #23]
 8003144:	2b01      	cmp	r3, #1
 8003146:	d003      	beq.n	8003150 <HAL_CAN_GetRxMessage+0x24>
 8003148:	7dfb      	ldrb	r3, [r7, #23]
 800314a:	2b02      	cmp	r3, #2
 800314c:	f040 8103 	bne.w	8003356 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d10e      	bne.n	8003174 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	f003 0303 	and.w	r3, r3, #3
 8003160:	2b00      	cmp	r3, #0
 8003162:	d116      	bne.n	8003192 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003168:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e0f7      	b.n	8003364 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	f003 0303 	and.w	r3, r3, #3
 800317e:	2b00      	cmp	r3, #0
 8003180:	d107      	bne.n	8003192 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003186:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e0e8      	b.n	8003364 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	331b      	adds	r3, #27
 800319a:	011b      	lsls	r3, r3, #4
 800319c:	4413      	add	r3, r2
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0204 	and.w	r2, r3, #4
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d10c      	bne.n	80031ca <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	331b      	adds	r3, #27
 80031b8:	011b      	lsls	r3, r3, #4
 80031ba:	4413      	add	r3, r2
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	0d5b      	lsrs	r3, r3, #21
 80031c0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	601a      	str	r2, [r3, #0]
 80031c8:	e00b      	b.n	80031e2 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	331b      	adds	r3, #27
 80031d2:	011b      	lsls	r3, r3, #4
 80031d4:	4413      	add	r3, r2
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	08db      	lsrs	r3, r3, #3
 80031da:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	331b      	adds	r3, #27
 80031ea:	011b      	lsls	r3, r3, #4
 80031ec:	4413      	add	r3, r2
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0202 	and.w	r2, r3, #2
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	331b      	adds	r3, #27
 8003200:	011b      	lsls	r3, r3, #4
 8003202:	4413      	add	r3, r2
 8003204:	3304      	adds	r3, #4
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0308 	and.w	r3, r3, #8
 800320c:	2b00      	cmp	r3, #0
 800320e:	d003      	beq.n	8003218 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2208      	movs	r2, #8
 8003214:	611a      	str	r2, [r3, #16]
 8003216:	e00b      	b.n	8003230 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	331b      	adds	r3, #27
 8003220:	011b      	lsls	r3, r3, #4
 8003222:	4413      	add	r3, r2
 8003224:	3304      	adds	r3, #4
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f003 020f 	and.w	r2, r3, #15
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	331b      	adds	r3, #27
 8003238:	011b      	lsls	r3, r3, #4
 800323a:	4413      	add	r3, r2
 800323c:	3304      	adds	r3, #4
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	0a1b      	lsrs	r3, r3, #8
 8003242:	b2da      	uxtb	r2, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	331b      	adds	r3, #27
 8003250:	011b      	lsls	r3, r3, #4
 8003252:	4413      	add	r3, r2
 8003254:	3304      	adds	r3, #4
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	0c1b      	lsrs	r3, r3, #16
 800325a:	b29a      	uxth	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	011b      	lsls	r3, r3, #4
 8003268:	4413      	add	r3, r2
 800326a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	b2da      	uxtb	r2, r3
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	011b      	lsls	r3, r3, #4
 800327e:	4413      	add	r3, r2
 8003280:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	0a1a      	lsrs	r2, r3, #8
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	3301      	adds	r3, #1
 800328c:	b2d2      	uxtb	r2, r2
 800328e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	011b      	lsls	r3, r3, #4
 8003298:	4413      	add	r3, r2
 800329a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	0c1a      	lsrs	r2, r3, #16
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	3302      	adds	r3, #2
 80032a6:	b2d2      	uxtb	r2, r2
 80032a8:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	011b      	lsls	r3, r3, #4
 80032b2:	4413      	add	r3, r2
 80032b4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	0e1a      	lsrs	r2, r3, #24
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	3303      	adds	r3, #3
 80032c0:	b2d2      	uxtb	r2, r2
 80032c2:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	011b      	lsls	r3, r3, #4
 80032cc:	4413      	add	r3, r2
 80032ce:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	3304      	adds	r3, #4
 80032d8:	b2d2      	uxtb	r2, r2
 80032da:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	011b      	lsls	r3, r3, #4
 80032e4:	4413      	add	r3, r2
 80032e6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	0a1a      	lsrs	r2, r3, #8
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	3305      	adds	r3, #5
 80032f2:	b2d2      	uxtb	r2, r2
 80032f4:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	011b      	lsls	r3, r3, #4
 80032fe:	4413      	add	r3, r2
 8003300:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	0c1a      	lsrs	r2, r3, #16
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	3306      	adds	r3, #6
 800330c:	b2d2      	uxtb	r2, r2
 800330e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	011b      	lsls	r3, r3, #4
 8003318:	4413      	add	r3, r2
 800331a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	0e1a      	lsrs	r2, r3, #24
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	3307      	adds	r3, #7
 8003326:	b2d2      	uxtb	r2, r2
 8003328:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d108      	bne.n	8003342 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	68da      	ldr	r2, [r3, #12]
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f042 0220 	orr.w	r2, r2, #32
 800333e:	60da      	str	r2, [r3, #12]
 8003340:	e007      	b.n	8003352 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	691a      	ldr	r2, [r3, #16]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f042 0220 	orr.w	r2, r2, #32
 8003350:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003352:	2300      	movs	r3, #0
 8003354:	e006      	b.n	8003364 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800335a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
  }
}
 8003364:	4618      	mov	r0, r3
 8003366:	371c      	adds	r7, #28
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr

08003370 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003370:	b480      	push	{r7}
 8003372:	b085      	sub	sp, #20
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003380:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003382:	7bfb      	ldrb	r3, [r7, #15]
 8003384:	2b01      	cmp	r3, #1
 8003386:	d002      	beq.n	800338e <HAL_CAN_ActivateNotification+0x1e>
 8003388:	7bfb      	ldrb	r3, [r7, #15]
 800338a:	2b02      	cmp	r3, #2
 800338c:	d109      	bne.n	80033a2 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	6959      	ldr	r1, [r3, #20]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	683a      	ldr	r2, [r7, #0]
 800339a:	430a      	orrs	r2, r1
 800339c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800339e:	2300      	movs	r3, #0
 80033a0:	e006      	b.n	80033b0 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
  }
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3714      	adds	r7, #20
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr

080033bc <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b08a      	sub	sp, #40	@ 0x28
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80033c4:	2300      	movs	r3, #0
 80033c6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	695b      	ldr	r3, [r3, #20]
 80033ce:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68db      	ldr	r3, [r3, #12]
 80033e6:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	691b      	ldr	r3, [r3, #16]
 80033ee:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	699b      	ldr	r3, [r3, #24]
 80033f6:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80033f8:	6a3b      	ldr	r3, [r7, #32]
 80033fa:	f003 0301 	and.w	r3, r3, #1
 80033fe:	2b00      	cmp	r3, #0
 8003400:	f000 8083 	beq.w	800350a <HAL_CAN_IRQHandler+0x14e>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	f003 0301 	and.w	r3, r3, #1
 800340a:	2b00      	cmp	r3, #0
 800340c:	d025      	beq.n	800345a <HAL_CAN_IRQHandler+0x9e>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	2201      	movs	r2, #1
 8003414:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003416:	69bb      	ldr	r3, [r7, #24]
 8003418:	f003 0302 	and.w	r3, r3, #2
 800341c:	2b00      	cmp	r3, #0
 800341e:	d004      	beq.n	800342a <HAL_CAN_IRQHandler+0x6e>
      {
        /* Transmission Mailbox 0 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003424:	6878      	ldr	r0, [r7, #4]
 8003426:	4798      	blx	r3
 8003428:	e017      	b.n	800345a <HAL_CAN_IRQHandler+0x9e>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800342a:	69bb      	ldr	r3, [r7, #24]
 800342c:	f003 0304 	and.w	r3, r3, #4
 8003430:	2b00      	cmp	r3, #0
 8003432:	d004      	beq.n	800343e <HAL_CAN_IRQHandler+0x82>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003436:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800343a:	627b      	str	r3, [r7, #36]	@ 0x24
 800343c:	e00d      	b.n	800345a <HAL_CAN_IRQHandler+0x9e>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	f003 0308 	and.w	r3, r3, #8
 8003444:	2b00      	cmp	r3, #0
 8003446:	d004      	beq.n	8003452 <HAL_CAN_IRQHandler+0x96>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800344a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800344e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003450:	e003      	b.n	800345a <HAL_CAN_IRQHandler+0x9e>
        else
        {
          /* Transmission Mailbox 0 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	4798      	blx	r3
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800345a:	69bb      	ldr	r3, [r7, #24]
 800345c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003460:	2b00      	cmp	r3, #0
 8003462:	d026      	beq.n	80034b2 <HAL_CAN_IRQHandler+0xf6>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800346c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800346e:	69bb      	ldr	r3, [r7, #24]
 8003470:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003474:	2b00      	cmp	r3, #0
 8003476:	d004      	beq.n	8003482 <HAL_CAN_IRQHandler+0xc6>
      {
        /* Transmission Mailbox 1 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	4798      	blx	r3
 8003480:	e017      	b.n	80034b2 <HAL_CAN_IRQHandler+0xf6>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003488:	2b00      	cmp	r3, #0
 800348a:	d004      	beq.n	8003496 <HAL_CAN_IRQHandler+0xda>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800348c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800348e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003492:	627b      	str	r3, [r7, #36]	@ 0x24
 8003494:	e00d      	b.n	80034b2 <HAL_CAN_IRQHandler+0xf6>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003496:	69bb      	ldr	r3, [r7, #24]
 8003498:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800349c:	2b00      	cmp	r3, #0
 800349e:	d004      	beq.n	80034aa <HAL_CAN_IRQHandler+0xee>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80034a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80034a8:	e003      	b.n	80034b2 <HAL_CAN_IRQHandler+0xf6>
        else
        {
          /* Transmission Mailbox 1 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	4798      	blx	r3
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d026      	beq.n	800350a <HAL_CAN_IRQHandler+0x14e>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80034c4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80034c6:	69bb      	ldr	r3, [r7, #24]
 80034c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d004      	beq.n	80034da <HAL_CAN_IRQHandler+0x11e>
      {
        /* Transmission Mailbox 2 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d4:	6878      	ldr	r0, [r7, #4]
 80034d6:	4798      	blx	r3
 80034d8:	e017      	b.n	800350a <HAL_CAN_IRQHandler+0x14e>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d004      	beq.n	80034ee <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80034e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80034ec:	e00d      	b.n	800350a <HAL_CAN_IRQHandler+0x14e>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80034ee:	69bb      	ldr	r3, [r7, #24]
 80034f0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d004      	beq.n	8003502 <HAL_CAN_IRQHandler+0x146>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80034f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003500:	e003      	b.n	800350a <HAL_CAN_IRQHandler+0x14e>
        else
        {
          /* Transmission Mailbox 2 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	4798      	blx	r3
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800350a:	6a3b      	ldr	r3, [r7, #32]
 800350c:	f003 0308 	and.w	r3, r3, #8
 8003510:	2b00      	cmp	r3, #0
 8003512:	d00c      	beq.n	800352e <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	f003 0310 	and.w	r3, r3, #16
 800351a:	2b00      	cmp	r3, #0
 800351c:	d007      	beq.n	800352e <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800351e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003520:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003524:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2210      	movs	r2, #16
 800352c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800352e:	6a3b      	ldr	r3, [r7, #32]
 8003530:	f003 0304 	and.w	r3, r3, #4
 8003534:	2b00      	cmp	r3, #0
 8003536:	d00c      	beq.n	8003552 <HAL_CAN_IRQHandler+0x196>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	f003 0308 	and.w	r3, r3, #8
 800353e:	2b00      	cmp	r3, #0
 8003540:	d007      	beq.n	8003552 <HAL_CAN_IRQHandler+0x196>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	2208      	movs	r2, #8
 8003548:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003552:	6a3b      	ldr	r3, [r7, #32]
 8003554:	f003 0302 	and.w	r3, r3, #2
 8003558:	2b00      	cmp	r3, #0
 800355a:	d00a      	beq.n	8003572 <HAL_CAN_IRQHandler+0x1b6>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	f003 0303 	and.w	r3, r3, #3
 8003566:	2b00      	cmp	r3, #0
 8003568:	d003      	beq.n	8003572 <HAL_CAN_IRQHandler+0x1b6>
    {
      /* Receive FIFO 0 message pending Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003572:	6a3b      	ldr	r3, [r7, #32]
 8003574:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003578:	2b00      	cmp	r3, #0
 800357a:	d00c      	beq.n	8003596 <HAL_CAN_IRQHandler+0x1da>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	f003 0310 	and.w	r3, r3, #16
 8003582:	2b00      	cmp	r3, #0
 8003584:	d007      	beq.n	8003596 <HAL_CAN_IRQHandler+0x1da>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003588:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800358c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	2210      	movs	r2, #16
 8003594:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003596:	6a3b      	ldr	r3, [r7, #32]
 8003598:	f003 0320 	and.w	r3, r3, #32
 800359c:	2b00      	cmp	r3, #0
 800359e:	d00c      	beq.n	80035ba <HAL_CAN_IRQHandler+0x1fe>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	f003 0308 	and.w	r3, r3, #8
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d007      	beq.n	80035ba <HAL_CAN_IRQHandler+0x1fe>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	2208      	movs	r2, #8
 80035b0:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80035ba:	6a3b      	ldr	r3, [r7, #32]
 80035bc:	f003 0310 	and.w	r3, r3, #16
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d00a      	beq.n	80035da <HAL_CAN_IRQHandler+0x21e>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	691b      	ldr	r3, [r3, #16]
 80035ca:	f003 0303 	and.w	r3, r3, #3
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d003      	beq.n	80035da <HAL_CAN_IRQHandler+0x21e>
    {
      /* Receive FIFO 1 message pending Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80035da:	6a3b      	ldr	r3, [r7, #32]
 80035dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d00c      	beq.n	80035fe <HAL_CAN_IRQHandler+0x242>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80035e4:	69fb      	ldr	r3, [r7, #28]
 80035e6:	f003 0310 	and.w	r3, r3, #16
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d007      	beq.n	80035fe <HAL_CAN_IRQHandler+0x242>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	2210      	movs	r2, #16
 80035f4:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80035fe:	6a3b      	ldr	r3, [r7, #32]
 8003600:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003604:	2b00      	cmp	r3, #0
 8003606:	d00c      	beq.n	8003622 <HAL_CAN_IRQHandler+0x266>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	f003 0308 	and.w	r3, r3, #8
 800360e:	2b00      	cmp	r3, #0
 8003610:	d007      	beq.n	8003622 <HAL_CAN_IRQHandler+0x266>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	2208      	movs	r2, #8
 8003618:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003622:	6a3b      	ldr	r3, [r7, #32]
 8003624:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d07b      	beq.n	8003724 <HAL_CAN_IRQHandler+0x368>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	f003 0304 	and.w	r3, r3, #4
 8003632:	2b00      	cmp	r3, #0
 8003634:	d072      	beq.n	800371c <HAL_CAN_IRQHandler+0x360>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003636:	6a3b      	ldr	r3, [r7, #32]
 8003638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800363c:	2b00      	cmp	r3, #0
 800363e:	d008      	beq.n	8003652 <HAL_CAN_IRQHandler+0x296>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003646:	2b00      	cmp	r3, #0
 8003648:	d003      	beq.n	8003652 <HAL_CAN_IRQHandler+0x296>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800364a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800364c:	f043 0301 	orr.w	r3, r3, #1
 8003650:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003652:	6a3b      	ldr	r3, [r7, #32]
 8003654:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003658:	2b00      	cmp	r3, #0
 800365a:	d008      	beq.n	800366e <HAL_CAN_IRQHandler+0x2b2>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003662:	2b00      	cmp	r3, #0
 8003664:	d003      	beq.n	800366e <HAL_CAN_IRQHandler+0x2b2>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003668:	f043 0302 	orr.w	r3, r3, #2
 800366c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800366e:	6a3b      	ldr	r3, [r7, #32]
 8003670:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003674:	2b00      	cmp	r3, #0
 8003676:	d008      	beq.n	800368a <HAL_CAN_IRQHandler+0x2ce>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800367e:	2b00      	cmp	r3, #0
 8003680:	d003      	beq.n	800368a <HAL_CAN_IRQHandler+0x2ce>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003684:	f043 0304 	orr.w	r3, r3, #4
 8003688:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800368a:	6a3b      	ldr	r3, [r7, #32]
 800368c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003690:	2b00      	cmp	r3, #0
 8003692:	d043      	beq.n	800371c <HAL_CAN_IRQHandler+0x360>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800369a:	2b00      	cmp	r3, #0
 800369c:	d03e      	beq.n	800371c <HAL_CAN_IRQHandler+0x360>
      {
        switch (esrflags & CAN_ESR_LEC)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80036a4:	2b60      	cmp	r3, #96	@ 0x60
 80036a6:	d02b      	beq.n	8003700 <HAL_CAN_IRQHandler+0x344>
 80036a8:	2b60      	cmp	r3, #96	@ 0x60
 80036aa:	d82e      	bhi.n	800370a <HAL_CAN_IRQHandler+0x34e>
 80036ac:	2b50      	cmp	r3, #80	@ 0x50
 80036ae:	d022      	beq.n	80036f6 <HAL_CAN_IRQHandler+0x33a>
 80036b0:	2b50      	cmp	r3, #80	@ 0x50
 80036b2:	d82a      	bhi.n	800370a <HAL_CAN_IRQHandler+0x34e>
 80036b4:	2b40      	cmp	r3, #64	@ 0x40
 80036b6:	d019      	beq.n	80036ec <HAL_CAN_IRQHandler+0x330>
 80036b8:	2b40      	cmp	r3, #64	@ 0x40
 80036ba:	d826      	bhi.n	800370a <HAL_CAN_IRQHandler+0x34e>
 80036bc:	2b30      	cmp	r3, #48	@ 0x30
 80036be:	d010      	beq.n	80036e2 <HAL_CAN_IRQHandler+0x326>
 80036c0:	2b30      	cmp	r3, #48	@ 0x30
 80036c2:	d822      	bhi.n	800370a <HAL_CAN_IRQHandler+0x34e>
 80036c4:	2b10      	cmp	r3, #16
 80036c6:	d002      	beq.n	80036ce <HAL_CAN_IRQHandler+0x312>
 80036c8:	2b20      	cmp	r3, #32
 80036ca:	d005      	beq.n	80036d8 <HAL_CAN_IRQHandler+0x31c>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80036cc:	e01d      	b.n	800370a <HAL_CAN_IRQHandler+0x34e>
            errorcode |= HAL_CAN_ERROR_STF;
 80036ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d0:	f043 0308 	orr.w	r3, r3, #8
 80036d4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80036d6:	e019      	b.n	800370c <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_FOR;
 80036d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036da:	f043 0310 	orr.w	r3, r3, #16
 80036de:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80036e0:	e014      	b.n	800370c <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_ACK;
 80036e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e4:	f043 0320 	orr.w	r3, r3, #32
 80036e8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80036ea:	e00f      	b.n	800370c <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_BR;
 80036ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80036f2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80036f4:	e00a      	b.n	800370c <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_BD;
 80036f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80036fc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80036fe:	e005      	b.n	800370c <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003702:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003706:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003708:	e000      	b.n	800370c <HAL_CAN_IRQHandler+0x350>
            break;
 800370a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	699a      	ldr	r2, [r3, #24]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800371a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2204      	movs	r2, #4
 8003722:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003726:	2b00      	cmp	r3, #0
 8003728:	d009      	beq.n	800373e <HAL_CAN_IRQHandler+0x382>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800372e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003730:	431a      	orrs	r2, r3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call Error callback function */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	4798      	blx	r3
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800373e:	bf00      	nop
 8003740:	3728      	adds	r7, #40	@ 0x28
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}

08003746 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003746:	b480      	push	{r7}
 8003748:	b083      	sub	sp, #12
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800374e:	bf00      	nop
 8003750:	370c      	adds	r7, #12
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr

0800375a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800375a:	b480      	push	{r7}
 800375c:	b083      	sub	sp, #12
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003762:	bf00      	nop
 8003764:	370c      	adds	r7, #12
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr

0800376e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800376e:	b480      	push	{r7}
 8003770:	b083      	sub	sp, #12
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003776:	bf00      	nop
 8003778:	370c      	adds	r7, #12
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr

08003782 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003782:	b480      	push	{r7}
 8003784:	b083      	sub	sp, #12
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800378a:	bf00      	nop
 800378c:	370c      	adds	r7, #12
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr

08003796 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003796:	b480      	push	{r7}
 8003798:	b083      	sub	sp, #12
 800379a:	af00      	add	r7, sp, #0
 800379c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800379e:	bf00      	nop
 80037a0:	370c      	adds	r7, #12
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr

080037aa <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80037aa:	b480      	push	{r7}
 80037ac:	b083      	sub	sp, #12
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80037b2:	bf00      	nop
 80037b4:	370c      	adds	r7, #12
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr

080037be <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80037be:	b480      	push	{r7}
 80037c0:	b083      	sub	sp, #12
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80037c6:	bf00      	nop
 80037c8:	370c      	adds	r7, #12
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr

080037d2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80037d2:	b480      	push	{r7}
 80037d4:	b083      	sub	sp, #12
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80037da:	bf00      	nop
 80037dc:	370c      	adds	r7, #12
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr

080037e6 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80037e6:	b480      	push	{r7}
 80037e8:	b083      	sub	sp, #12
 80037ea:	af00      	add	r7, sp, #0
 80037ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80037ee:	bf00      	nop
 80037f0:	370c      	adds	r7, #12
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr

080037fa <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80037fa:	b480      	push	{r7}
 80037fc:	b083      	sub	sp, #12
 80037fe:	af00      	add	r7, sp, #0
 8003800:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003802:	bf00      	nop
 8003804:	370c      	adds	r7, #12
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr

0800380e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800380e:	b480      	push	{r7}
 8003810:	b083      	sub	sp, #12
 8003812:	af00      	add	r7, sp, #0
 8003814:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003816:	bf00      	nop
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr

08003822 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003822:	b480      	push	{r7}
 8003824:	b083      	sub	sp, #12
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800382a:	bf00      	nop
 800382c:	370c      	adds	r7, #12
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr

08003836 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003836:	b480      	push	{r7}
 8003838:	b083      	sub	sp, #12
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800383e:	bf00      	nop
 8003840:	370c      	adds	r7, #12
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
	...

0800384c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800384c:	b480      	push	{r7}
 800384e:	b085      	sub	sp, #20
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	f003 0307 	and.w	r3, r3, #7
 800385a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800385c:	4b0b      	ldr	r3, [pc, #44]	@ (800388c <__NVIC_SetPriorityGrouping+0x40>)
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003862:	68ba      	ldr	r2, [r7, #8]
 8003864:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003868:	4013      	ands	r3, r2
 800386a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003874:	4b06      	ldr	r3, [pc, #24]	@ (8003890 <__NVIC_SetPriorityGrouping+0x44>)
 8003876:	4313      	orrs	r3, r2
 8003878:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800387a:	4a04      	ldr	r2, [pc, #16]	@ (800388c <__NVIC_SetPriorityGrouping+0x40>)
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	60d3      	str	r3, [r2, #12]
}
 8003880:	bf00      	nop
 8003882:	3714      	adds	r7, #20
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr
 800388c:	e000ed00 	.word	0xe000ed00
 8003890:	05fa0000 	.word	0x05fa0000

08003894 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003894:	b480      	push	{r7}
 8003896:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003898:	4b04      	ldr	r3, [pc, #16]	@ (80038ac <__NVIC_GetPriorityGrouping+0x18>)
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	0a1b      	lsrs	r3, r3, #8
 800389e:	f003 0307 	and.w	r3, r3, #7
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr
 80038ac:	e000ed00 	.word	0xe000ed00

080038b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b083      	sub	sp, #12
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	4603      	mov	r3, r0
 80038b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	db0b      	blt.n	80038da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038c2:	79fb      	ldrb	r3, [r7, #7]
 80038c4:	f003 021f 	and.w	r2, r3, #31
 80038c8:	4907      	ldr	r1, [pc, #28]	@ (80038e8 <__NVIC_EnableIRQ+0x38>)
 80038ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ce:	095b      	lsrs	r3, r3, #5
 80038d0:	2001      	movs	r0, #1
 80038d2:	fa00 f202 	lsl.w	r2, r0, r2
 80038d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80038da:	bf00      	nop
 80038dc:	370c      	adds	r7, #12
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop
 80038e8:	e000e100 	.word	0xe000e100

080038ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b083      	sub	sp, #12
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	4603      	mov	r3, r0
 80038f4:	6039      	str	r1, [r7, #0]
 80038f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	db0a      	blt.n	8003916 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	b2da      	uxtb	r2, r3
 8003904:	490c      	ldr	r1, [pc, #48]	@ (8003938 <__NVIC_SetPriority+0x4c>)
 8003906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800390a:	0112      	lsls	r2, r2, #4
 800390c:	b2d2      	uxtb	r2, r2
 800390e:	440b      	add	r3, r1
 8003910:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003914:	e00a      	b.n	800392c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	b2da      	uxtb	r2, r3
 800391a:	4908      	ldr	r1, [pc, #32]	@ (800393c <__NVIC_SetPriority+0x50>)
 800391c:	79fb      	ldrb	r3, [r7, #7]
 800391e:	f003 030f 	and.w	r3, r3, #15
 8003922:	3b04      	subs	r3, #4
 8003924:	0112      	lsls	r2, r2, #4
 8003926:	b2d2      	uxtb	r2, r2
 8003928:	440b      	add	r3, r1
 800392a:	761a      	strb	r2, [r3, #24]
}
 800392c:	bf00      	nop
 800392e:	370c      	adds	r7, #12
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr
 8003938:	e000e100 	.word	0xe000e100
 800393c:	e000ed00 	.word	0xe000ed00

08003940 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003940:	b480      	push	{r7}
 8003942:	b089      	sub	sp, #36	@ 0x24
 8003944:	af00      	add	r7, sp, #0
 8003946:	60f8      	str	r0, [r7, #12]
 8003948:	60b9      	str	r1, [r7, #8]
 800394a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f003 0307 	and.w	r3, r3, #7
 8003952:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	f1c3 0307 	rsb	r3, r3, #7
 800395a:	2b04      	cmp	r3, #4
 800395c:	bf28      	it	cs
 800395e:	2304      	movcs	r3, #4
 8003960:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	3304      	adds	r3, #4
 8003966:	2b06      	cmp	r3, #6
 8003968:	d902      	bls.n	8003970 <NVIC_EncodePriority+0x30>
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	3b03      	subs	r3, #3
 800396e:	e000      	b.n	8003972 <NVIC_EncodePriority+0x32>
 8003970:	2300      	movs	r3, #0
 8003972:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003974:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	fa02 f303 	lsl.w	r3, r2, r3
 800397e:	43da      	mvns	r2, r3
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	401a      	ands	r2, r3
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003988:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	fa01 f303 	lsl.w	r3, r1, r3
 8003992:	43d9      	mvns	r1, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003998:	4313      	orrs	r3, r2
         );
}
 800399a:	4618      	mov	r0, r3
 800399c:	3724      	adds	r7, #36	@ 0x24
 800399e:	46bd      	mov	sp, r7
 80039a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a4:	4770      	bx	lr
	...

080039a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	3b01      	subs	r3, #1
 80039b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80039b8:	d301      	bcc.n	80039be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039ba:	2301      	movs	r3, #1
 80039bc:	e00f      	b.n	80039de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039be:	4a0a      	ldr	r2, [pc, #40]	@ (80039e8 <SysTick_Config+0x40>)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	3b01      	subs	r3, #1
 80039c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039c6:	210f      	movs	r1, #15
 80039c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80039cc:	f7ff ff8e 	bl	80038ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039d0:	4b05      	ldr	r3, [pc, #20]	@ (80039e8 <SysTick_Config+0x40>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039d6:	4b04      	ldr	r3, [pc, #16]	@ (80039e8 <SysTick_Config+0x40>)
 80039d8:	2207      	movs	r2, #7
 80039da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039dc:	2300      	movs	r3, #0
}
 80039de:	4618      	mov	r0, r3
 80039e0:	3708      	adds	r7, #8
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
 80039e6:	bf00      	nop
 80039e8:	e000e010 	.word	0xe000e010

080039ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b082      	sub	sp, #8
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f7ff ff29 	bl	800384c <__NVIC_SetPriorityGrouping>
}
 80039fa:	bf00      	nop
 80039fc:	3708      	adds	r7, #8
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}

08003a02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a02:	b580      	push	{r7, lr}
 8003a04:	b086      	sub	sp, #24
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	4603      	mov	r3, r0
 8003a0a:	60b9      	str	r1, [r7, #8]
 8003a0c:	607a      	str	r2, [r7, #4]
 8003a0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003a10:	2300      	movs	r3, #0
 8003a12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a14:	f7ff ff3e 	bl	8003894 <__NVIC_GetPriorityGrouping>
 8003a18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a1a:	687a      	ldr	r2, [r7, #4]
 8003a1c:	68b9      	ldr	r1, [r7, #8]
 8003a1e:	6978      	ldr	r0, [r7, #20]
 8003a20:	f7ff ff8e 	bl	8003940 <NVIC_EncodePriority>
 8003a24:	4602      	mov	r2, r0
 8003a26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a2a:	4611      	mov	r1, r2
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f7ff ff5d 	bl	80038ec <__NVIC_SetPriority>
}
 8003a32:	bf00      	nop
 8003a34:	3718      	adds	r7, #24
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}

08003a3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a3a:	b580      	push	{r7, lr}
 8003a3c:	b082      	sub	sp, #8
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	4603      	mov	r3, r0
 8003a42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7ff ff31 	bl	80038b0 <__NVIC_EnableIRQ>
}
 8003a4e:	bf00      	nop
 8003a50:	3708      	adds	r7, #8
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}

08003a56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a56:	b580      	push	{r7, lr}
 8003a58:	b082      	sub	sp, #8
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f7ff ffa2 	bl	80039a8 <SysTick_Config>
 8003a64:	4603      	mov	r3, r0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3708      	adds	r7, #8
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
	...

08003a70 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003a70:	b480      	push	{r7}
 8003a72:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8003a74:	f3bf 8f5f 	dmb	sy
}
 8003a78:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003a7a:	4b07      	ldr	r3, [pc, #28]	@ (8003a98 <HAL_MPU_Disable+0x28>)
 8003a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7e:	4a06      	ldr	r2, [pc, #24]	@ (8003a98 <HAL_MPU_Disable+0x28>)
 8003a80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a84:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003a86:	4b05      	ldr	r3, [pc, #20]	@ (8003a9c <HAL_MPU_Disable+0x2c>)
 8003a88:	2200      	movs	r2, #0
 8003a8a:	605a      	str	r2, [r3, #4]
}
 8003a8c:	bf00      	nop
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr
 8003a96:	bf00      	nop
 8003a98:	e000ed00 	.word	0xe000ed00
 8003a9c:	e000ed90 	.word	0xe000ed90

08003aa0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003aa8:	4a0b      	ldr	r2, [pc, #44]	@ (8003ad8 <HAL_MPU_Enable+0x38>)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f043 0301 	orr.w	r3, r3, #1
 8003ab0:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8003adc <HAL_MPU_Enable+0x3c>)
 8003ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab6:	4a09      	ldr	r2, [pc, #36]	@ (8003adc <HAL_MPU_Enable+0x3c>)
 8003ab8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003abc:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003abe:	f3bf 8f4f 	dsb	sy
}
 8003ac2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003ac4:	f3bf 8f6f 	isb	sy
}
 8003ac8:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003aca:	bf00      	nop
 8003acc:	370c      	adds	r7, #12
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr
 8003ad6:	bf00      	nop
 8003ad8:	e000ed90 	.word	0xe000ed90
 8003adc:	e000ed00 	.word	0xe000ed00

08003ae0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	785a      	ldrb	r2, [r3, #1]
 8003aec:	4b1b      	ldr	r3, [pc, #108]	@ (8003b5c <HAL_MPU_ConfigRegion+0x7c>)
 8003aee:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003af0:	4b1a      	ldr	r3, [pc, #104]	@ (8003b5c <HAL_MPU_ConfigRegion+0x7c>)
 8003af2:	691b      	ldr	r3, [r3, #16]
 8003af4:	4a19      	ldr	r2, [pc, #100]	@ (8003b5c <HAL_MPU_ConfigRegion+0x7c>)
 8003af6:	f023 0301 	bic.w	r3, r3, #1
 8003afa:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003afc:	4a17      	ldr	r2, [pc, #92]	@ (8003b5c <HAL_MPU_ConfigRegion+0x7c>)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	7b1b      	ldrb	r3, [r3, #12]
 8003b08:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	7adb      	ldrb	r3, [r3, #11]
 8003b0e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003b10:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	7a9b      	ldrb	r3, [r3, #10]
 8003b16:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003b18:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	7b5b      	ldrb	r3, [r3, #13]
 8003b1e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003b20:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	7b9b      	ldrb	r3, [r3, #14]
 8003b26:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003b28:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	7bdb      	ldrb	r3, [r3, #15]
 8003b2e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003b30:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	7a5b      	ldrb	r3, [r3, #9]
 8003b36:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003b38:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	7a1b      	ldrb	r3, [r3, #8]
 8003b3e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003b40:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	7812      	ldrb	r2, [r2, #0]
 8003b46:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003b48:	4a04      	ldr	r2, [pc, #16]	@ (8003b5c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003b4a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003b4c:	6113      	str	r3, [r2, #16]
}
 8003b4e:	bf00      	nop
 8003b50:	370c      	adds	r7, #12
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop
 8003b5c:	e000ed90 	.word	0xe000ed90

08003b60 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b084      	sub	sp, #16
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b6c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003b6e:	f7fe fc23 	bl	80023b8 <HAL_GetTick>
 8003b72:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	2b02      	cmp	r3, #2
 8003b7e:	d008      	beq.n	8003b92 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2280      	movs	r2, #128	@ 0x80
 8003b84:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e052      	b.n	8003c38 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f022 0216 	bic.w	r2, r2, #22
 8003ba0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	695a      	ldr	r2, [r3, #20]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003bb0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d103      	bne.n	8003bc2 <HAL_DMA_Abort+0x62>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d007      	beq.n	8003bd2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f022 0208 	bic.w	r2, r2, #8
 8003bd0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f022 0201 	bic.w	r2, r2, #1
 8003be0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003be2:	e013      	b.n	8003c0c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003be4:	f7fe fbe8 	bl	80023b8 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b05      	cmp	r3, #5
 8003bf0:	d90c      	bls.n	8003c0c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2220      	movs	r2, #32
 8003bf6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2203      	movs	r2, #3
 8003bfc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2200      	movs	r2, #0
 8003c04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8003c08:	2303      	movs	r3, #3
 8003c0a:	e015      	b.n	8003c38 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0301 	and.w	r3, r3, #1
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d1e4      	bne.n	8003be4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c1e:	223f      	movs	r2, #63	@ 0x3f
 8003c20:	409a      	lsls	r2, r3
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2201      	movs	r2, #1
 8003c2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8003c36:	2300      	movs	r3, #0
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3710      	adds	r7, #16
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c4e:	b2db      	uxtb	r3, r3
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d004      	beq.n	8003c5e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2280      	movs	r2, #128	@ 0x80
 8003c58:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e00c      	b.n	8003c78 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2205      	movs	r2, #5
 8003c62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f022 0201 	bic.w	r2, r2, #1
 8003c74:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003c76:	2300      	movs	r3, #0
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	370c      	adds	r7, #12
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr

08003c84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b089      	sub	sp, #36	@ 0x24
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
 8003c8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003c92:	2300      	movs	r3, #0
 8003c94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003c96:	2300      	movs	r3, #0
 8003c98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	61fb      	str	r3, [r7, #28]
 8003ca2:	e175      	b.n	8003f90 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	697a      	ldr	r2, [r7, #20]
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003cb8:	693a      	ldr	r2, [r7, #16]
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	f040 8164 	bne.w	8003f8a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	f003 0303 	and.w	r3, r3, #3
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d005      	beq.n	8003cda <HAL_GPIO_Init+0x56>
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	f003 0303 	and.w	r3, r3, #3
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	d130      	bne.n	8003d3c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	005b      	lsls	r3, r3, #1
 8003ce4:	2203      	movs	r2, #3
 8003ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cea:	43db      	mvns	r3, r3
 8003cec:	69ba      	ldr	r2, [r7, #24]
 8003cee:	4013      	ands	r3, r2
 8003cf0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	68da      	ldr	r2, [r3, #12]
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	005b      	lsls	r3, r3, #1
 8003cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8003cfe:	69ba      	ldr	r2, [r7, #24]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	69ba      	ldr	r2, [r7, #24]
 8003d08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d10:	2201      	movs	r2, #1
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	fa02 f303 	lsl.w	r3, r2, r3
 8003d18:	43db      	mvns	r3, r3
 8003d1a:	69ba      	ldr	r2, [r7, #24]
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	091b      	lsrs	r3, r3, #4
 8003d26:	f003 0201 	and.w	r2, r3, #1
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d30:	69ba      	ldr	r2, [r7, #24]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	69ba      	ldr	r2, [r7, #24]
 8003d3a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f003 0303 	and.w	r3, r3, #3
 8003d44:	2b03      	cmp	r3, #3
 8003d46:	d017      	beq.n	8003d78 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	005b      	lsls	r3, r3, #1
 8003d52:	2203      	movs	r2, #3
 8003d54:	fa02 f303 	lsl.w	r3, r2, r3
 8003d58:	43db      	mvns	r3, r3
 8003d5a:	69ba      	ldr	r2, [r7, #24]
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	689a      	ldr	r2, [r3, #8]
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	005b      	lsls	r3, r3, #1
 8003d68:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6c:	69ba      	ldr	r2, [r7, #24]
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	69ba      	ldr	r2, [r7, #24]
 8003d76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	f003 0303 	and.w	r3, r3, #3
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d123      	bne.n	8003dcc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	08da      	lsrs	r2, r3, #3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	3208      	adds	r2, #8
 8003d8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	f003 0307 	and.w	r3, r3, #7
 8003d98:	009b      	lsls	r3, r3, #2
 8003d9a:	220f      	movs	r2, #15
 8003d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003da0:	43db      	mvns	r3, r3
 8003da2:	69ba      	ldr	r2, [r7, #24]
 8003da4:	4013      	ands	r3, r2
 8003da6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	691a      	ldr	r2, [r3, #16]
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	f003 0307 	and.w	r3, r3, #7
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	fa02 f303 	lsl.w	r3, r2, r3
 8003db8:	69ba      	ldr	r2, [r7, #24]
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	08da      	lsrs	r2, r3, #3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	3208      	adds	r2, #8
 8003dc6:	69b9      	ldr	r1, [r7, #24]
 8003dc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	005b      	lsls	r3, r3, #1
 8003dd6:	2203      	movs	r2, #3
 8003dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ddc:	43db      	mvns	r3, r3
 8003dde:	69ba      	ldr	r2, [r7, #24]
 8003de0:	4013      	ands	r3, r2
 8003de2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f003 0203 	and.w	r2, r3, #3
 8003dec:	69fb      	ldr	r3, [r7, #28]
 8003dee:	005b      	lsls	r3, r3, #1
 8003df0:	fa02 f303 	lsl.w	r3, r2, r3
 8003df4:	69ba      	ldr	r2, [r7, #24]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	69ba      	ldr	r2, [r7, #24]
 8003dfe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	f000 80be 	beq.w	8003f8a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e0e:	4b66      	ldr	r3, [pc, #408]	@ (8003fa8 <HAL_GPIO_Init+0x324>)
 8003e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e12:	4a65      	ldr	r2, [pc, #404]	@ (8003fa8 <HAL_GPIO_Init+0x324>)
 8003e14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e18:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e1a:	4b63      	ldr	r3, [pc, #396]	@ (8003fa8 <HAL_GPIO_Init+0x324>)
 8003e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e22:	60fb      	str	r3, [r7, #12]
 8003e24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003e26:	4a61      	ldr	r2, [pc, #388]	@ (8003fac <HAL_GPIO_Init+0x328>)
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	089b      	lsrs	r3, r3, #2
 8003e2c:	3302      	adds	r3, #2
 8003e2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e32:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	f003 0303 	and.w	r3, r3, #3
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	220f      	movs	r2, #15
 8003e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e42:	43db      	mvns	r3, r3
 8003e44:	69ba      	ldr	r2, [r7, #24]
 8003e46:	4013      	ands	r3, r2
 8003e48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a58      	ldr	r2, [pc, #352]	@ (8003fb0 <HAL_GPIO_Init+0x32c>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d037      	beq.n	8003ec2 <HAL_GPIO_Init+0x23e>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	4a57      	ldr	r2, [pc, #348]	@ (8003fb4 <HAL_GPIO_Init+0x330>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d031      	beq.n	8003ebe <HAL_GPIO_Init+0x23a>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a56      	ldr	r2, [pc, #344]	@ (8003fb8 <HAL_GPIO_Init+0x334>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d02b      	beq.n	8003eba <HAL_GPIO_Init+0x236>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a55      	ldr	r2, [pc, #340]	@ (8003fbc <HAL_GPIO_Init+0x338>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d025      	beq.n	8003eb6 <HAL_GPIO_Init+0x232>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a54      	ldr	r2, [pc, #336]	@ (8003fc0 <HAL_GPIO_Init+0x33c>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d01f      	beq.n	8003eb2 <HAL_GPIO_Init+0x22e>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a53      	ldr	r2, [pc, #332]	@ (8003fc4 <HAL_GPIO_Init+0x340>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d019      	beq.n	8003eae <HAL_GPIO_Init+0x22a>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a52      	ldr	r2, [pc, #328]	@ (8003fc8 <HAL_GPIO_Init+0x344>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d013      	beq.n	8003eaa <HAL_GPIO_Init+0x226>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a51      	ldr	r2, [pc, #324]	@ (8003fcc <HAL_GPIO_Init+0x348>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d00d      	beq.n	8003ea6 <HAL_GPIO_Init+0x222>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a50      	ldr	r2, [pc, #320]	@ (8003fd0 <HAL_GPIO_Init+0x34c>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d007      	beq.n	8003ea2 <HAL_GPIO_Init+0x21e>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a4f      	ldr	r2, [pc, #316]	@ (8003fd4 <HAL_GPIO_Init+0x350>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d101      	bne.n	8003e9e <HAL_GPIO_Init+0x21a>
 8003e9a:	2309      	movs	r3, #9
 8003e9c:	e012      	b.n	8003ec4 <HAL_GPIO_Init+0x240>
 8003e9e:	230a      	movs	r3, #10
 8003ea0:	e010      	b.n	8003ec4 <HAL_GPIO_Init+0x240>
 8003ea2:	2308      	movs	r3, #8
 8003ea4:	e00e      	b.n	8003ec4 <HAL_GPIO_Init+0x240>
 8003ea6:	2307      	movs	r3, #7
 8003ea8:	e00c      	b.n	8003ec4 <HAL_GPIO_Init+0x240>
 8003eaa:	2306      	movs	r3, #6
 8003eac:	e00a      	b.n	8003ec4 <HAL_GPIO_Init+0x240>
 8003eae:	2305      	movs	r3, #5
 8003eb0:	e008      	b.n	8003ec4 <HAL_GPIO_Init+0x240>
 8003eb2:	2304      	movs	r3, #4
 8003eb4:	e006      	b.n	8003ec4 <HAL_GPIO_Init+0x240>
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e004      	b.n	8003ec4 <HAL_GPIO_Init+0x240>
 8003eba:	2302      	movs	r3, #2
 8003ebc:	e002      	b.n	8003ec4 <HAL_GPIO_Init+0x240>
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e000      	b.n	8003ec4 <HAL_GPIO_Init+0x240>
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	69fa      	ldr	r2, [r7, #28]
 8003ec6:	f002 0203 	and.w	r2, r2, #3
 8003eca:	0092      	lsls	r2, r2, #2
 8003ecc:	4093      	lsls	r3, r2
 8003ece:	69ba      	ldr	r2, [r7, #24]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003ed4:	4935      	ldr	r1, [pc, #212]	@ (8003fac <HAL_GPIO_Init+0x328>)
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	089b      	lsrs	r3, r3, #2
 8003eda:	3302      	adds	r3, #2
 8003edc:	69ba      	ldr	r2, [r7, #24]
 8003ede:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003ee2:	4b3d      	ldr	r3, [pc, #244]	@ (8003fd8 <HAL_GPIO_Init+0x354>)
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	43db      	mvns	r3, r3
 8003eec:	69ba      	ldr	r2, [r7, #24]
 8003eee:	4013      	ands	r3, r2
 8003ef0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d003      	beq.n	8003f06 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003efe:	69ba      	ldr	r2, [r7, #24]
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f06:	4a34      	ldr	r2, [pc, #208]	@ (8003fd8 <HAL_GPIO_Init+0x354>)
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f0c:	4b32      	ldr	r3, [pc, #200]	@ (8003fd8 <HAL_GPIO_Init+0x354>)
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	43db      	mvns	r3, r3
 8003f16:	69ba      	ldr	r2, [r7, #24]
 8003f18:	4013      	ands	r3, r2
 8003f1a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d003      	beq.n	8003f30 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003f28:	69ba      	ldr	r2, [r7, #24]
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f30:	4a29      	ldr	r2, [pc, #164]	@ (8003fd8 <HAL_GPIO_Init+0x354>)
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f36:	4b28      	ldr	r3, [pc, #160]	@ (8003fd8 <HAL_GPIO_Init+0x354>)
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	43db      	mvns	r3, r3
 8003f40:	69ba      	ldr	r2, [r7, #24]
 8003f42:	4013      	ands	r3, r2
 8003f44:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d003      	beq.n	8003f5a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003f52:	69ba      	ldr	r2, [r7, #24]
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f5a:	4a1f      	ldr	r2, [pc, #124]	@ (8003fd8 <HAL_GPIO_Init+0x354>)
 8003f5c:	69bb      	ldr	r3, [r7, #24]
 8003f5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f60:	4b1d      	ldr	r3, [pc, #116]	@ (8003fd8 <HAL_GPIO_Init+0x354>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	43db      	mvns	r3, r3
 8003f6a:	69ba      	ldr	r2, [r7, #24]
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d003      	beq.n	8003f84 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003f7c:	69ba      	ldr	r2, [r7, #24]
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	4313      	orrs	r3, r2
 8003f82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003f84:	4a14      	ldr	r2, [pc, #80]	@ (8003fd8 <HAL_GPIO_Init+0x354>)
 8003f86:	69bb      	ldr	r3, [r7, #24]
 8003f88:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	61fb      	str	r3, [r7, #28]
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	2b0f      	cmp	r3, #15
 8003f94:	f67f ae86 	bls.w	8003ca4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003f98:	bf00      	nop
 8003f9a:	bf00      	nop
 8003f9c:	3724      	adds	r7, #36	@ 0x24
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa4:	4770      	bx	lr
 8003fa6:	bf00      	nop
 8003fa8:	40023800 	.word	0x40023800
 8003fac:	40013800 	.word	0x40013800
 8003fb0:	40020000 	.word	0x40020000
 8003fb4:	40020400 	.word	0x40020400
 8003fb8:	40020800 	.word	0x40020800
 8003fbc:	40020c00 	.word	0x40020c00
 8003fc0:	40021000 	.word	0x40021000
 8003fc4:	40021400 	.word	0x40021400
 8003fc8:	40021800 	.word	0x40021800
 8003fcc:	40021c00 	.word	0x40021c00
 8003fd0:	40022000 	.word	0x40022000
 8003fd4:	40022400 	.word	0x40022400
 8003fd8:	40013c00 	.word	0x40013c00

08003fdc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b082      	sub	sp, #8
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d101      	bne.n	8003fee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e08b      	b.n	8004106 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d106      	bne.n	8004008 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f7fd fe98 	bl	8001d38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2224      	movs	r2, #36	@ 0x24
 800400c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f022 0201 	bic.w	r2, r2, #1
 800401e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	685a      	ldr	r2, [r3, #4]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800402c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	689a      	ldr	r2, [r3, #8]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800403c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	2b01      	cmp	r3, #1
 8004044:	d107      	bne.n	8004056 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	689a      	ldr	r2, [r3, #8]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004052:	609a      	str	r2, [r3, #8]
 8004054:	e006      	b.n	8004064 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	689a      	ldr	r2, [r3, #8]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004062:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	2b02      	cmp	r3, #2
 800406a:	d108      	bne.n	800407e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	685a      	ldr	r2, [r3, #4]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800407a:	605a      	str	r2, [r3, #4]
 800407c:	e007      	b.n	800408e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	685a      	ldr	r2, [r3, #4]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800408c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	6859      	ldr	r1, [r3, #4]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	4b1d      	ldr	r3, [pc, #116]	@ (8004110 <HAL_I2C_Init+0x134>)
 800409a:	430b      	orrs	r3, r1
 800409c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	68da      	ldr	r2, [r3, #12]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80040ac:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	691a      	ldr	r2, [r3, #16]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	699b      	ldr	r3, [r3, #24]
 80040be:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	430a      	orrs	r2, r1
 80040c6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	69d9      	ldr	r1, [r3, #28]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6a1a      	ldr	r2, [r3, #32]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	430a      	orrs	r2, r1
 80040d6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f042 0201 	orr.w	r2, r2, #1
 80040e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2220      	movs	r2, #32
 80040f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2200      	movs	r2, #0
 80040fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004104:	2300      	movs	r3, #0
}
 8004106:	4618      	mov	r0, r3
 8004108:	3708      	adds	r7, #8
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}
 800410e:	bf00      	nop
 8004110:	02008000 	.word	0x02008000

08004114 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004114:	b480      	push	{r7}
 8004116:	b083      	sub	sp, #12
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
 800411c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004124:	b2db      	uxtb	r3, r3
 8004126:	2b20      	cmp	r3, #32
 8004128:	d138      	bne.n	800419c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004130:	2b01      	cmp	r3, #1
 8004132:	d101      	bne.n	8004138 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004134:	2302      	movs	r3, #2
 8004136:	e032      	b.n	800419e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2224      	movs	r2, #36	@ 0x24
 8004144:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f022 0201 	bic.w	r2, r2, #1
 8004156:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004166:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	6819      	ldr	r1, [r3, #0]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	683a      	ldr	r2, [r7, #0]
 8004174:	430a      	orrs	r2, r1
 8004176:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f042 0201 	orr.w	r2, r2, #1
 8004186:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2220      	movs	r2, #32
 800418c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004198:	2300      	movs	r3, #0
 800419a:	e000      	b.n	800419e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800419c:	2302      	movs	r3, #2
  }
}
 800419e:	4618      	mov	r0, r3
 80041a0:	370c      	adds	r7, #12
 80041a2:	46bd      	mov	sp, r7
 80041a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a8:	4770      	bx	lr

080041aa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80041aa:	b480      	push	{r7}
 80041ac:	b085      	sub	sp, #20
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	6078      	str	r0, [r7, #4]
 80041b2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	2b20      	cmp	r3, #32
 80041be:	d139      	bne.n	8004234 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d101      	bne.n	80041ce <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80041ca:	2302      	movs	r3, #2
 80041cc:	e033      	b.n	8004236 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2201      	movs	r2, #1
 80041d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2224      	movs	r2, #36	@ 0x24
 80041da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f022 0201 	bic.w	r2, r2, #1
 80041ec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80041fc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	021b      	lsls	r3, r3, #8
 8004202:	68fa      	ldr	r2, [r7, #12]
 8004204:	4313      	orrs	r3, r2
 8004206:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	68fa      	ldr	r2, [r7, #12]
 800420e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f042 0201 	orr.w	r2, r2, #1
 800421e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2220      	movs	r2, #32
 8004224:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2200      	movs	r2, #0
 800422c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004230:	2300      	movs	r3, #0
 8004232:	e000      	b.n	8004236 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004234:	2302      	movs	r3, #2
  }
}
 8004236:	4618      	mov	r0, r3
 8004238:	3714      	adds	r7, #20
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr
	...

08004244 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b086      	sub	sp, #24
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800424c:	2300      	movs	r3, #0
 800424e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d101      	bne.n	800425a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e29b      	b.n	8004792 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 0301 	and.w	r3, r3, #1
 8004262:	2b00      	cmp	r3, #0
 8004264:	f000 8087 	beq.w	8004376 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004268:	4b96      	ldr	r3, [pc, #600]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	f003 030c 	and.w	r3, r3, #12
 8004270:	2b04      	cmp	r3, #4
 8004272:	d00c      	beq.n	800428e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004274:	4b93      	ldr	r3, [pc, #588]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	f003 030c 	and.w	r3, r3, #12
 800427c:	2b08      	cmp	r3, #8
 800427e:	d112      	bne.n	80042a6 <HAL_RCC_OscConfig+0x62>
 8004280:	4b90      	ldr	r3, [pc, #576]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004288:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800428c:	d10b      	bne.n	80042a6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800428e:	4b8d      	ldr	r3, [pc, #564]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d06c      	beq.n	8004374 <HAL_RCC_OscConfig+0x130>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d168      	bne.n	8004374 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e275      	b.n	8004792 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042ae:	d106      	bne.n	80042be <HAL_RCC_OscConfig+0x7a>
 80042b0:	4b84      	ldr	r3, [pc, #528]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a83      	ldr	r2, [pc, #524]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 80042b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042ba:	6013      	str	r3, [r2, #0]
 80042bc:	e02e      	b.n	800431c <HAL_RCC_OscConfig+0xd8>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d10c      	bne.n	80042e0 <HAL_RCC_OscConfig+0x9c>
 80042c6:	4b7f      	ldr	r3, [pc, #508]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a7e      	ldr	r2, [pc, #504]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 80042cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042d0:	6013      	str	r3, [r2, #0]
 80042d2:	4b7c      	ldr	r3, [pc, #496]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a7b      	ldr	r2, [pc, #492]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 80042d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80042dc:	6013      	str	r3, [r2, #0]
 80042de:	e01d      	b.n	800431c <HAL_RCC_OscConfig+0xd8>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80042e8:	d10c      	bne.n	8004304 <HAL_RCC_OscConfig+0xc0>
 80042ea:	4b76      	ldr	r3, [pc, #472]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a75      	ldr	r2, [pc, #468]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 80042f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80042f4:	6013      	str	r3, [r2, #0]
 80042f6:	4b73      	ldr	r3, [pc, #460]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a72      	ldr	r2, [pc, #456]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 80042fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004300:	6013      	str	r3, [r2, #0]
 8004302:	e00b      	b.n	800431c <HAL_RCC_OscConfig+0xd8>
 8004304:	4b6f      	ldr	r3, [pc, #444]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a6e      	ldr	r2, [pc, #440]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 800430a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800430e:	6013      	str	r3, [r2, #0]
 8004310:	4b6c      	ldr	r3, [pc, #432]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a6b      	ldr	r2, [pc, #428]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 8004316:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800431a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d013      	beq.n	800434c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004324:	f7fe f848 	bl	80023b8 <HAL_GetTick>
 8004328:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800432a:	e008      	b.n	800433e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800432c:	f7fe f844 	bl	80023b8 <HAL_GetTick>
 8004330:	4602      	mov	r2, r0
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	2b64      	cmp	r3, #100	@ 0x64
 8004338:	d901      	bls.n	800433e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e229      	b.n	8004792 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800433e:	4b61      	ldr	r3, [pc, #388]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d0f0      	beq.n	800432c <HAL_RCC_OscConfig+0xe8>
 800434a:	e014      	b.n	8004376 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800434c:	f7fe f834 	bl	80023b8 <HAL_GetTick>
 8004350:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004352:	e008      	b.n	8004366 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004354:	f7fe f830 	bl	80023b8 <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	2b64      	cmp	r3, #100	@ 0x64
 8004360:	d901      	bls.n	8004366 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	e215      	b.n	8004792 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004366:	4b57      	ldr	r3, [pc, #348]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d1f0      	bne.n	8004354 <HAL_RCC_OscConfig+0x110>
 8004372:	e000      	b.n	8004376 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004374:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0302 	and.w	r3, r3, #2
 800437e:	2b00      	cmp	r3, #0
 8004380:	d069      	beq.n	8004456 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004382:	4b50      	ldr	r3, [pc, #320]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 8004384:	689b      	ldr	r3, [r3, #8]
 8004386:	f003 030c 	and.w	r3, r3, #12
 800438a:	2b00      	cmp	r3, #0
 800438c:	d00b      	beq.n	80043a6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800438e:	4b4d      	ldr	r3, [pc, #308]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	f003 030c 	and.w	r3, r3, #12
 8004396:	2b08      	cmp	r3, #8
 8004398:	d11c      	bne.n	80043d4 <HAL_RCC_OscConfig+0x190>
 800439a:	4b4a      	ldr	r3, [pc, #296]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d116      	bne.n	80043d4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043a6:	4b47      	ldr	r3, [pc, #284]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d005      	beq.n	80043be <HAL_RCC_OscConfig+0x17a>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d001      	beq.n	80043be <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e1e9      	b.n	8004792 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043be:	4b41      	ldr	r3, [pc, #260]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	691b      	ldr	r3, [r3, #16]
 80043ca:	00db      	lsls	r3, r3, #3
 80043cc:	493d      	ldr	r1, [pc, #244]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 80043ce:	4313      	orrs	r3, r2
 80043d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043d2:	e040      	b.n	8004456 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d023      	beq.n	8004424 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043dc:	4b39      	ldr	r3, [pc, #228]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a38      	ldr	r2, [pc, #224]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 80043e2:	f043 0301 	orr.w	r3, r3, #1
 80043e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e8:	f7fd ffe6 	bl	80023b8 <HAL_GetTick>
 80043ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043ee:	e008      	b.n	8004402 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043f0:	f7fd ffe2 	bl	80023b8 <HAL_GetTick>
 80043f4:	4602      	mov	r2, r0
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	2b02      	cmp	r3, #2
 80043fc:	d901      	bls.n	8004402 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e1c7      	b.n	8004792 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004402:	4b30      	ldr	r3, [pc, #192]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 0302 	and.w	r3, r3, #2
 800440a:	2b00      	cmp	r3, #0
 800440c:	d0f0      	beq.n	80043f0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800440e:	4b2d      	ldr	r3, [pc, #180]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	691b      	ldr	r3, [r3, #16]
 800441a:	00db      	lsls	r3, r3, #3
 800441c:	4929      	ldr	r1, [pc, #164]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 800441e:	4313      	orrs	r3, r2
 8004420:	600b      	str	r3, [r1, #0]
 8004422:	e018      	b.n	8004456 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004424:	4b27      	ldr	r3, [pc, #156]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a26      	ldr	r2, [pc, #152]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 800442a:	f023 0301 	bic.w	r3, r3, #1
 800442e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004430:	f7fd ffc2 	bl	80023b8 <HAL_GetTick>
 8004434:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004436:	e008      	b.n	800444a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004438:	f7fd ffbe 	bl	80023b8 <HAL_GetTick>
 800443c:	4602      	mov	r2, r0
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	1ad3      	subs	r3, r2, r3
 8004442:	2b02      	cmp	r3, #2
 8004444:	d901      	bls.n	800444a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004446:	2303      	movs	r3, #3
 8004448:	e1a3      	b.n	8004792 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800444a:	4b1e      	ldr	r3, [pc, #120]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0302 	and.w	r3, r3, #2
 8004452:	2b00      	cmp	r3, #0
 8004454:	d1f0      	bne.n	8004438 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0308 	and.w	r3, r3, #8
 800445e:	2b00      	cmp	r3, #0
 8004460:	d038      	beq.n	80044d4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	695b      	ldr	r3, [r3, #20]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d019      	beq.n	800449e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800446a:	4b16      	ldr	r3, [pc, #88]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 800446c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800446e:	4a15      	ldr	r2, [pc, #84]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 8004470:	f043 0301 	orr.w	r3, r3, #1
 8004474:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004476:	f7fd ff9f 	bl	80023b8 <HAL_GetTick>
 800447a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800447c:	e008      	b.n	8004490 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800447e:	f7fd ff9b 	bl	80023b8 <HAL_GetTick>
 8004482:	4602      	mov	r2, r0
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	1ad3      	subs	r3, r2, r3
 8004488:	2b02      	cmp	r3, #2
 800448a:	d901      	bls.n	8004490 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800448c:	2303      	movs	r3, #3
 800448e:	e180      	b.n	8004792 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004490:	4b0c      	ldr	r3, [pc, #48]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 8004492:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004494:	f003 0302 	and.w	r3, r3, #2
 8004498:	2b00      	cmp	r3, #0
 800449a:	d0f0      	beq.n	800447e <HAL_RCC_OscConfig+0x23a>
 800449c:	e01a      	b.n	80044d4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800449e:	4b09      	ldr	r3, [pc, #36]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 80044a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044a2:	4a08      	ldr	r2, [pc, #32]	@ (80044c4 <HAL_RCC_OscConfig+0x280>)
 80044a4:	f023 0301 	bic.w	r3, r3, #1
 80044a8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044aa:	f7fd ff85 	bl	80023b8 <HAL_GetTick>
 80044ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044b0:	e00a      	b.n	80044c8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044b2:	f7fd ff81 	bl	80023b8 <HAL_GetTick>
 80044b6:	4602      	mov	r2, r0
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	1ad3      	subs	r3, r2, r3
 80044bc:	2b02      	cmp	r3, #2
 80044be:	d903      	bls.n	80044c8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80044c0:	2303      	movs	r3, #3
 80044c2:	e166      	b.n	8004792 <HAL_RCC_OscConfig+0x54e>
 80044c4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044c8:	4b92      	ldr	r3, [pc, #584]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 80044ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044cc:	f003 0302 	and.w	r3, r3, #2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d1ee      	bne.n	80044b2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 0304 	and.w	r3, r3, #4
 80044dc:	2b00      	cmp	r3, #0
 80044de:	f000 80a4 	beq.w	800462a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044e2:	4b8c      	ldr	r3, [pc, #560]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 80044e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d10d      	bne.n	800450a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80044ee:	4b89      	ldr	r3, [pc, #548]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 80044f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f2:	4a88      	ldr	r2, [pc, #544]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 80044f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80044fa:	4b86      	ldr	r3, [pc, #536]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 80044fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004502:	60bb      	str	r3, [r7, #8]
 8004504:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004506:	2301      	movs	r3, #1
 8004508:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800450a:	4b83      	ldr	r3, [pc, #524]	@ (8004718 <HAL_RCC_OscConfig+0x4d4>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004512:	2b00      	cmp	r3, #0
 8004514:	d118      	bne.n	8004548 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004516:	4b80      	ldr	r3, [pc, #512]	@ (8004718 <HAL_RCC_OscConfig+0x4d4>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a7f      	ldr	r2, [pc, #508]	@ (8004718 <HAL_RCC_OscConfig+0x4d4>)
 800451c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004520:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004522:	f7fd ff49 	bl	80023b8 <HAL_GetTick>
 8004526:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004528:	e008      	b.n	800453c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800452a:	f7fd ff45 	bl	80023b8 <HAL_GetTick>
 800452e:	4602      	mov	r2, r0
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	2b64      	cmp	r3, #100	@ 0x64
 8004536:	d901      	bls.n	800453c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004538:	2303      	movs	r3, #3
 800453a:	e12a      	b.n	8004792 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800453c:	4b76      	ldr	r3, [pc, #472]	@ (8004718 <HAL_RCC_OscConfig+0x4d4>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004544:	2b00      	cmp	r3, #0
 8004546:	d0f0      	beq.n	800452a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	2b01      	cmp	r3, #1
 800454e:	d106      	bne.n	800455e <HAL_RCC_OscConfig+0x31a>
 8004550:	4b70      	ldr	r3, [pc, #448]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 8004552:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004554:	4a6f      	ldr	r2, [pc, #444]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 8004556:	f043 0301 	orr.w	r3, r3, #1
 800455a:	6713      	str	r3, [r2, #112]	@ 0x70
 800455c:	e02d      	b.n	80045ba <HAL_RCC_OscConfig+0x376>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d10c      	bne.n	8004580 <HAL_RCC_OscConfig+0x33c>
 8004566:	4b6b      	ldr	r3, [pc, #428]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 8004568:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800456a:	4a6a      	ldr	r2, [pc, #424]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 800456c:	f023 0301 	bic.w	r3, r3, #1
 8004570:	6713      	str	r3, [r2, #112]	@ 0x70
 8004572:	4b68      	ldr	r3, [pc, #416]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 8004574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004576:	4a67      	ldr	r2, [pc, #412]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 8004578:	f023 0304 	bic.w	r3, r3, #4
 800457c:	6713      	str	r3, [r2, #112]	@ 0x70
 800457e:	e01c      	b.n	80045ba <HAL_RCC_OscConfig+0x376>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	2b05      	cmp	r3, #5
 8004586:	d10c      	bne.n	80045a2 <HAL_RCC_OscConfig+0x35e>
 8004588:	4b62      	ldr	r3, [pc, #392]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 800458a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800458c:	4a61      	ldr	r2, [pc, #388]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 800458e:	f043 0304 	orr.w	r3, r3, #4
 8004592:	6713      	str	r3, [r2, #112]	@ 0x70
 8004594:	4b5f      	ldr	r3, [pc, #380]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 8004596:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004598:	4a5e      	ldr	r2, [pc, #376]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 800459a:	f043 0301 	orr.w	r3, r3, #1
 800459e:	6713      	str	r3, [r2, #112]	@ 0x70
 80045a0:	e00b      	b.n	80045ba <HAL_RCC_OscConfig+0x376>
 80045a2:	4b5c      	ldr	r3, [pc, #368]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 80045a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045a6:	4a5b      	ldr	r2, [pc, #364]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 80045a8:	f023 0301 	bic.w	r3, r3, #1
 80045ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80045ae:	4b59      	ldr	r3, [pc, #356]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 80045b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045b2:	4a58      	ldr	r2, [pc, #352]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 80045b4:	f023 0304 	bic.w	r3, r3, #4
 80045b8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d015      	beq.n	80045ee <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045c2:	f7fd fef9 	bl	80023b8 <HAL_GetTick>
 80045c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045c8:	e00a      	b.n	80045e0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045ca:	f7fd fef5 	bl	80023b8 <HAL_GetTick>
 80045ce:	4602      	mov	r2, r0
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	1ad3      	subs	r3, r2, r3
 80045d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045d8:	4293      	cmp	r3, r2
 80045da:	d901      	bls.n	80045e0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80045dc:	2303      	movs	r3, #3
 80045de:	e0d8      	b.n	8004792 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045e0:	4b4c      	ldr	r3, [pc, #304]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 80045e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045e4:	f003 0302 	and.w	r3, r3, #2
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d0ee      	beq.n	80045ca <HAL_RCC_OscConfig+0x386>
 80045ec:	e014      	b.n	8004618 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045ee:	f7fd fee3 	bl	80023b8 <HAL_GetTick>
 80045f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045f4:	e00a      	b.n	800460c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045f6:	f7fd fedf 	bl	80023b8 <HAL_GetTick>
 80045fa:	4602      	mov	r2, r0
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	1ad3      	subs	r3, r2, r3
 8004600:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004604:	4293      	cmp	r3, r2
 8004606:	d901      	bls.n	800460c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004608:	2303      	movs	r3, #3
 800460a:	e0c2      	b.n	8004792 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800460c:	4b41      	ldr	r3, [pc, #260]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 800460e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004610:	f003 0302 	and.w	r3, r3, #2
 8004614:	2b00      	cmp	r3, #0
 8004616:	d1ee      	bne.n	80045f6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004618:	7dfb      	ldrb	r3, [r7, #23]
 800461a:	2b01      	cmp	r3, #1
 800461c:	d105      	bne.n	800462a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800461e:	4b3d      	ldr	r3, [pc, #244]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 8004620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004622:	4a3c      	ldr	r2, [pc, #240]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 8004624:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004628:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	699b      	ldr	r3, [r3, #24]
 800462e:	2b00      	cmp	r3, #0
 8004630:	f000 80ae 	beq.w	8004790 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004634:	4b37      	ldr	r3, [pc, #220]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	f003 030c 	and.w	r3, r3, #12
 800463c:	2b08      	cmp	r3, #8
 800463e:	d06d      	beq.n	800471c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	699b      	ldr	r3, [r3, #24]
 8004644:	2b02      	cmp	r3, #2
 8004646:	d14b      	bne.n	80046e0 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004648:	4b32      	ldr	r3, [pc, #200]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a31      	ldr	r2, [pc, #196]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 800464e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004652:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004654:	f7fd feb0 	bl	80023b8 <HAL_GetTick>
 8004658:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800465a:	e008      	b.n	800466e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800465c:	f7fd feac 	bl	80023b8 <HAL_GetTick>
 8004660:	4602      	mov	r2, r0
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	1ad3      	subs	r3, r2, r3
 8004666:	2b02      	cmp	r3, #2
 8004668:	d901      	bls.n	800466e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800466a:	2303      	movs	r3, #3
 800466c:	e091      	b.n	8004792 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800466e:	4b29      	ldr	r3, [pc, #164]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004676:	2b00      	cmp	r3, #0
 8004678:	d1f0      	bne.n	800465c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	69da      	ldr	r2, [r3, #28]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a1b      	ldr	r3, [r3, #32]
 8004682:	431a      	orrs	r2, r3
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004688:	019b      	lsls	r3, r3, #6
 800468a:	431a      	orrs	r2, r3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004690:	085b      	lsrs	r3, r3, #1
 8004692:	3b01      	subs	r3, #1
 8004694:	041b      	lsls	r3, r3, #16
 8004696:	431a      	orrs	r2, r3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800469c:	061b      	lsls	r3, r3, #24
 800469e:	431a      	orrs	r2, r3
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046a4:	071b      	lsls	r3, r3, #28
 80046a6:	491b      	ldr	r1, [pc, #108]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 80046a8:	4313      	orrs	r3, r2
 80046aa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046ac:	4b19      	ldr	r3, [pc, #100]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a18      	ldr	r2, [pc, #96]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 80046b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80046b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046b8:	f7fd fe7e 	bl	80023b8 <HAL_GetTick>
 80046bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046be:	e008      	b.n	80046d2 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046c0:	f7fd fe7a 	bl	80023b8 <HAL_GetTick>
 80046c4:	4602      	mov	r2, r0
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	1ad3      	subs	r3, r2, r3
 80046ca:	2b02      	cmp	r3, #2
 80046cc:	d901      	bls.n	80046d2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80046ce:	2303      	movs	r3, #3
 80046d0:	e05f      	b.n	8004792 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046d2:	4b10      	ldr	r3, [pc, #64]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d0f0      	beq.n	80046c0 <HAL_RCC_OscConfig+0x47c>
 80046de:	e057      	b.n	8004790 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a0b      	ldr	r2, [pc, #44]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 80046e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80046ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ec:	f7fd fe64 	bl	80023b8 <HAL_GetTick>
 80046f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046f2:	e008      	b.n	8004706 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046f4:	f7fd fe60 	bl	80023b8 <HAL_GetTick>
 80046f8:	4602      	mov	r2, r0
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	1ad3      	subs	r3, r2, r3
 80046fe:	2b02      	cmp	r3, #2
 8004700:	d901      	bls.n	8004706 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	e045      	b.n	8004792 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004706:	4b03      	ldr	r3, [pc, #12]	@ (8004714 <HAL_RCC_OscConfig+0x4d0>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800470e:	2b00      	cmp	r3, #0
 8004710:	d1f0      	bne.n	80046f4 <HAL_RCC_OscConfig+0x4b0>
 8004712:	e03d      	b.n	8004790 <HAL_RCC_OscConfig+0x54c>
 8004714:	40023800 	.word	0x40023800
 8004718:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800471c:	4b1f      	ldr	r3, [pc, #124]	@ (800479c <HAL_RCC_OscConfig+0x558>)
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	699b      	ldr	r3, [r3, #24]
 8004726:	2b01      	cmp	r3, #1
 8004728:	d030      	beq.n	800478c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004734:	429a      	cmp	r2, r3
 8004736:	d129      	bne.n	800478c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004742:	429a      	cmp	r2, r3
 8004744:	d122      	bne.n	800478c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004746:	68fa      	ldr	r2, [r7, #12]
 8004748:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800474c:	4013      	ands	r3, r2
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004752:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004754:	4293      	cmp	r3, r2
 8004756:	d119      	bne.n	800478c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004762:	085b      	lsrs	r3, r3, #1
 8004764:	3b01      	subs	r3, #1
 8004766:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004768:	429a      	cmp	r2, r3
 800476a:	d10f      	bne.n	800478c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004776:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004778:	429a      	cmp	r2, r3
 800477a:	d107      	bne.n	800478c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004786:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004788:	429a      	cmp	r2, r3
 800478a:	d001      	beq.n	8004790 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	e000      	b.n	8004792 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004790:	2300      	movs	r3, #0
}
 8004792:	4618      	mov	r0, r3
 8004794:	3718      	adds	r7, #24
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	40023800 	.word	0x40023800

080047a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b084      	sub	sp, #16
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80047aa:	2300      	movs	r3, #0
 80047ac:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d101      	bne.n	80047b8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e0d0      	b.n	800495a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80047b8:	4b6a      	ldr	r3, [pc, #424]	@ (8004964 <HAL_RCC_ClockConfig+0x1c4>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 030f 	and.w	r3, r3, #15
 80047c0:	683a      	ldr	r2, [r7, #0]
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d910      	bls.n	80047e8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047c6:	4b67      	ldr	r3, [pc, #412]	@ (8004964 <HAL_RCC_ClockConfig+0x1c4>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f023 020f 	bic.w	r2, r3, #15
 80047ce:	4965      	ldr	r1, [pc, #404]	@ (8004964 <HAL_RCC_ClockConfig+0x1c4>)
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047d6:	4b63      	ldr	r3, [pc, #396]	@ (8004964 <HAL_RCC_ClockConfig+0x1c4>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 030f 	and.w	r3, r3, #15
 80047de:	683a      	ldr	r2, [r7, #0]
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d001      	beq.n	80047e8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e0b8      	b.n	800495a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0302 	and.w	r3, r3, #2
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d020      	beq.n	8004836 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 0304 	and.w	r3, r3, #4
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d005      	beq.n	800480c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004800:	4b59      	ldr	r3, [pc, #356]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	4a58      	ldr	r2, [pc, #352]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 8004806:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800480a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0308 	and.w	r3, r3, #8
 8004814:	2b00      	cmp	r3, #0
 8004816:	d005      	beq.n	8004824 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004818:	4b53      	ldr	r3, [pc, #332]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	4a52      	ldr	r2, [pc, #328]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 800481e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004822:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004824:	4b50      	ldr	r3, [pc, #320]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	494d      	ldr	r1, [pc, #308]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 8004832:	4313      	orrs	r3, r2
 8004834:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 0301 	and.w	r3, r3, #1
 800483e:	2b00      	cmp	r3, #0
 8004840:	d040      	beq.n	80048c4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	2b01      	cmp	r3, #1
 8004848:	d107      	bne.n	800485a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800484a:	4b47      	ldr	r3, [pc, #284]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d115      	bne.n	8004882 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e07f      	b.n	800495a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	2b02      	cmp	r3, #2
 8004860:	d107      	bne.n	8004872 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004862:	4b41      	ldr	r3, [pc, #260]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800486a:	2b00      	cmp	r3, #0
 800486c:	d109      	bne.n	8004882 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e073      	b.n	800495a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004872:	4b3d      	ldr	r3, [pc, #244]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 0302 	and.w	r3, r3, #2
 800487a:	2b00      	cmp	r3, #0
 800487c:	d101      	bne.n	8004882 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e06b      	b.n	800495a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004882:	4b39      	ldr	r3, [pc, #228]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	f023 0203 	bic.w	r2, r3, #3
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	4936      	ldr	r1, [pc, #216]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 8004890:	4313      	orrs	r3, r2
 8004892:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004894:	f7fd fd90 	bl	80023b8 <HAL_GetTick>
 8004898:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800489a:	e00a      	b.n	80048b2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800489c:	f7fd fd8c 	bl	80023b8 <HAL_GetTick>
 80048a0:	4602      	mov	r2, r0
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d901      	bls.n	80048b2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e053      	b.n	800495a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048b2:	4b2d      	ldr	r3, [pc, #180]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	f003 020c 	and.w	r2, r3, #12
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d1eb      	bne.n	800489c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80048c4:	4b27      	ldr	r3, [pc, #156]	@ (8004964 <HAL_RCC_ClockConfig+0x1c4>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 030f 	and.w	r3, r3, #15
 80048cc:	683a      	ldr	r2, [r7, #0]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d210      	bcs.n	80048f4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048d2:	4b24      	ldr	r3, [pc, #144]	@ (8004964 <HAL_RCC_ClockConfig+0x1c4>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f023 020f 	bic.w	r2, r3, #15
 80048da:	4922      	ldr	r1, [pc, #136]	@ (8004964 <HAL_RCC_ClockConfig+0x1c4>)
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	4313      	orrs	r3, r2
 80048e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048e2:	4b20      	ldr	r3, [pc, #128]	@ (8004964 <HAL_RCC_ClockConfig+0x1c4>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 030f 	and.w	r3, r3, #15
 80048ea:	683a      	ldr	r2, [r7, #0]
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d001      	beq.n	80048f4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80048f0:	2301      	movs	r3, #1
 80048f2:	e032      	b.n	800495a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f003 0304 	and.w	r3, r3, #4
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d008      	beq.n	8004912 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004900:	4b19      	ldr	r3, [pc, #100]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	68db      	ldr	r3, [r3, #12]
 800490c:	4916      	ldr	r1, [pc, #88]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 800490e:	4313      	orrs	r3, r2
 8004910:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 0308 	and.w	r3, r3, #8
 800491a:	2b00      	cmp	r3, #0
 800491c:	d009      	beq.n	8004932 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800491e:	4b12      	ldr	r3, [pc, #72]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	691b      	ldr	r3, [r3, #16]
 800492a:	00db      	lsls	r3, r3, #3
 800492c:	490e      	ldr	r1, [pc, #56]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 800492e:	4313      	orrs	r3, r2
 8004930:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004932:	f000 f821 	bl	8004978 <HAL_RCC_GetSysClockFreq>
 8004936:	4602      	mov	r2, r0
 8004938:	4b0b      	ldr	r3, [pc, #44]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	091b      	lsrs	r3, r3, #4
 800493e:	f003 030f 	and.w	r3, r3, #15
 8004942:	490a      	ldr	r1, [pc, #40]	@ (800496c <HAL_RCC_ClockConfig+0x1cc>)
 8004944:	5ccb      	ldrb	r3, [r1, r3]
 8004946:	fa22 f303 	lsr.w	r3, r2, r3
 800494a:	4a09      	ldr	r2, [pc, #36]	@ (8004970 <HAL_RCC_ClockConfig+0x1d0>)
 800494c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800494e:	4b09      	ldr	r3, [pc, #36]	@ (8004974 <HAL_RCC_ClockConfig+0x1d4>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4618      	mov	r0, r3
 8004954:	f7fd fcec 	bl	8002330 <HAL_InitTick>

  return HAL_OK;
 8004958:	2300      	movs	r3, #0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3710      	adds	r7, #16
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	40023c00 	.word	0x40023c00
 8004968:	40023800 	.word	0x40023800
 800496c:	0800951c 	.word	0x0800951c
 8004970:	20000008 	.word	0x20000008
 8004974:	2000000c 	.word	0x2000000c

08004978 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004978:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800497c:	b090      	sub	sp, #64	@ 0x40
 800497e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004980:	2300      	movs	r3, #0
 8004982:	637b      	str	r3, [r7, #52]	@ 0x34
 8004984:	2300      	movs	r3, #0
 8004986:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004988:	2300      	movs	r3, #0
 800498a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800498c:	2300      	movs	r3, #0
 800498e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004990:	4b59      	ldr	r3, [pc, #356]	@ (8004af8 <HAL_RCC_GetSysClockFreq+0x180>)
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	f003 030c 	and.w	r3, r3, #12
 8004998:	2b08      	cmp	r3, #8
 800499a:	d00d      	beq.n	80049b8 <HAL_RCC_GetSysClockFreq+0x40>
 800499c:	2b08      	cmp	r3, #8
 800499e:	f200 80a1 	bhi.w	8004ae4 <HAL_RCC_GetSysClockFreq+0x16c>
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d002      	beq.n	80049ac <HAL_RCC_GetSysClockFreq+0x34>
 80049a6:	2b04      	cmp	r3, #4
 80049a8:	d003      	beq.n	80049b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80049aa:	e09b      	b.n	8004ae4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80049ac:	4b53      	ldr	r3, [pc, #332]	@ (8004afc <HAL_RCC_GetSysClockFreq+0x184>)
 80049ae:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80049b0:	e09b      	b.n	8004aea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80049b2:	4b53      	ldr	r3, [pc, #332]	@ (8004b00 <HAL_RCC_GetSysClockFreq+0x188>)
 80049b4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80049b6:	e098      	b.n	8004aea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80049b8:	4b4f      	ldr	r3, [pc, #316]	@ (8004af8 <HAL_RCC_GetSysClockFreq+0x180>)
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80049c0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80049c2:	4b4d      	ldr	r3, [pc, #308]	@ (8004af8 <HAL_RCC_GetSysClockFreq+0x180>)
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d028      	beq.n	8004a20 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049ce:	4b4a      	ldr	r3, [pc, #296]	@ (8004af8 <HAL_RCC_GetSysClockFreq+0x180>)
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	099b      	lsrs	r3, r3, #6
 80049d4:	2200      	movs	r2, #0
 80049d6:	623b      	str	r3, [r7, #32]
 80049d8:	627a      	str	r2, [r7, #36]	@ 0x24
 80049da:	6a3b      	ldr	r3, [r7, #32]
 80049dc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80049e0:	2100      	movs	r1, #0
 80049e2:	4b47      	ldr	r3, [pc, #284]	@ (8004b00 <HAL_RCC_GetSysClockFreq+0x188>)
 80049e4:	fb03 f201 	mul.w	r2, r3, r1
 80049e8:	2300      	movs	r3, #0
 80049ea:	fb00 f303 	mul.w	r3, r0, r3
 80049ee:	4413      	add	r3, r2
 80049f0:	4a43      	ldr	r2, [pc, #268]	@ (8004b00 <HAL_RCC_GetSysClockFreq+0x188>)
 80049f2:	fba0 1202 	umull	r1, r2, r0, r2
 80049f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80049f8:	460a      	mov	r2, r1
 80049fa:	62ba      	str	r2, [r7, #40]	@ 0x28
 80049fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049fe:	4413      	add	r3, r2
 8004a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a04:	2200      	movs	r2, #0
 8004a06:	61bb      	str	r3, [r7, #24]
 8004a08:	61fa      	str	r2, [r7, #28]
 8004a0a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a0e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004a12:	f7fb fc6d 	bl	80002f0 <__aeabi_uldivmod>
 8004a16:	4602      	mov	r2, r0
 8004a18:	460b      	mov	r3, r1
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a1e:	e053      	b.n	8004ac8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a20:	4b35      	ldr	r3, [pc, #212]	@ (8004af8 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	099b      	lsrs	r3, r3, #6
 8004a26:	2200      	movs	r2, #0
 8004a28:	613b      	str	r3, [r7, #16]
 8004a2a:	617a      	str	r2, [r7, #20]
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004a32:	f04f 0b00 	mov.w	fp, #0
 8004a36:	4652      	mov	r2, sl
 8004a38:	465b      	mov	r3, fp
 8004a3a:	f04f 0000 	mov.w	r0, #0
 8004a3e:	f04f 0100 	mov.w	r1, #0
 8004a42:	0159      	lsls	r1, r3, #5
 8004a44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a48:	0150      	lsls	r0, r2, #5
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	460b      	mov	r3, r1
 8004a4e:	ebb2 080a 	subs.w	r8, r2, sl
 8004a52:	eb63 090b 	sbc.w	r9, r3, fp
 8004a56:	f04f 0200 	mov.w	r2, #0
 8004a5a:	f04f 0300 	mov.w	r3, #0
 8004a5e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004a62:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004a66:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004a6a:	ebb2 0408 	subs.w	r4, r2, r8
 8004a6e:	eb63 0509 	sbc.w	r5, r3, r9
 8004a72:	f04f 0200 	mov.w	r2, #0
 8004a76:	f04f 0300 	mov.w	r3, #0
 8004a7a:	00eb      	lsls	r3, r5, #3
 8004a7c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a80:	00e2      	lsls	r2, r4, #3
 8004a82:	4614      	mov	r4, r2
 8004a84:	461d      	mov	r5, r3
 8004a86:	eb14 030a 	adds.w	r3, r4, sl
 8004a8a:	603b      	str	r3, [r7, #0]
 8004a8c:	eb45 030b 	adc.w	r3, r5, fp
 8004a90:	607b      	str	r3, [r7, #4]
 8004a92:	f04f 0200 	mov.w	r2, #0
 8004a96:	f04f 0300 	mov.w	r3, #0
 8004a9a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004a9e:	4629      	mov	r1, r5
 8004aa0:	028b      	lsls	r3, r1, #10
 8004aa2:	4621      	mov	r1, r4
 8004aa4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004aa8:	4621      	mov	r1, r4
 8004aaa:	028a      	lsls	r2, r1, #10
 8004aac:	4610      	mov	r0, r2
 8004aae:	4619      	mov	r1, r3
 8004ab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	60bb      	str	r3, [r7, #8]
 8004ab6:	60fa      	str	r2, [r7, #12]
 8004ab8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004abc:	f7fb fc18 	bl	80002f0 <__aeabi_uldivmod>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	460b      	mov	r3, r1
 8004ac4:	4613      	mov	r3, r2
 8004ac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8004af8 <HAL_RCC_GetSysClockFreq+0x180>)
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	0c1b      	lsrs	r3, r3, #16
 8004ace:	f003 0303 	and.w	r3, r3, #3
 8004ad2:	3301      	adds	r3, #1
 8004ad4:	005b      	lsls	r3, r3, #1
 8004ad6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004ad8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ae0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004ae2:	e002      	b.n	8004aea <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ae4:	4b05      	ldr	r3, [pc, #20]	@ (8004afc <HAL_RCC_GetSysClockFreq+0x184>)
 8004ae6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004ae8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3740      	adds	r7, #64	@ 0x40
 8004af0:	46bd      	mov	sp, r7
 8004af2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004af6:	bf00      	nop
 8004af8:	40023800 	.word	0x40023800
 8004afc:	00f42400 	.word	0x00f42400
 8004b00:	017d7840 	.word	0x017d7840

08004b04 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b04:	b480      	push	{r7}
 8004b06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b08:	4b03      	ldr	r3, [pc, #12]	@ (8004b18 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr
 8004b16:	bf00      	nop
 8004b18:	20000008 	.word	0x20000008

08004b1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b20:	f7ff fff0 	bl	8004b04 <HAL_RCC_GetHCLKFreq>
 8004b24:	4602      	mov	r2, r0
 8004b26:	4b05      	ldr	r3, [pc, #20]	@ (8004b3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	0a9b      	lsrs	r3, r3, #10
 8004b2c:	f003 0307 	and.w	r3, r3, #7
 8004b30:	4903      	ldr	r1, [pc, #12]	@ (8004b40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b32:	5ccb      	ldrb	r3, [r1, r3]
 8004b34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	bd80      	pop	{r7, pc}
 8004b3c:	40023800 	.word	0x40023800
 8004b40:	0800952c 	.word	0x0800952c

08004b44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b48:	f7ff ffdc 	bl	8004b04 <HAL_RCC_GetHCLKFreq>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	4b05      	ldr	r3, [pc, #20]	@ (8004b64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	0b5b      	lsrs	r3, r3, #13
 8004b54:	f003 0307 	and.w	r3, r3, #7
 8004b58:	4903      	ldr	r1, [pc, #12]	@ (8004b68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b5a:	5ccb      	ldrb	r3, [r1, r3]
 8004b5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	40023800 	.word	0x40023800
 8004b68:	0800952c 	.word	0x0800952c

08004b6c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b088      	sub	sp, #32
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004b74:	2300      	movs	r3, #0
 8004b76:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004b80:	2300      	movs	r3, #0
 8004b82:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004b84:	2300      	movs	r3, #0
 8004b86:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 0301 	and.w	r3, r3, #1
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d012      	beq.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004b94:	4b69      	ldr	r3, [pc, #420]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	4a68      	ldr	r2, [pc, #416]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b9a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004b9e:	6093      	str	r3, [r2, #8]
 8004ba0:	4b66      	ldr	r3, [pc, #408]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ba2:	689a      	ldr	r2, [r3, #8]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ba8:	4964      	ldr	r1, [pc, #400]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d101      	bne.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d017      	beq.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004bc6:	4b5d      	ldr	r3, [pc, #372]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bcc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bd4:	4959      	ldr	r1, [pc, #356]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004be0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004be4:	d101      	bne.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004be6:	2301      	movs	r3, #1
 8004be8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d101      	bne.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d017      	beq.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004c02:	4b4e      	ldr	r3, [pc, #312]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c08:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c10:	494a      	ldr	r1, [pc, #296]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c12:	4313      	orrs	r3, r2
 8004c14:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c1c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c20:	d101      	bne.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004c22:	2301      	movs	r3, #1
 8004c24:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d101      	bne.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d001      	beq.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0320 	and.w	r3, r3, #32
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	f000 808b 	beq.w	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c50:	4b3a      	ldr	r3, [pc, #232]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c54:	4a39      	ldr	r2, [pc, #228]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c5c:	4b37      	ldr	r3, [pc, #220]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c64:	60bb      	str	r3, [r7, #8]
 8004c66:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004c68:	4b35      	ldr	r3, [pc, #212]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a34      	ldr	r2, [pc, #208]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004c6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c74:	f7fd fba0 	bl	80023b8 <HAL_GetTick>
 8004c78:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004c7a:	e008      	b.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c7c:	f7fd fb9c 	bl	80023b8 <HAL_GetTick>
 8004c80:	4602      	mov	r2, r0
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	2b64      	cmp	r3, #100	@ 0x64
 8004c88:	d901      	bls.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	e38f      	b.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004c8e:	4b2c      	ldr	r3, [pc, #176]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d0f0      	beq.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c9a:	4b28      	ldr	r3, [pc, #160]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ca2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d035      	beq.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cb2:	693a      	ldr	r2, [r7, #16]
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d02e      	beq.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004cb8:	4b20      	ldr	r3, [pc, #128]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cc0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004cc2:	4b1e      	ldr	r3, [pc, #120]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cc6:	4a1d      	ldr	r2, [pc, #116]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ccc:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004cce:	4b1b      	ldr	r3, [pc, #108]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cd2:	4a1a      	ldr	r2, [pc, #104]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cd8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004cda:	4a18      	ldr	r2, [pc, #96]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004ce0:	4b16      	ldr	r3, [pc, #88]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ce2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ce4:	f003 0301 	and.w	r3, r3, #1
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d114      	bne.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cec:	f7fd fb64 	bl	80023b8 <HAL_GetTick>
 8004cf0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cf2:	e00a      	b.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cf4:	f7fd fb60 	bl	80023b8 <HAL_GetTick>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	1ad3      	subs	r3, r2, r3
 8004cfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d901      	bls.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004d06:	2303      	movs	r3, #3
 8004d08:	e351      	b.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d0e:	f003 0302 	and.w	r3, r3, #2
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d0ee      	beq.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d1e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d22:	d111      	bne.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004d24:	4b05      	ldr	r3, [pc, #20]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004d30:	4b04      	ldr	r3, [pc, #16]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004d32:	400b      	ands	r3, r1
 8004d34:	4901      	ldr	r1, [pc, #4]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d36:	4313      	orrs	r3, r2
 8004d38:	608b      	str	r3, [r1, #8]
 8004d3a:	e00b      	b.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004d3c:	40023800 	.word	0x40023800
 8004d40:	40007000 	.word	0x40007000
 8004d44:	0ffffcff 	.word	0x0ffffcff
 8004d48:	4bac      	ldr	r3, [pc, #688]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	4aab      	ldr	r2, [pc, #684]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d4e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004d52:	6093      	str	r3, [r2, #8]
 8004d54:	4ba9      	ldr	r3, [pc, #676]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d56:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d60:	49a6      	ldr	r1, [pc, #664]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d62:	4313      	orrs	r3, r2
 8004d64:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 0310 	and.w	r3, r3, #16
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d010      	beq.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004d72:	4ba2      	ldr	r3, [pc, #648]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d78:	4aa0      	ldr	r2, [pc, #640]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d7a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d7e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004d82:	4b9e      	ldr	r3, [pc, #632]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d84:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d8c:	499b      	ldr	r1, [pc, #620]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d00a      	beq.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004da0:	4b96      	ldr	r3, [pc, #600]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004da6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004dae:	4993      	ldr	r1, [pc, #588]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004db0:	4313      	orrs	r3, r2
 8004db2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00a      	beq.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004dc2:	4b8e      	ldr	r3, [pc, #568]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dc8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004dd0:	498a      	ldr	r1, [pc, #552]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d00a      	beq.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004de4:	4b85      	ldr	r3, [pc, #532]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004df2:	4982      	ldr	r1, [pc, #520]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004df4:	4313      	orrs	r3, r2
 8004df6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d00a      	beq.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004e06:	4b7d      	ldr	r3, [pc, #500]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e0c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e14:	4979      	ldr	r1, [pc, #484]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e16:	4313      	orrs	r3, r2
 8004e18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d00a      	beq.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e28:	4b74      	ldr	r3, [pc, #464]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e2e:	f023 0203 	bic.w	r2, r3, #3
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e36:	4971      	ldr	r1, [pc, #452]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d00a      	beq.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004e4a:	4b6c      	ldr	r3, [pc, #432]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e50:	f023 020c 	bic.w	r2, r3, #12
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e58:	4968      	ldr	r1, [pc, #416]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d00a      	beq.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004e6c:	4b63      	ldr	r3, [pc, #396]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e72:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e7a:	4960      	ldr	r1, [pc, #384]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d00a      	beq.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004e8e:	4b5b      	ldr	r3, [pc, #364]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e94:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e9c:	4957      	ldr	r1, [pc, #348]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d00a      	beq.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004eb0:	4b52      	ldr	r3, [pc, #328]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eb6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ebe:	494f      	ldr	r1, [pc, #316]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d00a      	beq.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004ed2:	4b4a      	ldr	r3, [pc, #296]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ed4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ed8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ee0:	4946      	ldr	r1, [pc, #280]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d00a      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004ef4:	4b41      	ldr	r3, [pc, #260]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004efa:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f02:	493e      	ldr	r1, [pc, #248]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f04:	4313      	orrs	r3, r2
 8004f06:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d00a      	beq.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004f16:	4b39      	ldr	r3, [pc, #228]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f1c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f24:	4935      	ldr	r1, [pc, #212]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f26:	4313      	orrs	r3, r2
 8004f28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d00a      	beq.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004f38:	4b30      	ldr	r3, [pc, #192]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f3e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004f46:	492d      	ldr	r1, [pc, #180]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d011      	beq.n	8004f7e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004f5a:	4b28      	ldr	r3, [pc, #160]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f60:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f68:	4924      	ldr	r1, [pc, #144]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f74:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f78:	d101      	bne.n	8004f7e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 0308 	and.w	r3, r3, #8
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d001      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d00a      	beq.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f9a:	4b18      	ldr	r3, [pc, #96]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fa0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fa8:	4914      	ldr	r1, [pc, #80]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004faa:	4313      	orrs	r3, r2
 8004fac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d00b      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004fbc:	4b0f      	ldr	r3, [pc, #60]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fc2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fcc:	490b      	ldr	r1, [pc, #44]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d00f      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004fe0:	4b06      	ldr	r3, [pc, #24]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fe6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ff0:	4902      	ldr	r1, [pc, #8]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004ff8:	e002      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004ffa:	bf00      	nop
 8004ffc:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005008:	2b00      	cmp	r3, #0
 800500a:	d00b      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800500c:	4b8a      	ldr	r3, [pc, #552]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800500e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005012:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800501c:	4986      	ldr	r1, [pc, #536]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800501e:	4313      	orrs	r3, r2
 8005020:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800502c:	2b00      	cmp	r3, #0
 800502e:	d00b      	beq.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005030:	4b81      	ldr	r3, [pc, #516]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005032:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005036:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005040:	497d      	ldr	r1, [pc, #500]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005042:	4313      	orrs	r3, r2
 8005044:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005048:	69fb      	ldr	r3, [r7, #28]
 800504a:	2b01      	cmp	r3, #1
 800504c:	d006      	beq.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005056:	2b00      	cmp	r3, #0
 8005058:	f000 80d6 	beq.w	8005208 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800505c:	4b76      	ldr	r3, [pc, #472]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a75      	ldr	r2, [pc, #468]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005062:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005066:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005068:	f7fd f9a6 	bl	80023b8 <HAL_GetTick>
 800506c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800506e:	e008      	b.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005070:	f7fd f9a2 	bl	80023b8 <HAL_GetTick>
 8005074:	4602      	mov	r2, r0
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	1ad3      	subs	r3, r2, r3
 800507a:	2b64      	cmp	r3, #100	@ 0x64
 800507c:	d901      	bls.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800507e:	2303      	movs	r3, #3
 8005080:	e195      	b.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005082:	4b6d      	ldr	r3, [pc, #436]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800508a:	2b00      	cmp	r3, #0
 800508c:	d1f0      	bne.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f003 0301 	and.w	r3, r3, #1
 8005096:	2b00      	cmp	r3, #0
 8005098:	d021      	beq.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x572>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d11d      	bne.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80050a2:	4b65      	ldr	r3, [pc, #404]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050a8:	0c1b      	lsrs	r3, r3, #16
 80050aa:	f003 0303 	and.w	r3, r3, #3
 80050ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80050b0:	4b61      	ldr	r3, [pc, #388]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050b6:	0e1b      	lsrs	r3, r3, #24
 80050b8:	f003 030f 	and.w	r3, r3, #15
 80050bc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	019a      	lsls	r2, r3, #6
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	041b      	lsls	r3, r3, #16
 80050c8:	431a      	orrs	r2, r3
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	061b      	lsls	r3, r3, #24
 80050ce:	431a      	orrs	r2, r3
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	689b      	ldr	r3, [r3, #8]
 80050d4:	071b      	lsls	r3, r3, #28
 80050d6:	4958      	ldr	r1, [pc, #352]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050d8:	4313      	orrs	r3, r2
 80050da:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d004      	beq.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050f2:	d00a      	beq.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d02e      	beq.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005104:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005108:	d129      	bne.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800510a:	4b4b      	ldr	r3, [pc, #300]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800510c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005110:	0c1b      	lsrs	r3, r3, #16
 8005112:	f003 0303 	and.w	r3, r3, #3
 8005116:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005118:	4b47      	ldr	r3, [pc, #284]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800511a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800511e:	0f1b      	lsrs	r3, r3, #28
 8005120:	f003 0307 	and.w	r3, r3, #7
 8005124:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	019a      	lsls	r2, r3, #6
 800512c:	693b      	ldr	r3, [r7, #16]
 800512e:	041b      	lsls	r3, r3, #16
 8005130:	431a      	orrs	r2, r3
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	68db      	ldr	r3, [r3, #12]
 8005136:	061b      	lsls	r3, r3, #24
 8005138:	431a      	orrs	r2, r3
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	071b      	lsls	r3, r3, #28
 800513e:	493e      	ldr	r1, [pc, #248]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005140:	4313      	orrs	r3, r2
 8005142:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005146:	4b3c      	ldr	r3, [pc, #240]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005148:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800514c:	f023 021f 	bic.w	r2, r3, #31
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005154:	3b01      	subs	r3, #1
 8005156:	4938      	ldr	r1, [pc, #224]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005158:	4313      	orrs	r3, r2
 800515a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005166:	2b00      	cmp	r3, #0
 8005168:	d01d      	beq.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800516a:	4b33      	ldr	r3, [pc, #204]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800516c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005170:	0e1b      	lsrs	r3, r3, #24
 8005172:	f003 030f 	and.w	r3, r3, #15
 8005176:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005178:	4b2f      	ldr	r3, [pc, #188]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800517a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800517e:	0f1b      	lsrs	r3, r3, #28
 8005180:	f003 0307 	and.w	r3, r3, #7
 8005184:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	019a      	lsls	r2, r3, #6
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	691b      	ldr	r3, [r3, #16]
 8005190:	041b      	lsls	r3, r3, #16
 8005192:	431a      	orrs	r2, r3
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	061b      	lsls	r3, r3, #24
 8005198:	431a      	orrs	r2, r3
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	071b      	lsls	r3, r3, #28
 800519e:	4926      	ldr	r1, [pc, #152]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051a0:	4313      	orrs	r3, r2
 80051a2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d011      	beq.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	019a      	lsls	r2, r3, #6
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	691b      	ldr	r3, [r3, #16]
 80051bc:	041b      	lsls	r3, r3, #16
 80051be:	431a      	orrs	r2, r3
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	68db      	ldr	r3, [r3, #12]
 80051c4:	061b      	lsls	r3, r3, #24
 80051c6:	431a      	orrs	r2, r3
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	071b      	lsls	r3, r3, #28
 80051ce:	491a      	ldr	r1, [pc, #104]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051d0:	4313      	orrs	r3, r2
 80051d2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80051d6:	4b18      	ldr	r3, [pc, #96]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a17      	ldr	r2, [pc, #92]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051dc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80051e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051e2:	f7fd f8e9 	bl	80023b8 <HAL_GetTick>
 80051e6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80051e8:	e008      	b.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80051ea:	f7fd f8e5 	bl	80023b8 <HAL_GetTick>
 80051ee:	4602      	mov	r2, r0
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	1ad3      	subs	r3, r2, r3
 80051f4:	2b64      	cmp	r3, #100	@ 0x64
 80051f6:	d901      	bls.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80051f8:	2303      	movs	r3, #3
 80051fa:	e0d8      	b.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80051fc:	4b0e      	ldr	r3, [pc, #56]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005204:	2b00      	cmp	r3, #0
 8005206:	d0f0      	beq.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005208:	69bb      	ldr	r3, [r7, #24]
 800520a:	2b01      	cmp	r3, #1
 800520c:	f040 80ce 	bne.w	80053ac <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005210:	4b09      	ldr	r3, [pc, #36]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a08      	ldr	r2, [pc, #32]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005216:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800521a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800521c:	f7fd f8cc 	bl	80023b8 <HAL_GetTick>
 8005220:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005222:	e00b      	b.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005224:	f7fd f8c8 	bl	80023b8 <HAL_GetTick>
 8005228:	4602      	mov	r2, r0
 800522a:	697b      	ldr	r3, [r7, #20]
 800522c:	1ad3      	subs	r3, r2, r3
 800522e:	2b64      	cmp	r3, #100	@ 0x64
 8005230:	d904      	bls.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	e0bb      	b.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005236:	bf00      	nop
 8005238:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800523c:	4b5e      	ldr	r3, [pc, #376]	@ (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005244:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005248:	d0ec      	beq.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005252:	2b00      	cmp	r3, #0
 8005254:	d003      	beq.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800525a:	2b00      	cmp	r3, #0
 800525c:	d009      	beq.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005266:	2b00      	cmp	r3, #0
 8005268:	d02e      	beq.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800526e:	2b00      	cmp	r3, #0
 8005270:	d12a      	bne.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005272:	4b51      	ldr	r3, [pc, #324]	@ (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005274:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005278:	0c1b      	lsrs	r3, r3, #16
 800527a:	f003 0303 	and.w	r3, r3, #3
 800527e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005280:	4b4d      	ldr	r3, [pc, #308]	@ (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005286:	0f1b      	lsrs	r3, r3, #28
 8005288:	f003 0307 	and.w	r3, r3, #7
 800528c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	695b      	ldr	r3, [r3, #20]
 8005292:	019a      	lsls	r2, r3, #6
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	041b      	lsls	r3, r3, #16
 8005298:	431a      	orrs	r2, r3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	699b      	ldr	r3, [r3, #24]
 800529e:	061b      	lsls	r3, r3, #24
 80052a0:	431a      	orrs	r2, r3
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	071b      	lsls	r3, r3, #28
 80052a6:	4944      	ldr	r1, [pc, #272]	@ (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052a8:	4313      	orrs	r3, r2
 80052aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80052ae:	4b42      	ldr	r3, [pc, #264]	@ (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80052b4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052bc:	3b01      	subs	r3, #1
 80052be:	021b      	lsls	r3, r3, #8
 80052c0:	493d      	ldr	r1, [pc, #244]	@ (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052c2:	4313      	orrs	r3, r2
 80052c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d022      	beq.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80052d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80052dc:	d11d      	bne.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80052de:	4b36      	ldr	r3, [pc, #216]	@ (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052e4:	0e1b      	lsrs	r3, r3, #24
 80052e6:	f003 030f 	and.w	r3, r3, #15
 80052ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80052ec:	4b32      	ldr	r3, [pc, #200]	@ (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80052ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052f2:	0f1b      	lsrs	r3, r3, #28
 80052f4:	f003 0307 	and.w	r3, r3, #7
 80052f8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	695b      	ldr	r3, [r3, #20]
 80052fe:	019a      	lsls	r2, r3, #6
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6a1b      	ldr	r3, [r3, #32]
 8005304:	041b      	lsls	r3, r3, #16
 8005306:	431a      	orrs	r2, r3
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	061b      	lsls	r3, r3, #24
 800530c:	431a      	orrs	r2, r3
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	071b      	lsls	r3, r3, #28
 8005312:	4929      	ldr	r1, [pc, #164]	@ (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005314:	4313      	orrs	r3, r2
 8005316:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f003 0308 	and.w	r3, r3, #8
 8005322:	2b00      	cmp	r3, #0
 8005324:	d028      	beq.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005326:	4b24      	ldr	r3, [pc, #144]	@ (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005328:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800532c:	0e1b      	lsrs	r3, r3, #24
 800532e:	f003 030f 	and.w	r3, r3, #15
 8005332:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005334:	4b20      	ldr	r3, [pc, #128]	@ (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800533a:	0c1b      	lsrs	r3, r3, #16
 800533c:	f003 0303 	and.w	r3, r3, #3
 8005340:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	695b      	ldr	r3, [r3, #20]
 8005346:	019a      	lsls	r2, r3, #6
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	041b      	lsls	r3, r3, #16
 800534c:	431a      	orrs	r2, r3
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	061b      	lsls	r3, r3, #24
 8005352:	431a      	orrs	r2, r3
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	69db      	ldr	r3, [r3, #28]
 8005358:	071b      	lsls	r3, r3, #28
 800535a:	4917      	ldr	r1, [pc, #92]	@ (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800535c:	4313      	orrs	r3, r2
 800535e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005362:	4b15      	ldr	r3, [pc, #84]	@ (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005364:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005368:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005370:	4911      	ldr	r1, [pc, #68]	@ (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005372:	4313      	orrs	r3, r2
 8005374:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005378:	4b0f      	ldr	r3, [pc, #60]	@ (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a0e      	ldr	r2, [pc, #56]	@ (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800537e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005382:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005384:	f7fd f818 	bl	80023b8 <HAL_GetTick>
 8005388:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800538a:	e008      	b.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800538c:	f7fd f814 	bl	80023b8 <HAL_GetTick>
 8005390:	4602      	mov	r2, r0
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	1ad3      	subs	r3, r2, r3
 8005396:	2b64      	cmp	r3, #100	@ 0x64
 8005398:	d901      	bls.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800539a:	2303      	movs	r3, #3
 800539c:	e007      	b.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800539e:	4b06      	ldr	r3, [pc, #24]	@ (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80053a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80053aa:	d1ef      	bne.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80053ac:	2300      	movs	r3, #0
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3720      	adds	r7, #32
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	40023800 	.word	0x40023800

080053bc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b082      	sub	sp, #8
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d101      	bne.n	80053ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053ca:	2301      	movs	r3, #1
 80053cc:	e040      	b.n	8005450 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d106      	bne.n	80053e4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f7fc fd0a 	bl	8001df8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2224      	movs	r2, #36	@ 0x24
 80053e8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f022 0201 	bic.w	r2, r2, #1
 80053f8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d002      	beq.n	8005408 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f000 feca 	bl	800619c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f000 fc63 	bl	8005cd4 <UART_SetConfig>
 800540e:	4603      	mov	r3, r0
 8005410:	2b01      	cmp	r3, #1
 8005412:	d101      	bne.n	8005418 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	e01b      	b.n	8005450 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	685a      	ldr	r2, [r3, #4]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005426:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	689a      	ldr	r2, [r3, #8]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005436:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f042 0201 	orr.w	r2, r2, #1
 8005446:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	f000 ff49 	bl	80062e0 <UART_CheckIdleState>
 800544e:	4603      	mov	r3, r0
}
 8005450:	4618      	mov	r0, r3
 8005452:	3708      	adds	r7, #8
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}

08005458 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b08a      	sub	sp, #40	@ 0x28
 800545c:	af02      	add	r7, sp, #8
 800545e:	60f8      	str	r0, [r7, #12]
 8005460:	60b9      	str	r1, [r7, #8]
 8005462:	603b      	str	r3, [r7, #0]
 8005464:	4613      	mov	r3, r2
 8005466:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800546c:	2b20      	cmp	r3, #32
 800546e:	d177      	bne.n	8005560 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d002      	beq.n	800547c <HAL_UART_Transmit+0x24>
 8005476:	88fb      	ldrh	r3, [r7, #6]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d101      	bne.n	8005480 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e070      	b.n	8005562 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2200      	movs	r2, #0
 8005484:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2221      	movs	r2, #33	@ 0x21
 800548c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800548e:	f7fc ff93 	bl	80023b8 <HAL_GetTick>
 8005492:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	88fa      	ldrh	r2, [r7, #6]
 8005498:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	88fa      	ldrh	r2, [r7, #6]
 80054a0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054ac:	d108      	bne.n	80054c0 <HAL_UART_Transmit+0x68>
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	691b      	ldr	r3, [r3, #16]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d104      	bne.n	80054c0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80054b6:	2300      	movs	r3, #0
 80054b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	61bb      	str	r3, [r7, #24]
 80054be:	e003      	b.n	80054c8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054c4:	2300      	movs	r3, #0
 80054c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80054c8:	e02f      	b.n	800552a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	9300      	str	r3, [sp, #0]
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	2200      	movs	r2, #0
 80054d2:	2180      	movs	r1, #128	@ 0x80
 80054d4:	68f8      	ldr	r0, [r7, #12]
 80054d6:	f000 ffab 	bl	8006430 <UART_WaitOnFlagUntilTimeout>
 80054da:	4603      	mov	r3, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d004      	beq.n	80054ea <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2220      	movs	r2, #32
 80054e4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80054e6:	2303      	movs	r3, #3
 80054e8:	e03b      	b.n	8005562 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80054ea:	69fb      	ldr	r3, [r7, #28]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d10b      	bne.n	8005508 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80054f0:	69bb      	ldr	r3, [r7, #24]
 80054f2:	881b      	ldrh	r3, [r3, #0]
 80054f4:	461a      	mov	r2, r3
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054fe:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005500:	69bb      	ldr	r3, [r7, #24]
 8005502:	3302      	adds	r3, #2
 8005504:	61bb      	str	r3, [r7, #24]
 8005506:	e007      	b.n	8005518 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005508:	69fb      	ldr	r3, [r7, #28]
 800550a:	781a      	ldrb	r2, [r3, #0]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005512:	69fb      	ldr	r3, [r7, #28]
 8005514:	3301      	adds	r3, #1
 8005516:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800551e:	b29b      	uxth	r3, r3
 8005520:	3b01      	subs	r3, #1
 8005522:	b29a      	uxth	r2, r3
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005530:	b29b      	uxth	r3, r3
 8005532:	2b00      	cmp	r3, #0
 8005534:	d1c9      	bne.n	80054ca <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	9300      	str	r3, [sp, #0]
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	2200      	movs	r2, #0
 800553e:	2140      	movs	r1, #64	@ 0x40
 8005540:	68f8      	ldr	r0, [r7, #12]
 8005542:	f000 ff75 	bl	8006430 <UART_WaitOnFlagUntilTimeout>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d004      	beq.n	8005556 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	2220      	movs	r2, #32
 8005550:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005552:	2303      	movs	r3, #3
 8005554:	e005      	b.n	8005562 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2220      	movs	r2, #32
 800555a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800555c:	2300      	movs	r3, #0
 800555e:	e000      	b.n	8005562 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005560:	2302      	movs	r3, #2
  }
}
 8005562:	4618      	mov	r0, r3
 8005564:	3720      	adds	r7, #32
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}
	...

0800556c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800556c:	b480      	push	{r7}
 800556e:	b08b      	sub	sp, #44	@ 0x2c
 8005570:	af00      	add	r7, sp, #0
 8005572:	60f8      	str	r0, [r7, #12]
 8005574:	60b9      	str	r1, [r7, #8]
 8005576:	4613      	mov	r3, r2
 8005578:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800557e:	2b20      	cmp	r3, #32
 8005580:	d147      	bne.n	8005612 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d002      	beq.n	800558e <HAL_UART_Transmit_IT+0x22>
 8005588:	88fb      	ldrh	r3, [r7, #6]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d101      	bne.n	8005592 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e040      	b.n	8005614 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	68ba      	ldr	r2, [r7, #8]
 8005596:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	88fa      	ldrh	r2, [r7, #6]
 800559c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	88fa      	ldrh	r2, [r7, #6]
 80055a4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2200      	movs	r2, #0
 80055ac:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2200      	movs	r2, #0
 80055b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2221      	movs	r2, #33	@ 0x21
 80055ba:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055c4:	d107      	bne.n	80055d6 <HAL_UART_Transmit_IT+0x6a>
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	691b      	ldr	r3, [r3, #16]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d103      	bne.n	80055d6 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	4a13      	ldr	r2, [pc, #76]	@ (8005620 <HAL_UART_Transmit_IT+0xb4>)
 80055d2:	66da      	str	r2, [r3, #108]	@ 0x6c
 80055d4:	e002      	b.n	80055dc <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	4a12      	ldr	r2, [pc, #72]	@ (8005624 <HAL_UART_Transmit_IT+0xb8>)
 80055da:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	e853 3f00 	ldrex	r3, [r3]
 80055e8:	613b      	str	r3, [r7, #16]
   return(result);
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	461a      	mov	r2, r3
 80055f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055fa:	623b      	str	r3, [r7, #32]
 80055fc:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055fe:	69f9      	ldr	r1, [r7, #28]
 8005600:	6a3a      	ldr	r2, [r7, #32]
 8005602:	e841 2300 	strex	r3, r2, [r1]
 8005606:	61bb      	str	r3, [r7, #24]
   return(result);
 8005608:	69bb      	ldr	r3, [r7, #24]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d1e6      	bne.n	80055dc <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 800560e:	2300      	movs	r3, #0
 8005610:	e000      	b.n	8005614 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8005612:	2302      	movs	r3, #2
  }
}
 8005614:	4618      	mov	r0, r3
 8005616:	372c      	adds	r7, #44	@ 0x2c
 8005618:	46bd      	mov	sp, r7
 800561a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561e:	4770      	bx	lr
 8005620:	08006843 	.word	0x08006843
 8005624:	0800678d 	.word	0x0800678d

08005628 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b08a      	sub	sp, #40	@ 0x28
 800562c:	af00      	add	r7, sp, #0
 800562e:	60f8      	str	r0, [r7, #12]
 8005630:	60b9      	str	r1, [r7, #8]
 8005632:	4613      	mov	r3, r2
 8005634:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800563c:	2b20      	cmp	r3, #32
 800563e:	d132      	bne.n	80056a6 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d002      	beq.n	800564c <HAL_UART_Receive_IT+0x24>
 8005646:	88fb      	ldrh	r3, [r7, #6]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d101      	bne.n	8005650 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800564c:	2301      	movs	r3, #1
 800564e:	e02b      	b.n	80056a8 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2200      	movs	r2, #0
 8005654:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005660:	2b00      	cmp	r3, #0
 8005662:	d018      	beq.n	8005696 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	e853 3f00 	ldrex	r3, [r3]
 8005670:	613b      	str	r3, [r7, #16]
   return(result);
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005678:	627b      	str	r3, [r7, #36]	@ 0x24
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	461a      	mov	r2, r3
 8005680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005682:	623b      	str	r3, [r7, #32]
 8005684:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005686:	69f9      	ldr	r1, [r7, #28]
 8005688:	6a3a      	ldr	r2, [r7, #32]
 800568a:	e841 2300 	strex	r3, r2, [r1]
 800568e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005690:	69bb      	ldr	r3, [r7, #24]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d1e6      	bne.n	8005664 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005696:	88fb      	ldrh	r3, [r7, #6]
 8005698:	461a      	mov	r2, r3
 800569a:	68b9      	ldr	r1, [r7, #8]
 800569c:	68f8      	ldr	r0, [r7, #12]
 800569e:	f000 ff35 	bl	800650c <UART_Start_Receive_IT>
 80056a2:	4603      	mov	r3, r0
 80056a4:	e000      	b.n	80056a8 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80056a6:	2302      	movs	r3, #2
  }
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3728      	adds	r7, #40	@ 0x28
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}

080056b0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b0ba      	sub	sp, #232	@ 0xe8
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	69db      	ldr	r3, [r3, #28]
 80056be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80056d6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80056da:	f640 030f 	movw	r3, #2063	@ 0x80f
 80056de:	4013      	ands	r3, r2
 80056e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80056e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d115      	bne.n	8005718 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80056ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056f0:	f003 0320 	and.w	r3, r3, #32
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d00f      	beq.n	8005718 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80056f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056fc:	f003 0320 	and.w	r3, r3, #32
 8005700:	2b00      	cmp	r3, #0
 8005702:	d009      	beq.n	8005718 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005708:	2b00      	cmp	r3, #0
 800570a:	f000 82ac 	beq.w	8005c66 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	4798      	blx	r3
      }
      return;
 8005716:	e2a6      	b.n	8005c66 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005718:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800571c:	2b00      	cmp	r3, #0
 800571e:	f000 8117 	beq.w	8005950 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005722:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005726:	f003 0301 	and.w	r3, r3, #1
 800572a:	2b00      	cmp	r3, #0
 800572c:	d106      	bne.n	800573c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800572e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005732:	4b85      	ldr	r3, [pc, #532]	@ (8005948 <HAL_UART_IRQHandler+0x298>)
 8005734:	4013      	ands	r3, r2
 8005736:	2b00      	cmp	r3, #0
 8005738:	f000 810a 	beq.w	8005950 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800573c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005740:	f003 0301 	and.w	r3, r3, #1
 8005744:	2b00      	cmp	r3, #0
 8005746:	d011      	beq.n	800576c <HAL_UART_IRQHandler+0xbc>
 8005748:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800574c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005750:	2b00      	cmp	r3, #0
 8005752:	d00b      	beq.n	800576c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	2201      	movs	r2, #1
 800575a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005762:	f043 0201 	orr.w	r2, r3, #1
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800576c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005770:	f003 0302 	and.w	r3, r3, #2
 8005774:	2b00      	cmp	r3, #0
 8005776:	d011      	beq.n	800579c <HAL_UART_IRQHandler+0xec>
 8005778:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800577c:	f003 0301 	and.w	r3, r3, #1
 8005780:	2b00      	cmp	r3, #0
 8005782:	d00b      	beq.n	800579c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	2202      	movs	r2, #2
 800578a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005792:	f043 0204 	orr.w	r2, r3, #4
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800579c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057a0:	f003 0304 	and.w	r3, r3, #4
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d011      	beq.n	80057cc <HAL_UART_IRQHandler+0x11c>
 80057a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80057ac:	f003 0301 	and.w	r3, r3, #1
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d00b      	beq.n	80057cc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	2204      	movs	r2, #4
 80057ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057c2:	f043 0202 	orr.w	r2, r3, #2
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80057cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057d0:	f003 0308 	and.w	r3, r3, #8
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d017      	beq.n	8005808 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80057d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057dc:	f003 0320 	and.w	r3, r3, #32
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d105      	bne.n	80057f0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80057e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80057e8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d00b      	beq.n	8005808 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	2208      	movs	r2, #8
 80057f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057fe:	f043 0208 	orr.w	r2, r3, #8
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005808:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800580c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005810:	2b00      	cmp	r3, #0
 8005812:	d012      	beq.n	800583a <HAL_UART_IRQHandler+0x18a>
 8005814:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005818:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800581c:	2b00      	cmp	r3, #0
 800581e:	d00c      	beq.n	800583a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005828:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005830:	f043 0220 	orr.w	r2, r3, #32
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005840:	2b00      	cmp	r3, #0
 8005842:	f000 8212 	beq.w	8005c6a <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005846:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800584a:	f003 0320 	and.w	r3, r3, #32
 800584e:	2b00      	cmp	r3, #0
 8005850:	d00d      	beq.n	800586e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005852:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005856:	f003 0320 	and.w	r3, r3, #32
 800585a:	2b00      	cmp	r3, #0
 800585c:	d007      	beq.n	800586e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005862:	2b00      	cmp	r3, #0
 8005864:	d003      	beq.n	800586e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005874:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005882:	2b40      	cmp	r3, #64	@ 0x40
 8005884:	d005      	beq.n	8005892 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005886:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800588a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800588e:	2b00      	cmp	r3, #0
 8005890:	d04f      	beq.n	8005932 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f000 ff00 	bl	8006698 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	689b      	ldr	r3, [r3, #8]
 800589e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058a2:	2b40      	cmp	r3, #64	@ 0x40
 80058a4:	d141      	bne.n	800592a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	3308      	adds	r3, #8
 80058ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80058b4:	e853 3f00 	ldrex	r3, [r3]
 80058b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80058bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80058c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	3308      	adds	r3, #8
 80058ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80058d2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80058d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80058de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80058e2:	e841 2300 	strex	r3, r2, [r1]
 80058e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80058ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d1d9      	bne.n	80058a6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d013      	beq.n	8005922 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058fe:	4a13      	ldr	r2, [pc, #76]	@ (800594c <HAL_UART_IRQHandler+0x29c>)
 8005900:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005906:	4618      	mov	r0, r3
 8005908:	f7fe f99a 	bl	8003c40 <HAL_DMA_Abort_IT>
 800590c:	4603      	mov	r3, r0
 800590e:	2b00      	cmp	r3, #0
 8005910:	d017      	beq.n	8005942 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005916:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005918:	687a      	ldr	r2, [r7, #4]
 800591a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800591c:	4610      	mov	r0, r2
 800591e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005920:	e00f      	b.n	8005942 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f000 f9b6 	bl	8005c94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005928:	e00b      	b.n	8005942 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 f9b2 	bl	8005c94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005930:	e007      	b.n	8005942 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f000 f9ae 	bl	8005c94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2200      	movs	r2, #0
 800593c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005940:	e193      	b.n	8005c6a <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005942:	bf00      	nop
    return;
 8005944:	e191      	b.n	8005c6a <HAL_UART_IRQHandler+0x5ba>
 8005946:	bf00      	nop
 8005948:	04000120 	.word	0x04000120
 800594c:	08006761 	.word	0x08006761

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005954:	2b01      	cmp	r3, #1
 8005956:	f040 814c 	bne.w	8005bf2 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800595a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800595e:	f003 0310 	and.w	r3, r3, #16
 8005962:	2b00      	cmp	r3, #0
 8005964:	f000 8145 	beq.w	8005bf2 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005968:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800596c:	f003 0310 	and.w	r3, r3, #16
 8005970:	2b00      	cmp	r3, #0
 8005972:	f000 813e 	beq.w	8005bf2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2210      	movs	r2, #16
 800597c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005988:	2b40      	cmp	r3, #64	@ 0x40
 800598a:	f040 80b6 	bne.w	8005afa <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800599a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800599e:	2b00      	cmp	r3, #0
 80059a0:	f000 8165 	beq.w	8005c6e <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80059aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80059ae:	429a      	cmp	r2, r3
 80059b0:	f080 815d 	bcs.w	8005c6e <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80059ba:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059c2:	69db      	ldr	r3, [r3, #28]
 80059c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059c8:	f000 8086 	beq.w	8005ad8 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80059d8:	e853 3f00 	ldrex	r3, [r3]
 80059dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80059e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80059e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80059e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	461a      	mov	r2, r3
 80059f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80059f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80059fa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005a02:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005a06:	e841 2300 	strex	r3, r2, [r1]
 8005a0a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005a0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d1da      	bne.n	80059cc <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	3308      	adds	r3, #8
 8005a1c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a20:	e853 3f00 	ldrex	r3, [r3]
 8005a24:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005a26:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005a28:	f023 0301 	bic.w	r3, r3, #1
 8005a2c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	3308      	adds	r3, #8
 8005a36:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005a3a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005a3e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a40:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005a42:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005a46:	e841 2300 	strex	r3, r2, [r1]
 8005a4a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005a4c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d1e1      	bne.n	8005a16 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	3308      	adds	r3, #8
 8005a58:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a5a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005a5c:	e853 3f00 	ldrex	r3, [r3]
 8005a60:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005a62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005a64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a68:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	3308      	adds	r3, #8
 8005a72:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005a76:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005a78:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a7a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005a7c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005a7e:	e841 2300 	strex	r3, r2, [r1]
 8005a82:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005a84:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1e3      	bne.n	8005a52 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2220      	movs	r2, #32
 8005a8e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005aa0:	e853 3f00 	ldrex	r3, [r3]
 8005aa4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005aa6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005aa8:	f023 0310 	bic.w	r3, r3, #16
 8005aac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	461a      	mov	r2, r3
 8005ab6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005aba:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005abc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005abe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005ac0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005ac2:	e841 2300 	strex	r3, r2, [r1]
 8005ac6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005ac8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d1e4      	bne.n	8005a98 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f7fe f844 	bl	8003b60 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2202      	movs	r2, #2
 8005adc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005aea:	b29b      	uxth	r3, r3
 8005aec:	1ad3      	subs	r3, r2, r3
 8005aee:	b29b      	uxth	r3, r3
 8005af0:	4619      	mov	r1, r3
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f000 f8d8 	bl	8005ca8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005af8:	e0b9      	b.n	8005c6e <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005b06:	b29b      	uxth	r3, r3
 8005b08:	1ad3      	subs	r3, r2, r3
 8005b0a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005b14:	b29b      	uxth	r3, r3
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	f000 80ab 	beq.w	8005c72 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8005b1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	f000 80a6 	beq.w	8005c72 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b2e:	e853 3f00 	ldrex	r3, [r3]
 8005b32:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b36:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b3a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	461a      	mov	r2, r3
 8005b44:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005b48:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b4a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005b4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b50:	e841 2300 	strex	r3, r2, [r1]
 8005b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d1e4      	bne.n	8005b26 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	3308      	adds	r3, #8
 8005b62:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b66:	e853 3f00 	ldrex	r3, [r3]
 8005b6a:	623b      	str	r3, [r7, #32]
   return(result);
 8005b6c:	6a3b      	ldr	r3, [r7, #32]
 8005b6e:	f023 0301 	bic.w	r3, r3, #1
 8005b72:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	3308      	adds	r3, #8
 8005b7c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005b80:	633a      	str	r2, [r7, #48]	@ 0x30
 8005b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b88:	e841 2300 	strex	r3, r2, [r1]
 8005b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d1e3      	bne.n	8005b5c <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2220      	movs	r2, #32
 8005b98:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	e853 3f00 	ldrex	r3, [r3]
 8005bb4:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	f023 0310 	bic.w	r3, r3, #16
 8005bbc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	461a      	mov	r2, r3
 8005bc6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005bca:	61fb      	str	r3, [r7, #28]
 8005bcc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bce:	69b9      	ldr	r1, [r7, #24]
 8005bd0:	69fa      	ldr	r2, [r7, #28]
 8005bd2:	e841 2300 	strex	r3, r2, [r1]
 8005bd6:	617b      	str	r3, [r7, #20]
   return(result);
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d1e4      	bne.n	8005ba8 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2202      	movs	r2, #2
 8005be2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005be4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005be8:	4619      	mov	r1, r3
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f000 f85c 	bl	8005ca8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005bf0:	e03f      	b.n	8005c72 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005bf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bf6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d00e      	beq.n	8005c1c <HAL_UART_IRQHandler+0x56c>
 8005bfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d008      	beq.n	8005c1c <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005c12:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f000 f853 	bl	8005cc0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005c1a:	e02d      	b.n	8005c78 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005c1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d00e      	beq.n	8005c46 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005c28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d008      	beq.n	8005c46 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d01c      	beq.n	8005c76 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c40:	6878      	ldr	r0, [r7, #4]
 8005c42:	4798      	blx	r3
    }
    return;
 8005c44:	e017      	b.n	8005c76 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005c46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d012      	beq.n	8005c78 <HAL_UART_IRQHandler+0x5c8>
 8005c52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d00c      	beq.n	8005c78 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f000 fe4f 	bl	8006902 <UART_EndTransmit_IT>
    return;
 8005c64:	e008      	b.n	8005c78 <HAL_UART_IRQHandler+0x5c8>
      return;
 8005c66:	bf00      	nop
 8005c68:	e006      	b.n	8005c78 <HAL_UART_IRQHandler+0x5c8>
    return;
 8005c6a:	bf00      	nop
 8005c6c:	e004      	b.n	8005c78 <HAL_UART_IRQHandler+0x5c8>
      return;
 8005c6e:	bf00      	nop
 8005c70:	e002      	b.n	8005c78 <HAL_UART_IRQHandler+0x5c8>
      return;
 8005c72:	bf00      	nop
 8005c74:	e000      	b.n	8005c78 <HAL_UART_IRQHandler+0x5c8>
    return;
 8005c76:	bf00      	nop
  }

}
 8005c78:	37e8      	adds	r7, #232	@ 0xe8
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}
 8005c7e:	bf00      	nop

08005c80 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b083      	sub	sp, #12
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005c88:	bf00      	nop
 8005c8a:	370c      	adds	r7, #12
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr

08005c94 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005c94:	b480      	push	{r7}
 8005c96:	b083      	sub	sp, #12
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005c9c:	bf00      	nop
 8005c9e:	370c      	adds	r7, #12
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr

08005ca8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b083      	sub	sp, #12
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005cb4:	bf00      	nop
 8005cb6:	370c      	adds	r7, #12
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr

08005cc0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b083      	sub	sp, #12
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005cc8:	bf00      	nop
 8005cca:	370c      	adds	r7, #12
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr

08005cd4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b088      	sub	sp, #32
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005cdc:	2300      	movs	r3, #0
 8005cde:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	689a      	ldr	r2, [r3, #8]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	691b      	ldr	r3, [r3, #16]
 8005ce8:	431a      	orrs	r2, r3
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	695b      	ldr	r3, [r3, #20]
 8005cee:	431a      	orrs	r2, r3
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	69db      	ldr	r3, [r3, #28]
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	4ba6      	ldr	r3, [pc, #664]	@ (8005f98 <UART_SetConfig+0x2c4>)
 8005d00:	4013      	ands	r3, r2
 8005d02:	687a      	ldr	r2, [r7, #4]
 8005d04:	6812      	ldr	r2, [r2, #0]
 8005d06:	6979      	ldr	r1, [r7, #20]
 8005d08:	430b      	orrs	r3, r1
 8005d0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	68da      	ldr	r2, [r3, #12]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	430a      	orrs	r2, r1
 8005d20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	699b      	ldr	r3, [r3, #24]
 8005d26:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6a1b      	ldr	r3, [r3, #32]
 8005d2c:	697a      	ldr	r2, [r7, #20]
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	697a      	ldr	r2, [r7, #20]
 8005d42:	430a      	orrs	r2, r1
 8005d44:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4a94      	ldr	r2, [pc, #592]	@ (8005f9c <UART_SetConfig+0x2c8>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d120      	bne.n	8005d92 <UART_SetConfig+0xbe>
 8005d50:	4b93      	ldr	r3, [pc, #588]	@ (8005fa0 <UART_SetConfig+0x2cc>)
 8005d52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d56:	f003 0303 	and.w	r3, r3, #3
 8005d5a:	2b03      	cmp	r3, #3
 8005d5c:	d816      	bhi.n	8005d8c <UART_SetConfig+0xb8>
 8005d5e:	a201      	add	r2, pc, #4	@ (adr r2, 8005d64 <UART_SetConfig+0x90>)
 8005d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d64:	08005d75 	.word	0x08005d75
 8005d68:	08005d81 	.word	0x08005d81
 8005d6c:	08005d7b 	.word	0x08005d7b
 8005d70:	08005d87 	.word	0x08005d87
 8005d74:	2301      	movs	r3, #1
 8005d76:	77fb      	strb	r3, [r7, #31]
 8005d78:	e150      	b.n	800601c <UART_SetConfig+0x348>
 8005d7a:	2302      	movs	r3, #2
 8005d7c:	77fb      	strb	r3, [r7, #31]
 8005d7e:	e14d      	b.n	800601c <UART_SetConfig+0x348>
 8005d80:	2304      	movs	r3, #4
 8005d82:	77fb      	strb	r3, [r7, #31]
 8005d84:	e14a      	b.n	800601c <UART_SetConfig+0x348>
 8005d86:	2308      	movs	r3, #8
 8005d88:	77fb      	strb	r3, [r7, #31]
 8005d8a:	e147      	b.n	800601c <UART_SetConfig+0x348>
 8005d8c:	2310      	movs	r3, #16
 8005d8e:	77fb      	strb	r3, [r7, #31]
 8005d90:	e144      	b.n	800601c <UART_SetConfig+0x348>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a83      	ldr	r2, [pc, #524]	@ (8005fa4 <UART_SetConfig+0x2d0>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d132      	bne.n	8005e02 <UART_SetConfig+0x12e>
 8005d9c:	4b80      	ldr	r3, [pc, #512]	@ (8005fa0 <UART_SetConfig+0x2cc>)
 8005d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005da2:	f003 030c 	and.w	r3, r3, #12
 8005da6:	2b0c      	cmp	r3, #12
 8005da8:	d828      	bhi.n	8005dfc <UART_SetConfig+0x128>
 8005daa:	a201      	add	r2, pc, #4	@ (adr r2, 8005db0 <UART_SetConfig+0xdc>)
 8005dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005db0:	08005de5 	.word	0x08005de5
 8005db4:	08005dfd 	.word	0x08005dfd
 8005db8:	08005dfd 	.word	0x08005dfd
 8005dbc:	08005dfd 	.word	0x08005dfd
 8005dc0:	08005df1 	.word	0x08005df1
 8005dc4:	08005dfd 	.word	0x08005dfd
 8005dc8:	08005dfd 	.word	0x08005dfd
 8005dcc:	08005dfd 	.word	0x08005dfd
 8005dd0:	08005deb 	.word	0x08005deb
 8005dd4:	08005dfd 	.word	0x08005dfd
 8005dd8:	08005dfd 	.word	0x08005dfd
 8005ddc:	08005dfd 	.word	0x08005dfd
 8005de0:	08005df7 	.word	0x08005df7
 8005de4:	2300      	movs	r3, #0
 8005de6:	77fb      	strb	r3, [r7, #31]
 8005de8:	e118      	b.n	800601c <UART_SetConfig+0x348>
 8005dea:	2302      	movs	r3, #2
 8005dec:	77fb      	strb	r3, [r7, #31]
 8005dee:	e115      	b.n	800601c <UART_SetConfig+0x348>
 8005df0:	2304      	movs	r3, #4
 8005df2:	77fb      	strb	r3, [r7, #31]
 8005df4:	e112      	b.n	800601c <UART_SetConfig+0x348>
 8005df6:	2308      	movs	r3, #8
 8005df8:	77fb      	strb	r3, [r7, #31]
 8005dfa:	e10f      	b.n	800601c <UART_SetConfig+0x348>
 8005dfc:	2310      	movs	r3, #16
 8005dfe:	77fb      	strb	r3, [r7, #31]
 8005e00:	e10c      	b.n	800601c <UART_SetConfig+0x348>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a68      	ldr	r2, [pc, #416]	@ (8005fa8 <UART_SetConfig+0x2d4>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d120      	bne.n	8005e4e <UART_SetConfig+0x17a>
 8005e0c:	4b64      	ldr	r3, [pc, #400]	@ (8005fa0 <UART_SetConfig+0x2cc>)
 8005e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e12:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005e16:	2b30      	cmp	r3, #48	@ 0x30
 8005e18:	d013      	beq.n	8005e42 <UART_SetConfig+0x16e>
 8005e1a:	2b30      	cmp	r3, #48	@ 0x30
 8005e1c:	d814      	bhi.n	8005e48 <UART_SetConfig+0x174>
 8005e1e:	2b20      	cmp	r3, #32
 8005e20:	d009      	beq.n	8005e36 <UART_SetConfig+0x162>
 8005e22:	2b20      	cmp	r3, #32
 8005e24:	d810      	bhi.n	8005e48 <UART_SetConfig+0x174>
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d002      	beq.n	8005e30 <UART_SetConfig+0x15c>
 8005e2a:	2b10      	cmp	r3, #16
 8005e2c:	d006      	beq.n	8005e3c <UART_SetConfig+0x168>
 8005e2e:	e00b      	b.n	8005e48 <UART_SetConfig+0x174>
 8005e30:	2300      	movs	r3, #0
 8005e32:	77fb      	strb	r3, [r7, #31]
 8005e34:	e0f2      	b.n	800601c <UART_SetConfig+0x348>
 8005e36:	2302      	movs	r3, #2
 8005e38:	77fb      	strb	r3, [r7, #31]
 8005e3a:	e0ef      	b.n	800601c <UART_SetConfig+0x348>
 8005e3c:	2304      	movs	r3, #4
 8005e3e:	77fb      	strb	r3, [r7, #31]
 8005e40:	e0ec      	b.n	800601c <UART_SetConfig+0x348>
 8005e42:	2308      	movs	r3, #8
 8005e44:	77fb      	strb	r3, [r7, #31]
 8005e46:	e0e9      	b.n	800601c <UART_SetConfig+0x348>
 8005e48:	2310      	movs	r3, #16
 8005e4a:	77fb      	strb	r3, [r7, #31]
 8005e4c:	e0e6      	b.n	800601c <UART_SetConfig+0x348>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a56      	ldr	r2, [pc, #344]	@ (8005fac <UART_SetConfig+0x2d8>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d120      	bne.n	8005e9a <UART_SetConfig+0x1c6>
 8005e58:	4b51      	ldr	r3, [pc, #324]	@ (8005fa0 <UART_SetConfig+0x2cc>)
 8005e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e5e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005e62:	2bc0      	cmp	r3, #192	@ 0xc0
 8005e64:	d013      	beq.n	8005e8e <UART_SetConfig+0x1ba>
 8005e66:	2bc0      	cmp	r3, #192	@ 0xc0
 8005e68:	d814      	bhi.n	8005e94 <UART_SetConfig+0x1c0>
 8005e6a:	2b80      	cmp	r3, #128	@ 0x80
 8005e6c:	d009      	beq.n	8005e82 <UART_SetConfig+0x1ae>
 8005e6e:	2b80      	cmp	r3, #128	@ 0x80
 8005e70:	d810      	bhi.n	8005e94 <UART_SetConfig+0x1c0>
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d002      	beq.n	8005e7c <UART_SetConfig+0x1a8>
 8005e76:	2b40      	cmp	r3, #64	@ 0x40
 8005e78:	d006      	beq.n	8005e88 <UART_SetConfig+0x1b4>
 8005e7a:	e00b      	b.n	8005e94 <UART_SetConfig+0x1c0>
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	77fb      	strb	r3, [r7, #31]
 8005e80:	e0cc      	b.n	800601c <UART_SetConfig+0x348>
 8005e82:	2302      	movs	r3, #2
 8005e84:	77fb      	strb	r3, [r7, #31]
 8005e86:	e0c9      	b.n	800601c <UART_SetConfig+0x348>
 8005e88:	2304      	movs	r3, #4
 8005e8a:	77fb      	strb	r3, [r7, #31]
 8005e8c:	e0c6      	b.n	800601c <UART_SetConfig+0x348>
 8005e8e:	2308      	movs	r3, #8
 8005e90:	77fb      	strb	r3, [r7, #31]
 8005e92:	e0c3      	b.n	800601c <UART_SetConfig+0x348>
 8005e94:	2310      	movs	r3, #16
 8005e96:	77fb      	strb	r3, [r7, #31]
 8005e98:	e0c0      	b.n	800601c <UART_SetConfig+0x348>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a44      	ldr	r2, [pc, #272]	@ (8005fb0 <UART_SetConfig+0x2dc>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d125      	bne.n	8005ef0 <UART_SetConfig+0x21c>
 8005ea4:	4b3e      	ldr	r3, [pc, #248]	@ (8005fa0 <UART_SetConfig+0x2cc>)
 8005ea6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005eaa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005eae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005eb2:	d017      	beq.n	8005ee4 <UART_SetConfig+0x210>
 8005eb4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005eb8:	d817      	bhi.n	8005eea <UART_SetConfig+0x216>
 8005eba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ebe:	d00b      	beq.n	8005ed8 <UART_SetConfig+0x204>
 8005ec0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ec4:	d811      	bhi.n	8005eea <UART_SetConfig+0x216>
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d003      	beq.n	8005ed2 <UART_SetConfig+0x1fe>
 8005eca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ece:	d006      	beq.n	8005ede <UART_SetConfig+0x20a>
 8005ed0:	e00b      	b.n	8005eea <UART_SetConfig+0x216>
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	77fb      	strb	r3, [r7, #31]
 8005ed6:	e0a1      	b.n	800601c <UART_SetConfig+0x348>
 8005ed8:	2302      	movs	r3, #2
 8005eda:	77fb      	strb	r3, [r7, #31]
 8005edc:	e09e      	b.n	800601c <UART_SetConfig+0x348>
 8005ede:	2304      	movs	r3, #4
 8005ee0:	77fb      	strb	r3, [r7, #31]
 8005ee2:	e09b      	b.n	800601c <UART_SetConfig+0x348>
 8005ee4:	2308      	movs	r3, #8
 8005ee6:	77fb      	strb	r3, [r7, #31]
 8005ee8:	e098      	b.n	800601c <UART_SetConfig+0x348>
 8005eea:	2310      	movs	r3, #16
 8005eec:	77fb      	strb	r3, [r7, #31]
 8005eee:	e095      	b.n	800601c <UART_SetConfig+0x348>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4a2f      	ldr	r2, [pc, #188]	@ (8005fb4 <UART_SetConfig+0x2e0>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d125      	bne.n	8005f46 <UART_SetConfig+0x272>
 8005efa:	4b29      	ldr	r3, [pc, #164]	@ (8005fa0 <UART_SetConfig+0x2cc>)
 8005efc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f00:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005f04:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005f08:	d017      	beq.n	8005f3a <UART_SetConfig+0x266>
 8005f0a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005f0e:	d817      	bhi.n	8005f40 <UART_SetConfig+0x26c>
 8005f10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f14:	d00b      	beq.n	8005f2e <UART_SetConfig+0x25a>
 8005f16:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f1a:	d811      	bhi.n	8005f40 <UART_SetConfig+0x26c>
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d003      	beq.n	8005f28 <UART_SetConfig+0x254>
 8005f20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f24:	d006      	beq.n	8005f34 <UART_SetConfig+0x260>
 8005f26:	e00b      	b.n	8005f40 <UART_SetConfig+0x26c>
 8005f28:	2301      	movs	r3, #1
 8005f2a:	77fb      	strb	r3, [r7, #31]
 8005f2c:	e076      	b.n	800601c <UART_SetConfig+0x348>
 8005f2e:	2302      	movs	r3, #2
 8005f30:	77fb      	strb	r3, [r7, #31]
 8005f32:	e073      	b.n	800601c <UART_SetConfig+0x348>
 8005f34:	2304      	movs	r3, #4
 8005f36:	77fb      	strb	r3, [r7, #31]
 8005f38:	e070      	b.n	800601c <UART_SetConfig+0x348>
 8005f3a:	2308      	movs	r3, #8
 8005f3c:	77fb      	strb	r3, [r7, #31]
 8005f3e:	e06d      	b.n	800601c <UART_SetConfig+0x348>
 8005f40:	2310      	movs	r3, #16
 8005f42:	77fb      	strb	r3, [r7, #31]
 8005f44:	e06a      	b.n	800601c <UART_SetConfig+0x348>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a1b      	ldr	r2, [pc, #108]	@ (8005fb8 <UART_SetConfig+0x2e4>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d138      	bne.n	8005fc2 <UART_SetConfig+0x2ee>
 8005f50:	4b13      	ldr	r3, [pc, #76]	@ (8005fa0 <UART_SetConfig+0x2cc>)
 8005f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f56:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005f5a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005f5e:	d017      	beq.n	8005f90 <UART_SetConfig+0x2bc>
 8005f60:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005f64:	d82a      	bhi.n	8005fbc <UART_SetConfig+0x2e8>
 8005f66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f6a:	d00b      	beq.n	8005f84 <UART_SetConfig+0x2b0>
 8005f6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f70:	d824      	bhi.n	8005fbc <UART_SetConfig+0x2e8>
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d003      	beq.n	8005f7e <UART_SetConfig+0x2aa>
 8005f76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f7a:	d006      	beq.n	8005f8a <UART_SetConfig+0x2b6>
 8005f7c:	e01e      	b.n	8005fbc <UART_SetConfig+0x2e8>
 8005f7e:	2300      	movs	r3, #0
 8005f80:	77fb      	strb	r3, [r7, #31]
 8005f82:	e04b      	b.n	800601c <UART_SetConfig+0x348>
 8005f84:	2302      	movs	r3, #2
 8005f86:	77fb      	strb	r3, [r7, #31]
 8005f88:	e048      	b.n	800601c <UART_SetConfig+0x348>
 8005f8a:	2304      	movs	r3, #4
 8005f8c:	77fb      	strb	r3, [r7, #31]
 8005f8e:	e045      	b.n	800601c <UART_SetConfig+0x348>
 8005f90:	2308      	movs	r3, #8
 8005f92:	77fb      	strb	r3, [r7, #31]
 8005f94:	e042      	b.n	800601c <UART_SetConfig+0x348>
 8005f96:	bf00      	nop
 8005f98:	efff69f3 	.word	0xefff69f3
 8005f9c:	40011000 	.word	0x40011000
 8005fa0:	40023800 	.word	0x40023800
 8005fa4:	40004400 	.word	0x40004400
 8005fa8:	40004800 	.word	0x40004800
 8005fac:	40004c00 	.word	0x40004c00
 8005fb0:	40005000 	.word	0x40005000
 8005fb4:	40011400 	.word	0x40011400
 8005fb8:	40007800 	.word	0x40007800
 8005fbc:	2310      	movs	r3, #16
 8005fbe:	77fb      	strb	r3, [r7, #31]
 8005fc0:	e02c      	b.n	800601c <UART_SetConfig+0x348>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a72      	ldr	r2, [pc, #456]	@ (8006190 <UART_SetConfig+0x4bc>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d125      	bne.n	8006018 <UART_SetConfig+0x344>
 8005fcc:	4b71      	ldr	r3, [pc, #452]	@ (8006194 <UART_SetConfig+0x4c0>)
 8005fce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fd2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005fd6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005fda:	d017      	beq.n	800600c <UART_SetConfig+0x338>
 8005fdc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005fe0:	d817      	bhi.n	8006012 <UART_SetConfig+0x33e>
 8005fe2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fe6:	d00b      	beq.n	8006000 <UART_SetConfig+0x32c>
 8005fe8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fec:	d811      	bhi.n	8006012 <UART_SetConfig+0x33e>
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d003      	beq.n	8005ffa <UART_SetConfig+0x326>
 8005ff2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ff6:	d006      	beq.n	8006006 <UART_SetConfig+0x332>
 8005ff8:	e00b      	b.n	8006012 <UART_SetConfig+0x33e>
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	77fb      	strb	r3, [r7, #31]
 8005ffe:	e00d      	b.n	800601c <UART_SetConfig+0x348>
 8006000:	2302      	movs	r3, #2
 8006002:	77fb      	strb	r3, [r7, #31]
 8006004:	e00a      	b.n	800601c <UART_SetConfig+0x348>
 8006006:	2304      	movs	r3, #4
 8006008:	77fb      	strb	r3, [r7, #31]
 800600a:	e007      	b.n	800601c <UART_SetConfig+0x348>
 800600c:	2308      	movs	r3, #8
 800600e:	77fb      	strb	r3, [r7, #31]
 8006010:	e004      	b.n	800601c <UART_SetConfig+0x348>
 8006012:	2310      	movs	r3, #16
 8006014:	77fb      	strb	r3, [r7, #31]
 8006016:	e001      	b.n	800601c <UART_SetConfig+0x348>
 8006018:	2310      	movs	r3, #16
 800601a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	69db      	ldr	r3, [r3, #28]
 8006020:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006024:	d15b      	bne.n	80060de <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006026:	7ffb      	ldrb	r3, [r7, #31]
 8006028:	2b08      	cmp	r3, #8
 800602a:	d828      	bhi.n	800607e <UART_SetConfig+0x3aa>
 800602c:	a201      	add	r2, pc, #4	@ (adr r2, 8006034 <UART_SetConfig+0x360>)
 800602e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006032:	bf00      	nop
 8006034:	08006059 	.word	0x08006059
 8006038:	08006061 	.word	0x08006061
 800603c:	08006069 	.word	0x08006069
 8006040:	0800607f 	.word	0x0800607f
 8006044:	0800606f 	.word	0x0800606f
 8006048:	0800607f 	.word	0x0800607f
 800604c:	0800607f 	.word	0x0800607f
 8006050:	0800607f 	.word	0x0800607f
 8006054:	08006077 	.word	0x08006077
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006058:	f7fe fd60 	bl	8004b1c <HAL_RCC_GetPCLK1Freq>
 800605c:	61b8      	str	r0, [r7, #24]
        break;
 800605e:	e013      	b.n	8006088 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006060:	f7fe fd70 	bl	8004b44 <HAL_RCC_GetPCLK2Freq>
 8006064:	61b8      	str	r0, [r7, #24]
        break;
 8006066:	e00f      	b.n	8006088 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006068:	4b4b      	ldr	r3, [pc, #300]	@ (8006198 <UART_SetConfig+0x4c4>)
 800606a:	61bb      	str	r3, [r7, #24]
        break;
 800606c:	e00c      	b.n	8006088 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800606e:	f7fe fc83 	bl	8004978 <HAL_RCC_GetSysClockFreq>
 8006072:	61b8      	str	r0, [r7, #24]
        break;
 8006074:	e008      	b.n	8006088 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006076:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800607a:	61bb      	str	r3, [r7, #24]
        break;
 800607c:	e004      	b.n	8006088 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800607e:	2300      	movs	r3, #0
 8006080:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006082:	2301      	movs	r3, #1
 8006084:	77bb      	strb	r3, [r7, #30]
        break;
 8006086:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006088:	69bb      	ldr	r3, [r7, #24]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d074      	beq.n	8006178 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800608e:	69bb      	ldr	r3, [r7, #24]
 8006090:	005a      	lsls	r2, r3, #1
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	085b      	lsrs	r3, r3, #1
 8006098:	441a      	add	r2, r3
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	fbb2 f3f3 	udiv	r3, r2, r3
 80060a2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	2b0f      	cmp	r3, #15
 80060a8:	d916      	bls.n	80060d8 <UART_SetConfig+0x404>
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060b0:	d212      	bcs.n	80060d8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	b29b      	uxth	r3, r3
 80060b6:	f023 030f 	bic.w	r3, r3, #15
 80060ba:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	085b      	lsrs	r3, r3, #1
 80060c0:	b29b      	uxth	r3, r3
 80060c2:	f003 0307 	and.w	r3, r3, #7
 80060c6:	b29a      	uxth	r2, r3
 80060c8:	89fb      	ldrh	r3, [r7, #14]
 80060ca:	4313      	orrs	r3, r2
 80060cc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	89fa      	ldrh	r2, [r7, #14]
 80060d4:	60da      	str	r2, [r3, #12]
 80060d6:	e04f      	b.n	8006178 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80060d8:	2301      	movs	r3, #1
 80060da:	77bb      	strb	r3, [r7, #30]
 80060dc:	e04c      	b.n	8006178 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80060de:	7ffb      	ldrb	r3, [r7, #31]
 80060e0:	2b08      	cmp	r3, #8
 80060e2:	d828      	bhi.n	8006136 <UART_SetConfig+0x462>
 80060e4:	a201      	add	r2, pc, #4	@ (adr r2, 80060ec <UART_SetConfig+0x418>)
 80060e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060ea:	bf00      	nop
 80060ec:	08006111 	.word	0x08006111
 80060f0:	08006119 	.word	0x08006119
 80060f4:	08006121 	.word	0x08006121
 80060f8:	08006137 	.word	0x08006137
 80060fc:	08006127 	.word	0x08006127
 8006100:	08006137 	.word	0x08006137
 8006104:	08006137 	.word	0x08006137
 8006108:	08006137 	.word	0x08006137
 800610c:	0800612f 	.word	0x0800612f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006110:	f7fe fd04 	bl	8004b1c <HAL_RCC_GetPCLK1Freq>
 8006114:	61b8      	str	r0, [r7, #24]
        break;
 8006116:	e013      	b.n	8006140 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006118:	f7fe fd14 	bl	8004b44 <HAL_RCC_GetPCLK2Freq>
 800611c:	61b8      	str	r0, [r7, #24]
        break;
 800611e:	e00f      	b.n	8006140 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006120:	4b1d      	ldr	r3, [pc, #116]	@ (8006198 <UART_SetConfig+0x4c4>)
 8006122:	61bb      	str	r3, [r7, #24]
        break;
 8006124:	e00c      	b.n	8006140 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006126:	f7fe fc27 	bl	8004978 <HAL_RCC_GetSysClockFreq>
 800612a:	61b8      	str	r0, [r7, #24]
        break;
 800612c:	e008      	b.n	8006140 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800612e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006132:	61bb      	str	r3, [r7, #24]
        break;
 8006134:	e004      	b.n	8006140 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006136:	2300      	movs	r3, #0
 8006138:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800613a:	2301      	movs	r3, #1
 800613c:	77bb      	strb	r3, [r7, #30]
        break;
 800613e:	bf00      	nop
    }

    if (pclk != 0U)
 8006140:	69bb      	ldr	r3, [r7, #24]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d018      	beq.n	8006178 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	085a      	lsrs	r2, r3, #1
 800614c:	69bb      	ldr	r3, [r7, #24]
 800614e:	441a      	add	r2, r3
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	fbb2 f3f3 	udiv	r3, r2, r3
 8006158:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	2b0f      	cmp	r3, #15
 800615e:	d909      	bls.n	8006174 <UART_SetConfig+0x4a0>
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006166:	d205      	bcs.n	8006174 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006168:	693b      	ldr	r3, [r7, #16]
 800616a:	b29a      	uxth	r2, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	60da      	str	r2, [r3, #12]
 8006172:	e001      	b.n	8006178 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006174:	2301      	movs	r3, #1
 8006176:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2200      	movs	r2, #0
 800617c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006184:	7fbb      	ldrb	r3, [r7, #30]
}
 8006186:	4618      	mov	r0, r3
 8006188:	3720      	adds	r7, #32
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}
 800618e:	bf00      	nop
 8006190:	40007c00 	.word	0x40007c00
 8006194:	40023800 	.word	0x40023800
 8006198:	00f42400 	.word	0x00f42400

0800619c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800619c:	b480      	push	{r7}
 800619e:	b083      	sub	sp, #12
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061a8:	f003 0308 	and.w	r3, r3, #8
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d00a      	beq.n	80061c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	430a      	orrs	r2, r1
 80061c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ca:	f003 0301 	and.w	r3, r3, #1
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d00a      	beq.n	80061e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	430a      	orrs	r2, r1
 80061e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ec:	f003 0302 	and.w	r3, r3, #2
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d00a      	beq.n	800620a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	430a      	orrs	r2, r1
 8006208:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800620e:	f003 0304 	and.w	r3, r3, #4
 8006212:	2b00      	cmp	r3, #0
 8006214:	d00a      	beq.n	800622c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	430a      	orrs	r2, r1
 800622a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006230:	f003 0310 	and.w	r3, r3, #16
 8006234:	2b00      	cmp	r3, #0
 8006236:	d00a      	beq.n	800624e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	430a      	orrs	r2, r1
 800624c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006252:	f003 0320 	and.w	r3, r3, #32
 8006256:	2b00      	cmp	r3, #0
 8006258:	d00a      	beq.n	8006270 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	689b      	ldr	r3, [r3, #8]
 8006260:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	430a      	orrs	r2, r1
 800626e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006274:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006278:	2b00      	cmp	r3, #0
 800627a:	d01a      	beq.n	80062b2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	430a      	orrs	r2, r1
 8006290:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006296:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800629a:	d10a      	bne.n	80062b2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	430a      	orrs	r2, r1
 80062b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d00a      	beq.n	80062d4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	430a      	orrs	r2, r1
 80062d2:	605a      	str	r2, [r3, #4]
  }
}
 80062d4:	bf00      	nop
 80062d6:	370c      	adds	r7, #12
 80062d8:	46bd      	mov	sp, r7
 80062da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062de:	4770      	bx	lr

080062e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b098      	sub	sp, #96	@ 0x60
 80062e4:	af02      	add	r7, sp, #8
 80062e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2200      	movs	r2, #0
 80062ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80062f0:	f7fc f862 	bl	80023b8 <HAL_GetTick>
 80062f4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f003 0308 	and.w	r3, r3, #8
 8006300:	2b08      	cmp	r3, #8
 8006302:	d12e      	bne.n	8006362 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006304:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006308:	9300      	str	r3, [sp, #0]
 800630a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800630c:	2200      	movs	r2, #0
 800630e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f000 f88c 	bl	8006430 <UART_WaitOnFlagUntilTimeout>
 8006318:	4603      	mov	r3, r0
 800631a:	2b00      	cmp	r3, #0
 800631c:	d021      	beq.n	8006362 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006326:	e853 3f00 	ldrex	r3, [r3]
 800632a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800632c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800632e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006332:	653b      	str	r3, [r7, #80]	@ 0x50
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	461a      	mov	r2, r3
 800633a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800633c:	647b      	str	r3, [r7, #68]	@ 0x44
 800633e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006340:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006342:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006344:	e841 2300 	strex	r3, r2, [r1]
 8006348:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800634a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800634c:	2b00      	cmp	r3, #0
 800634e:	d1e6      	bne.n	800631e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2220      	movs	r2, #32
 8006354:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2200      	movs	r2, #0
 800635a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800635e:	2303      	movs	r3, #3
 8006360:	e062      	b.n	8006428 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f003 0304 	and.w	r3, r3, #4
 800636c:	2b04      	cmp	r3, #4
 800636e:	d149      	bne.n	8006404 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006370:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006374:	9300      	str	r3, [sp, #0]
 8006376:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006378:	2200      	movs	r2, #0
 800637a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f000 f856 	bl	8006430 <UART_WaitOnFlagUntilTimeout>
 8006384:	4603      	mov	r3, r0
 8006386:	2b00      	cmp	r3, #0
 8006388:	d03c      	beq.n	8006404 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006392:	e853 3f00 	ldrex	r3, [r3]
 8006396:	623b      	str	r3, [r7, #32]
   return(result);
 8006398:	6a3b      	ldr	r3, [r7, #32]
 800639a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800639e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	461a      	mov	r2, r3
 80063a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80063aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063b0:	e841 2300 	strex	r3, r2, [r1]
 80063b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80063b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d1e6      	bne.n	800638a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	3308      	adds	r3, #8
 80063c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	e853 3f00 	ldrex	r3, [r3]
 80063ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f023 0301 	bic.w	r3, r3, #1
 80063d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	3308      	adds	r3, #8
 80063da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80063dc:	61fa      	str	r2, [r7, #28]
 80063de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063e0:	69b9      	ldr	r1, [r7, #24]
 80063e2:	69fa      	ldr	r2, [r7, #28]
 80063e4:	e841 2300 	strex	r3, r2, [r1]
 80063e8:	617b      	str	r3, [r7, #20]
   return(result);
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d1e5      	bne.n	80063bc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2220      	movs	r2, #32
 80063f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2200      	movs	r2, #0
 80063fc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006400:	2303      	movs	r3, #3
 8006402:	e011      	b.n	8006428 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2220      	movs	r2, #32
 8006408:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2220      	movs	r2, #32
 800640e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2200      	movs	r2, #0
 800641c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2200      	movs	r2, #0
 8006422:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006426:	2300      	movs	r3, #0
}
 8006428:	4618      	mov	r0, r3
 800642a:	3758      	adds	r7, #88	@ 0x58
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}

08006430 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b084      	sub	sp, #16
 8006434:	af00      	add	r7, sp, #0
 8006436:	60f8      	str	r0, [r7, #12]
 8006438:	60b9      	str	r1, [r7, #8]
 800643a:	603b      	str	r3, [r7, #0]
 800643c:	4613      	mov	r3, r2
 800643e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006440:	e04f      	b.n	80064e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006442:	69bb      	ldr	r3, [r7, #24]
 8006444:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006448:	d04b      	beq.n	80064e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800644a:	f7fb ffb5 	bl	80023b8 <HAL_GetTick>
 800644e:	4602      	mov	r2, r0
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	1ad3      	subs	r3, r2, r3
 8006454:	69ba      	ldr	r2, [r7, #24]
 8006456:	429a      	cmp	r2, r3
 8006458:	d302      	bcc.n	8006460 <UART_WaitOnFlagUntilTimeout+0x30>
 800645a:	69bb      	ldr	r3, [r7, #24]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d101      	bne.n	8006464 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006460:	2303      	movs	r3, #3
 8006462:	e04e      	b.n	8006502 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f003 0304 	and.w	r3, r3, #4
 800646e:	2b00      	cmp	r3, #0
 8006470:	d037      	beq.n	80064e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	2b80      	cmp	r3, #128	@ 0x80
 8006476:	d034      	beq.n	80064e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	2b40      	cmp	r3, #64	@ 0x40
 800647c:	d031      	beq.n	80064e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	69db      	ldr	r3, [r3, #28]
 8006484:	f003 0308 	and.w	r3, r3, #8
 8006488:	2b08      	cmp	r3, #8
 800648a:	d110      	bne.n	80064ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	2208      	movs	r2, #8
 8006492:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006494:	68f8      	ldr	r0, [r7, #12]
 8006496:	f000 f8ff 	bl	8006698 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2208      	movs	r2, #8
 800649e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2200      	movs	r2, #0
 80064a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80064aa:	2301      	movs	r3, #1
 80064ac:	e029      	b.n	8006502 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	69db      	ldr	r3, [r3, #28]
 80064b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064bc:	d111      	bne.n	80064e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80064c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064c8:	68f8      	ldr	r0, [r7, #12]
 80064ca:	f000 f8e5 	bl	8006698 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2220      	movs	r2, #32
 80064d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	2200      	movs	r2, #0
 80064da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80064de:	2303      	movs	r3, #3
 80064e0:	e00f      	b.n	8006502 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	69da      	ldr	r2, [r3, #28]
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	4013      	ands	r3, r2
 80064ec:	68ba      	ldr	r2, [r7, #8]
 80064ee:	429a      	cmp	r2, r3
 80064f0:	bf0c      	ite	eq
 80064f2:	2301      	moveq	r3, #1
 80064f4:	2300      	movne	r3, #0
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	461a      	mov	r2, r3
 80064fa:	79fb      	ldrb	r3, [r7, #7]
 80064fc:	429a      	cmp	r2, r3
 80064fe:	d0a0      	beq.n	8006442 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006500:	2300      	movs	r3, #0
}
 8006502:	4618      	mov	r0, r3
 8006504:	3710      	adds	r7, #16
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}
	...

0800650c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800650c:	b480      	push	{r7}
 800650e:	b097      	sub	sp, #92	@ 0x5c
 8006510:	af00      	add	r7, sp, #0
 8006512:	60f8      	str	r0, [r7, #12]
 8006514:	60b9      	str	r1, [r7, #8]
 8006516:	4613      	mov	r3, r2
 8006518:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	68ba      	ldr	r2, [r7, #8]
 800651e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	88fa      	ldrh	r2, [r7, #6]
 8006524:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	88fa      	ldrh	r2, [r7, #6]
 800652c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2200      	movs	r2, #0
 8006534:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800653e:	d10e      	bne.n	800655e <UART_Start_Receive_IT+0x52>
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	691b      	ldr	r3, [r3, #16]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d105      	bne.n	8006554 <UART_Start_Receive_IT+0x48>
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800654e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006552:	e02d      	b.n	80065b0 <UART_Start_Receive_IT+0xa4>
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	22ff      	movs	r2, #255	@ 0xff
 8006558:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800655c:	e028      	b.n	80065b0 <UART_Start_Receive_IT+0xa4>
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	689b      	ldr	r3, [r3, #8]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d10d      	bne.n	8006582 <UART_Start_Receive_IT+0x76>
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	691b      	ldr	r3, [r3, #16]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d104      	bne.n	8006578 <UART_Start_Receive_IT+0x6c>
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	22ff      	movs	r2, #255	@ 0xff
 8006572:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006576:	e01b      	b.n	80065b0 <UART_Start_Receive_IT+0xa4>
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	227f      	movs	r2, #127	@ 0x7f
 800657c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006580:	e016      	b.n	80065b0 <UART_Start_Receive_IT+0xa4>
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	689b      	ldr	r3, [r3, #8]
 8006586:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800658a:	d10d      	bne.n	80065a8 <UART_Start_Receive_IT+0x9c>
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	691b      	ldr	r3, [r3, #16]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d104      	bne.n	800659e <UART_Start_Receive_IT+0x92>
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	227f      	movs	r2, #127	@ 0x7f
 8006598:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800659c:	e008      	b.n	80065b0 <UART_Start_Receive_IT+0xa4>
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	223f      	movs	r2, #63	@ 0x3f
 80065a2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80065a6:	e003      	b.n	80065b0 <UART_Start_Receive_IT+0xa4>
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2200      	movs	r2, #0
 80065ac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2200      	movs	r2, #0
 80065b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	2222      	movs	r2, #34	@ 0x22
 80065bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	3308      	adds	r3, #8
 80065c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065ca:	e853 3f00 	ldrex	r3, [r3]
 80065ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80065d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065d2:	f043 0301 	orr.w	r3, r3, #1
 80065d6:	657b      	str	r3, [r7, #84]	@ 0x54
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	3308      	adds	r3, #8
 80065de:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80065e0:	64ba      	str	r2, [r7, #72]	@ 0x48
 80065e2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065e4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80065e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80065e8:	e841 2300 	strex	r3, r2, [r1]
 80065ec:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80065ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d1e5      	bne.n	80065c0 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065fc:	d107      	bne.n	800660e <UART_Start_Receive_IT+0x102>
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	691b      	ldr	r3, [r3, #16]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d103      	bne.n	800660e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	4a21      	ldr	r2, [pc, #132]	@ (8006690 <UART_Start_Receive_IT+0x184>)
 800660a:	669a      	str	r2, [r3, #104]	@ 0x68
 800660c:	e002      	b.n	8006614 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	4a20      	ldr	r2, [pc, #128]	@ (8006694 <UART_Start_Receive_IT+0x188>)
 8006612:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	691b      	ldr	r3, [r3, #16]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d019      	beq.n	8006650 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006624:	e853 3f00 	ldrex	r3, [r3]
 8006628:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800662a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800662c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006630:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	461a      	mov	r2, r3
 8006638:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800663a:	637b      	str	r3, [r7, #52]	@ 0x34
 800663c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800663e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006640:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006642:	e841 2300 	strex	r3, r2, [r1]
 8006646:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800664a:	2b00      	cmp	r3, #0
 800664c:	d1e6      	bne.n	800661c <UART_Start_Receive_IT+0x110>
 800664e:	e018      	b.n	8006682 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	e853 3f00 	ldrex	r3, [r3]
 800665c:	613b      	str	r3, [r7, #16]
   return(result);
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	f043 0320 	orr.w	r3, r3, #32
 8006664:	653b      	str	r3, [r7, #80]	@ 0x50
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	461a      	mov	r2, r3
 800666c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800666e:	623b      	str	r3, [r7, #32]
 8006670:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006672:	69f9      	ldr	r1, [r7, #28]
 8006674:	6a3a      	ldr	r2, [r7, #32]
 8006676:	e841 2300 	strex	r3, r2, [r1]
 800667a:	61bb      	str	r3, [r7, #24]
   return(result);
 800667c:	69bb      	ldr	r3, [r7, #24]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d1e6      	bne.n	8006650 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8006682:	2300      	movs	r3, #0
}
 8006684:	4618      	mov	r0, r3
 8006686:	375c      	adds	r7, #92	@ 0x5c
 8006688:	46bd      	mov	sp, r7
 800668a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668e:	4770      	bx	lr
 8006690:	08006aff 	.word	0x08006aff
 8006694:	08006957 	.word	0x08006957

08006698 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006698:	b480      	push	{r7}
 800669a:	b095      	sub	sp, #84	@ 0x54
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066a8:	e853 3f00 	ldrex	r3, [r3]
 80066ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80066ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80066b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	461a      	mov	r2, r3
 80066bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066be:	643b      	str	r3, [r7, #64]	@ 0x40
 80066c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80066c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80066c6:	e841 2300 	strex	r3, r2, [r1]
 80066ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80066cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d1e6      	bne.n	80066a0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	3308      	adds	r3, #8
 80066d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066da:	6a3b      	ldr	r3, [r7, #32]
 80066dc:	e853 3f00 	ldrex	r3, [r3]
 80066e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80066e2:	69fb      	ldr	r3, [r7, #28]
 80066e4:	f023 0301 	bic.w	r3, r3, #1
 80066e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	3308      	adds	r3, #8
 80066f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80066f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80066f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80066f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066fa:	e841 2300 	strex	r3, r2, [r1]
 80066fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1e5      	bne.n	80066d2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800670a:	2b01      	cmp	r3, #1
 800670c:	d118      	bne.n	8006740 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	e853 3f00 	ldrex	r3, [r3]
 800671a:	60bb      	str	r3, [r7, #8]
   return(result);
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	f023 0310 	bic.w	r3, r3, #16
 8006722:	647b      	str	r3, [r7, #68]	@ 0x44
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	461a      	mov	r2, r3
 800672a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800672c:	61bb      	str	r3, [r7, #24]
 800672e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006730:	6979      	ldr	r1, [r7, #20]
 8006732:	69ba      	ldr	r2, [r7, #24]
 8006734:	e841 2300 	strex	r3, r2, [r1]
 8006738:	613b      	str	r3, [r7, #16]
   return(result);
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d1e6      	bne.n	800670e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2220      	movs	r2, #32
 8006744:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2200      	movs	r2, #0
 8006752:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006754:	bf00      	nop
 8006756:	3754      	adds	r7, #84	@ 0x54
 8006758:	46bd      	mov	sp, r7
 800675a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675e:	4770      	bx	lr

08006760 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b084      	sub	sp, #16
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800676c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2200      	movs	r2, #0
 8006772:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	2200      	movs	r2, #0
 800677a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800677e:	68f8      	ldr	r0, [r7, #12]
 8006780:	f7ff fa88 	bl	8005c94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006784:	bf00      	nop
 8006786:	3710      	adds	r7, #16
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800678c:	b480      	push	{r7}
 800678e:	b08f      	sub	sp, #60	@ 0x3c
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006798:	2b21      	cmp	r3, #33	@ 0x21
 800679a:	d14c      	bne.n	8006836 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80067a2:	b29b      	uxth	r3, r3
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d132      	bne.n	800680e <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ae:	6a3b      	ldr	r3, [r7, #32]
 80067b0:	e853 3f00 	ldrex	r3, [r3]
 80067b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80067b6:	69fb      	ldr	r3, [r7, #28]
 80067b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	461a      	mov	r2, r3
 80067c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80067c8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80067cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067ce:	e841 2300 	strex	r3, r2, [r1]
 80067d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80067d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d1e6      	bne.n	80067a8 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	e853 3f00 	ldrex	r3, [r3]
 80067e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	461a      	mov	r2, r3
 80067f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067f8:	61bb      	str	r3, [r7, #24]
 80067fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067fc:	6979      	ldr	r1, [r7, #20]
 80067fe:	69ba      	ldr	r2, [r7, #24]
 8006800:	e841 2300 	strex	r3, r2, [r1]
 8006804:	613b      	str	r3, [r7, #16]
   return(result);
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d1e6      	bne.n	80067da <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800680c:	e013      	b.n	8006836 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006812:	781a      	ldrb	r2, [r3, #0]
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800681e:	1c5a      	adds	r2, r3, #1
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800682a:	b29b      	uxth	r3, r3
 800682c:	3b01      	subs	r3, #1
 800682e:	b29a      	uxth	r2, r3
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8006836:	bf00      	nop
 8006838:	373c      	adds	r7, #60	@ 0x3c
 800683a:	46bd      	mov	sp, r7
 800683c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006840:	4770      	bx	lr

08006842 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006842:	b480      	push	{r7}
 8006844:	b091      	sub	sp, #68	@ 0x44
 8006846:	af00      	add	r7, sp, #0
 8006848:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800684e:	2b21      	cmp	r3, #33	@ 0x21
 8006850:	d151      	bne.n	80068f6 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006858:	b29b      	uxth	r3, r3
 800685a:	2b00      	cmp	r3, #0
 800685c:	d132      	bne.n	80068c4 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006866:	e853 3f00 	ldrex	r3, [r3]
 800686a:	623b      	str	r3, [r7, #32]
   return(result);
 800686c:	6a3b      	ldr	r3, [r7, #32]
 800686e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006872:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	461a      	mov	r2, r3
 800687a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800687c:	633b      	str	r3, [r7, #48]	@ 0x30
 800687e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006880:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006882:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006884:	e841 2300 	strex	r3, r2, [r1]
 8006888:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800688a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800688c:	2b00      	cmp	r3, #0
 800688e:	d1e6      	bne.n	800685e <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	e853 3f00 	ldrex	r3, [r3]
 800689c:	60fb      	str	r3, [r7, #12]
   return(result);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80068a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	461a      	mov	r2, r3
 80068ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068ae:	61fb      	str	r3, [r7, #28]
 80068b0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068b2:	69b9      	ldr	r1, [r7, #24]
 80068b4:	69fa      	ldr	r2, [r7, #28]
 80068b6:	e841 2300 	strex	r3, r2, [r1]
 80068ba:	617b      	str	r3, [r7, #20]
   return(result);
 80068bc:	697b      	ldr	r3, [r7, #20]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d1e6      	bne.n	8006890 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80068c2:	e018      	b.n	80068f6 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80068ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068cc:	881b      	ldrh	r3, [r3, #0]
 80068ce:	461a      	mov	r2, r3
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80068d8:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068de:	1c9a      	adds	r2, r3, #2
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	3b01      	subs	r3, #1
 80068ee:	b29a      	uxth	r2, r3
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 80068f6:	bf00      	nop
 80068f8:	3744      	adds	r7, #68	@ 0x44
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr

08006902 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006902:	b580      	push	{r7, lr}
 8006904:	b088      	sub	sp, #32
 8006906:	af00      	add	r7, sp, #0
 8006908:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	e853 3f00 	ldrex	r3, [r3]
 8006916:	60bb      	str	r3, [r7, #8]
   return(result);
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800691e:	61fb      	str	r3, [r7, #28]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	461a      	mov	r2, r3
 8006926:	69fb      	ldr	r3, [r7, #28]
 8006928:	61bb      	str	r3, [r7, #24]
 800692a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800692c:	6979      	ldr	r1, [r7, #20]
 800692e:	69ba      	ldr	r2, [r7, #24]
 8006930:	e841 2300 	strex	r3, r2, [r1]
 8006934:	613b      	str	r3, [r7, #16]
   return(result);
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d1e6      	bne.n	800690a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2220      	movs	r2, #32
 8006940:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2200      	movs	r2, #0
 8006946:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006948:	6878      	ldr	r0, [r7, #4]
 800694a:	f7ff f999 	bl	8005c80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800694e:	bf00      	nop
 8006950:	3720      	adds	r7, #32
 8006952:	46bd      	mov	sp, r7
 8006954:	bd80      	pop	{r7, pc}

08006956 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006956:	b580      	push	{r7, lr}
 8006958:	b09c      	sub	sp, #112	@ 0x70
 800695a:	af00      	add	r7, sp, #0
 800695c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006964:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800696e:	2b22      	cmp	r3, #34	@ 0x22
 8006970:	f040 80b9 	bne.w	8006ae6 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800697a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800697e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006982:	b2d9      	uxtb	r1, r3
 8006984:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006988:	b2da      	uxtb	r2, r3
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800698e:	400a      	ands	r2, r1
 8006990:	b2d2      	uxtb	r2, r2
 8006992:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006998:	1c5a      	adds	r2, r3, #1
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	3b01      	subs	r3, #1
 80069a8:	b29a      	uxth	r2, r3
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	f040 809c 	bne.w	8006af6 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069c6:	e853 3f00 	ldrex	r3, [r3]
 80069ca:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80069cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80069ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069d2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	461a      	mov	r2, r3
 80069da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80069dc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80069de:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80069e2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80069e4:	e841 2300 	strex	r3, r2, [r1]
 80069e8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80069ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d1e6      	bne.n	80069be <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	3308      	adds	r3, #8
 80069f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069fa:	e853 3f00 	ldrex	r3, [r3]
 80069fe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a02:	f023 0301 	bic.w	r3, r3, #1
 8006a06:	667b      	str	r3, [r7, #100]	@ 0x64
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	3308      	adds	r3, #8
 8006a0e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006a10:	647a      	str	r2, [r7, #68]	@ 0x44
 8006a12:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a14:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a18:	e841 2300 	strex	r3, r2, [r1]
 8006a1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d1e5      	bne.n	80069f0 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2220      	movs	r2, #32
 8006a28:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2200      	movs	r2, #0
 8006a36:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d018      	beq.n	8006a78 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a4e:	e853 3f00 	ldrex	r3, [r3]
 8006a52:	623b      	str	r3, [r7, #32]
   return(result);
 8006a54:	6a3b      	ldr	r3, [r7, #32]
 8006a56:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006a5a:	663b      	str	r3, [r7, #96]	@ 0x60
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	461a      	mov	r2, r3
 8006a62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a64:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a66:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a68:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a6c:	e841 2300 	strex	r3, r2, [r1]
 8006a70:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d1e6      	bne.n	8006a46 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a7c:	2b01      	cmp	r3, #1
 8006a7e:	d12e      	bne.n	8006ade <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2200      	movs	r2, #0
 8006a84:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a8c:	693b      	ldr	r3, [r7, #16]
 8006a8e:	e853 3f00 	ldrex	r3, [r3]
 8006a92:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f023 0310 	bic.w	r3, r3, #16
 8006a9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	461a      	mov	r2, r3
 8006aa2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006aa4:	61fb      	str	r3, [r7, #28]
 8006aa6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa8:	69b9      	ldr	r1, [r7, #24]
 8006aaa:	69fa      	ldr	r2, [r7, #28]
 8006aac:	e841 2300 	strex	r3, r2, [r1]
 8006ab0:	617b      	str	r3, [r7, #20]
   return(result);
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d1e6      	bne.n	8006a86 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	69db      	ldr	r3, [r3, #28]
 8006abe:	f003 0310 	and.w	r3, r3, #16
 8006ac2:	2b10      	cmp	r3, #16
 8006ac4:	d103      	bne.n	8006ace <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	2210      	movs	r2, #16
 8006acc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f7ff f8e6 	bl	8005ca8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006adc:	e00b      	b.n	8006af6 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	f7fa ffbc 	bl	8001a5c <HAL_UART_RxCpltCallback>
}
 8006ae4:	e007      	b.n	8006af6 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	699a      	ldr	r2, [r3, #24]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f042 0208 	orr.w	r2, r2, #8
 8006af4:	619a      	str	r2, [r3, #24]
}
 8006af6:	bf00      	nop
 8006af8:	3770      	adds	r7, #112	@ 0x70
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}

08006afe <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006afe:	b580      	push	{r7, lr}
 8006b00:	b09c      	sub	sp, #112	@ 0x70
 8006b02:	af00      	add	r7, sp, #0
 8006b04:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006b0c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b16:	2b22      	cmp	r3, #34	@ 0x22
 8006b18:	f040 80b9 	bne.w	8006c8e <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b22:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b2a:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006b2c:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006b30:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006b34:	4013      	ands	r3, r2
 8006b36:	b29a      	uxth	r2, r3
 8006b38:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006b3a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b40:	1c9a      	adds	r2, r3, #2
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006b4c:	b29b      	uxth	r3, r3
 8006b4e:	3b01      	subs	r3, #1
 8006b50:	b29a      	uxth	r2, r3
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	f040 809c 	bne.w	8006c9e <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b6e:	e853 3f00 	ldrex	r3, [r3]
 8006b72:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006b74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b76:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b7a:	667b      	str	r3, [r7, #100]	@ 0x64
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	461a      	mov	r2, r3
 8006b82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b84:	657b      	str	r3, [r7, #84]	@ 0x54
 8006b86:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b88:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006b8a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006b8c:	e841 2300 	strex	r3, r2, [r1]
 8006b90:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006b92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d1e6      	bne.n	8006b66 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	3308      	adds	r3, #8
 8006b9e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ba2:	e853 3f00 	ldrex	r3, [r3]
 8006ba6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006baa:	f023 0301 	bic.w	r3, r3, #1
 8006bae:	663b      	str	r3, [r7, #96]	@ 0x60
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	3308      	adds	r3, #8
 8006bb6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006bb8:	643a      	str	r2, [r7, #64]	@ 0x40
 8006bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bbc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006bbe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006bc0:	e841 2300 	strex	r3, r2, [r1]
 8006bc4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d1e5      	bne.n	8006b98 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2220      	movs	r2, #32
 8006bd0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	685b      	ldr	r3, [r3, #4]
 8006be6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d018      	beq.n	8006c20 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bf4:	6a3b      	ldr	r3, [r7, #32]
 8006bf6:	e853 3f00 	ldrex	r3, [r3]
 8006bfa:	61fb      	str	r3, [r7, #28]
   return(result);
 8006bfc:	69fb      	ldr	r3, [r7, #28]
 8006bfe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006c02:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	461a      	mov	r2, r3
 8006c0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c0e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c14:	e841 2300 	strex	r3, r2, [r1]
 8006c18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d1e6      	bne.n	8006bee <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d12e      	bne.n	8006c86 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	e853 3f00 	ldrex	r3, [r3]
 8006c3a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	f023 0310 	bic.w	r3, r3, #16
 8006c42:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	461a      	mov	r2, r3
 8006c4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c4c:	61bb      	str	r3, [r7, #24]
 8006c4e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c50:	6979      	ldr	r1, [r7, #20]
 8006c52:	69ba      	ldr	r2, [r7, #24]
 8006c54:	e841 2300 	strex	r3, r2, [r1]
 8006c58:	613b      	str	r3, [r7, #16]
   return(result);
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d1e6      	bne.n	8006c2e <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	69db      	ldr	r3, [r3, #28]
 8006c66:	f003 0310 	and.w	r3, r3, #16
 8006c6a:	2b10      	cmp	r3, #16
 8006c6c:	d103      	bne.n	8006c76 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	2210      	movs	r2, #16
 8006c74:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006c7c:	4619      	mov	r1, r3
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	f7ff f812 	bl	8005ca8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006c84:	e00b      	b.n	8006c9e <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f7fa fee8 	bl	8001a5c <HAL_UART_RxCpltCallback>
}
 8006c8c:	e007      	b.n	8006c9e <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	699a      	ldr	r2, [r3, #24]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f042 0208 	orr.w	r2, r2, #8
 8006c9c:	619a      	str	r2, [r3, #24]
}
 8006c9e:	bf00      	nop
 8006ca0:	3770      	adds	r7, #112	@ 0x70
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bd80      	pop	{r7, pc}
	...

08006ca8 <malloc>:
 8006ca8:	4b02      	ldr	r3, [pc, #8]	@ (8006cb4 <malloc+0xc>)
 8006caa:	4601      	mov	r1, r0
 8006cac:	6818      	ldr	r0, [r3, #0]
 8006cae:	f000 b825 	b.w	8006cfc <_malloc_r>
 8006cb2:	bf00      	nop
 8006cb4:	20000020 	.word	0x20000020

08006cb8 <sbrk_aligned>:
 8006cb8:	b570      	push	{r4, r5, r6, lr}
 8006cba:	4e0f      	ldr	r6, [pc, #60]	@ (8006cf8 <sbrk_aligned+0x40>)
 8006cbc:	460c      	mov	r4, r1
 8006cbe:	6831      	ldr	r1, [r6, #0]
 8006cc0:	4605      	mov	r5, r0
 8006cc2:	b911      	cbnz	r1, 8006cca <sbrk_aligned+0x12>
 8006cc4:	f000 fe20 	bl	8007908 <_sbrk_r>
 8006cc8:	6030      	str	r0, [r6, #0]
 8006cca:	4621      	mov	r1, r4
 8006ccc:	4628      	mov	r0, r5
 8006cce:	f000 fe1b 	bl	8007908 <_sbrk_r>
 8006cd2:	1c43      	adds	r3, r0, #1
 8006cd4:	d103      	bne.n	8006cde <sbrk_aligned+0x26>
 8006cd6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006cda:	4620      	mov	r0, r4
 8006cdc:	bd70      	pop	{r4, r5, r6, pc}
 8006cde:	1cc4      	adds	r4, r0, #3
 8006ce0:	f024 0403 	bic.w	r4, r4, #3
 8006ce4:	42a0      	cmp	r0, r4
 8006ce6:	d0f8      	beq.n	8006cda <sbrk_aligned+0x22>
 8006ce8:	1a21      	subs	r1, r4, r0
 8006cea:	4628      	mov	r0, r5
 8006cec:	f000 fe0c 	bl	8007908 <_sbrk_r>
 8006cf0:	3001      	adds	r0, #1
 8006cf2:	d1f2      	bne.n	8006cda <sbrk_aligned+0x22>
 8006cf4:	e7ef      	b.n	8006cd6 <sbrk_aligned+0x1e>
 8006cf6:	bf00      	nop
 8006cf8:	200005fc 	.word	0x200005fc

08006cfc <_malloc_r>:
 8006cfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d00:	1ccd      	adds	r5, r1, #3
 8006d02:	f025 0503 	bic.w	r5, r5, #3
 8006d06:	3508      	adds	r5, #8
 8006d08:	2d0c      	cmp	r5, #12
 8006d0a:	bf38      	it	cc
 8006d0c:	250c      	movcc	r5, #12
 8006d0e:	2d00      	cmp	r5, #0
 8006d10:	4606      	mov	r6, r0
 8006d12:	db01      	blt.n	8006d18 <_malloc_r+0x1c>
 8006d14:	42a9      	cmp	r1, r5
 8006d16:	d904      	bls.n	8006d22 <_malloc_r+0x26>
 8006d18:	230c      	movs	r3, #12
 8006d1a:	6033      	str	r3, [r6, #0]
 8006d1c:	2000      	movs	r0, #0
 8006d1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d22:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006df8 <_malloc_r+0xfc>
 8006d26:	f000 f869 	bl	8006dfc <__malloc_lock>
 8006d2a:	f8d8 3000 	ldr.w	r3, [r8]
 8006d2e:	461c      	mov	r4, r3
 8006d30:	bb44      	cbnz	r4, 8006d84 <_malloc_r+0x88>
 8006d32:	4629      	mov	r1, r5
 8006d34:	4630      	mov	r0, r6
 8006d36:	f7ff ffbf 	bl	8006cb8 <sbrk_aligned>
 8006d3a:	1c43      	adds	r3, r0, #1
 8006d3c:	4604      	mov	r4, r0
 8006d3e:	d158      	bne.n	8006df2 <_malloc_r+0xf6>
 8006d40:	f8d8 4000 	ldr.w	r4, [r8]
 8006d44:	4627      	mov	r7, r4
 8006d46:	2f00      	cmp	r7, #0
 8006d48:	d143      	bne.n	8006dd2 <_malloc_r+0xd6>
 8006d4a:	2c00      	cmp	r4, #0
 8006d4c:	d04b      	beq.n	8006de6 <_malloc_r+0xea>
 8006d4e:	6823      	ldr	r3, [r4, #0]
 8006d50:	4639      	mov	r1, r7
 8006d52:	4630      	mov	r0, r6
 8006d54:	eb04 0903 	add.w	r9, r4, r3
 8006d58:	f000 fdd6 	bl	8007908 <_sbrk_r>
 8006d5c:	4581      	cmp	r9, r0
 8006d5e:	d142      	bne.n	8006de6 <_malloc_r+0xea>
 8006d60:	6821      	ldr	r1, [r4, #0]
 8006d62:	1a6d      	subs	r5, r5, r1
 8006d64:	4629      	mov	r1, r5
 8006d66:	4630      	mov	r0, r6
 8006d68:	f7ff ffa6 	bl	8006cb8 <sbrk_aligned>
 8006d6c:	3001      	adds	r0, #1
 8006d6e:	d03a      	beq.n	8006de6 <_malloc_r+0xea>
 8006d70:	6823      	ldr	r3, [r4, #0]
 8006d72:	442b      	add	r3, r5
 8006d74:	6023      	str	r3, [r4, #0]
 8006d76:	f8d8 3000 	ldr.w	r3, [r8]
 8006d7a:	685a      	ldr	r2, [r3, #4]
 8006d7c:	bb62      	cbnz	r2, 8006dd8 <_malloc_r+0xdc>
 8006d7e:	f8c8 7000 	str.w	r7, [r8]
 8006d82:	e00f      	b.n	8006da4 <_malloc_r+0xa8>
 8006d84:	6822      	ldr	r2, [r4, #0]
 8006d86:	1b52      	subs	r2, r2, r5
 8006d88:	d420      	bmi.n	8006dcc <_malloc_r+0xd0>
 8006d8a:	2a0b      	cmp	r2, #11
 8006d8c:	d917      	bls.n	8006dbe <_malloc_r+0xc2>
 8006d8e:	1961      	adds	r1, r4, r5
 8006d90:	42a3      	cmp	r3, r4
 8006d92:	6025      	str	r5, [r4, #0]
 8006d94:	bf18      	it	ne
 8006d96:	6059      	strne	r1, [r3, #4]
 8006d98:	6863      	ldr	r3, [r4, #4]
 8006d9a:	bf08      	it	eq
 8006d9c:	f8c8 1000 	streq.w	r1, [r8]
 8006da0:	5162      	str	r2, [r4, r5]
 8006da2:	604b      	str	r3, [r1, #4]
 8006da4:	4630      	mov	r0, r6
 8006da6:	f000 f82f 	bl	8006e08 <__malloc_unlock>
 8006daa:	f104 000b 	add.w	r0, r4, #11
 8006dae:	1d23      	adds	r3, r4, #4
 8006db0:	f020 0007 	bic.w	r0, r0, #7
 8006db4:	1ac2      	subs	r2, r0, r3
 8006db6:	bf1c      	itt	ne
 8006db8:	1a1b      	subne	r3, r3, r0
 8006dba:	50a3      	strne	r3, [r4, r2]
 8006dbc:	e7af      	b.n	8006d1e <_malloc_r+0x22>
 8006dbe:	6862      	ldr	r2, [r4, #4]
 8006dc0:	42a3      	cmp	r3, r4
 8006dc2:	bf0c      	ite	eq
 8006dc4:	f8c8 2000 	streq.w	r2, [r8]
 8006dc8:	605a      	strne	r2, [r3, #4]
 8006dca:	e7eb      	b.n	8006da4 <_malloc_r+0xa8>
 8006dcc:	4623      	mov	r3, r4
 8006dce:	6864      	ldr	r4, [r4, #4]
 8006dd0:	e7ae      	b.n	8006d30 <_malloc_r+0x34>
 8006dd2:	463c      	mov	r4, r7
 8006dd4:	687f      	ldr	r7, [r7, #4]
 8006dd6:	e7b6      	b.n	8006d46 <_malloc_r+0x4a>
 8006dd8:	461a      	mov	r2, r3
 8006dda:	685b      	ldr	r3, [r3, #4]
 8006ddc:	42a3      	cmp	r3, r4
 8006dde:	d1fb      	bne.n	8006dd8 <_malloc_r+0xdc>
 8006de0:	2300      	movs	r3, #0
 8006de2:	6053      	str	r3, [r2, #4]
 8006de4:	e7de      	b.n	8006da4 <_malloc_r+0xa8>
 8006de6:	230c      	movs	r3, #12
 8006de8:	6033      	str	r3, [r6, #0]
 8006dea:	4630      	mov	r0, r6
 8006dec:	f000 f80c 	bl	8006e08 <__malloc_unlock>
 8006df0:	e794      	b.n	8006d1c <_malloc_r+0x20>
 8006df2:	6005      	str	r5, [r0, #0]
 8006df4:	e7d6      	b.n	8006da4 <_malloc_r+0xa8>
 8006df6:	bf00      	nop
 8006df8:	20000600 	.word	0x20000600

08006dfc <__malloc_lock>:
 8006dfc:	4801      	ldr	r0, [pc, #4]	@ (8006e04 <__malloc_lock+0x8>)
 8006dfe:	f000 bdd0 	b.w	80079a2 <__retarget_lock_acquire_recursive>
 8006e02:	bf00      	nop
 8006e04:	20000744 	.word	0x20000744

08006e08 <__malloc_unlock>:
 8006e08:	4801      	ldr	r0, [pc, #4]	@ (8006e10 <__malloc_unlock+0x8>)
 8006e0a:	f000 bdcb 	b.w	80079a4 <__retarget_lock_release_recursive>
 8006e0e:	bf00      	nop
 8006e10:	20000744 	.word	0x20000744

08006e14 <__cvt>:
 8006e14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e16:	ed2d 8b02 	vpush	{d8}
 8006e1a:	eeb0 8b40 	vmov.f64	d8, d0
 8006e1e:	b085      	sub	sp, #20
 8006e20:	4617      	mov	r7, r2
 8006e22:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8006e24:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006e26:	ee18 2a90 	vmov	r2, s17
 8006e2a:	f025 0520 	bic.w	r5, r5, #32
 8006e2e:	2a00      	cmp	r2, #0
 8006e30:	bfb6      	itet	lt
 8006e32:	222d      	movlt	r2, #45	@ 0x2d
 8006e34:	2200      	movge	r2, #0
 8006e36:	eeb1 8b40 	vneglt.f64	d8, d0
 8006e3a:	2d46      	cmp	r5, #70	@ 0x46
 8006e3c:	460c      	mov	r4, r1
 8006e3e:	701a      	strb	r2, [r3, #0]
 8006e40:	d004      	beq.n	8006e4c <__cvt+0x38>
 8006e42:	2d45      	cmp	r5, #69	@ 0x45
 8006e44:	d100      	bne.n	8006e48 <__cvt+0x34>
 8006e46:	3401      	adds	r4, #1
 8006e48:	2102      	movs	r1, #2
 8006e4a:	e000      	b.n	8006e4e <__cvt+0x3a>
 8006e4c:	2103      	movs	r1, #3
 8006e4e:	ab03      	add	r3, sp, #12
 8006e50:	9301      	str	r3, [sp, #4]
 8006e52:	ab02      	add	r3, sp, #8
 8006e54:	9300      	str	r3, [sp, #0]
 8006e56:	4622      	mov	r2, r4
 8006e58:	4633      	mov	r3, r6
 8006e5a:	eeb0 0b48 	vmov.f64	d0, d8
 8006e5e:	f000 fe2b 	bl	8007ab8 <_dtoa_r>
 8006e62:	2d47      	cmp	r5, #71	@ 0x47
 8006e64:	d114      	bne.n	8006e90 <__cvt+0x7c>
 8006e66:	07fb      	lsls	r3, r7, #31
 8006e68:	d50a      	bpl.n	8006e80 <__cvt+0x6c>
 8006e6a:	1902      	adds	r2, r0, r4
 8006e6c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006e70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e74:	bf08      	it	eq
 8006e76:	9203      	streq	r2, [sp, #12]
 8006e78:	2130      	movs	r1, #48	@ 0x30
 8006e7a:	9b03      	ldr	r3, [sp, #12]
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d319      	bcc.n	8006eb4 <__cvt+0xa0>
 8006e80:	9b03      	ldr	r3, [sp, #12]
 8006e82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006e84:	1a1b      	subs	r3, r3, r0
 8006e86:	6013      	str	r3, [r2, #0]
 8006e88:	b005      	add	sp, #20
 8006e8a:	ecbd 8b02 	vpop	{d8}
 8006e8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e90:	2d46      	cmp	r5, #70	@ 0x46
 8006e92:	eb00 0204 	add.w	r2, r0, r4
 8006e96:	d1e9      	bne.n	8006e6c <__cvt+0x58>
 8006e98:	7803      	ldrb	r3, [r0, #0]
 8006e9a:	2b30      	cmp	r3, #48	@ 0x30
 8006e9c:	d107      	bne.n	8006eae <__cvt+0x9a>
 8006e9e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006ea2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ea6:	bf1c      	itt	ne
 8006ea8:	f1c4 0401 	rsbne	r4, r4, #1
 8006eac:	6034      	strne	r4, [r6, #0]
 8006eae:	6833      	ldr	r3, [r6, #0]
 8006eb0:	441a      	add	r2, r3
 8006eb2:	e7db      	b.n	8006e6c <__cvt+0x58>
 8006eb4:	1c5c      	adds	r4, r3, #1
 8006eb6:	9403      	str	r4, [sp, #12]
 8006eb8:	7019      	strb	r1, [r3, #0]
 8006eba:	e7de      	b.n	8006e7a <__cvt+0x66>

08006ebc <__exponent>:
 8006ebc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ebe:	2900      	cmp	r1, #0
 8006ec0:	bfba      	itte	lt
 8006ec2:	4249      	neglt	r1, r1
 8006ec4:	232d      	movlt	r3, #45	@ 0x2d
 8006ec6:	232b      	movge	r3, #43	@ 0x2b
 8006ec8:	2909      	cmp	r1, #9
 8006eca:	7002      	strb	r2, [r0, #0]
 8006ecc:	7043      	strb	r3, [r0, #1]
 8006ece:	dd29      	ble.n	8006f24 <__exponent+0x68>
 8006ed0:	f10d 0307 	add.w	r3, sp, #7
 8006ed4:	461d      	mov	r5, r3
 8006ed6:	270a      	movs	r7, #10
 8006ed8:	461a      	mov	r2, r3
 8006eda:	fbb1 f6f7 	udiv	r6, r1, r7
 8006ede:	fb07 1416 	mls	r4, r7, r6, r1
 8006ee2:	3430      	adds	r4, #48	@ 0x30
 8006ee4:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006ee8:	460c      	mov	r4, r1
 8006eea:	2c63      	cmp	r4, #99	@ 0x63
 8006eec:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006ef0:	4631      	mov	r1, r6
 8006ef2:	dcf1      	bgt.n	8006ed8 <__exponent+0x1c>
 8006ef4:	3130      	adds	r1, #48	@ 0x30
 8006ef6:	1e94      	subs	r4, r2, #2
 8006ef8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006efc:	1c41      	adds	r1, r0, #1
 8006efe:	4623      	mov	r3, r4
 8006f00:	42ab      	cmp	r3, r5
 8006f02:	d30a      	bcc.n	8006f1a <__exponent+0x5e>
 8006f04:	f10d 0309 	add.w	r3, sp, #9
 8006f08:	1a9b      	subs	r3, r3, r2
 8006f0a:	42ac      	cmp	r4, r5
 8006f0c:	bf88      	it	hi
 8006f0e:	2300      	movhi	r3, #0
 8006f10:	3302      	adds	r3, #2
 8006f12:	4403      	add	r3, r0
 8006f14:	1a18      	subs	r0, r3, r0
 8006f16:	b003      	add	sp, #12
 8006f18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f1a:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006f1e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006f22:	e7ed      	b.n	8006f00 <__exponent+0x44>
 8006f24:	2330      	movs	r3, #48	@ 0x30
 8006f26:	3130      	adds	r1, #48	@ 0x30
 8006f28:	7083      	strb	r3, [r0, #2]
 8006f2a:	70c1      	strb	r1, [r0, #3]
 8006f2c:	1d03      	adds	r3, r0, #4
 8006f2e:	e7f1      	b.n	8006f14 <__exponent+0x58>

08006f30 <_printf_float>:
 8006f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f34:	b08d      	sub	sp, #52	@ 0x34
 8006f36:	460c      	mov	r4, r1
 8006f38:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006f3c:	4616      	mov	r6, r2
 8006f3e:	461f      	mov	r7, r3
 8006f40:	4605      	mov	r5, r0
 8006f42:	f000 fca9 	bl	8007898 <_localeconv_r>
 8006f46:	f8d0 b000 	ldr.w	fp, [r0]
 8006f4a:	4658      	mov	r0, fp
 8006f4c:	f7f9 f9c8 	bl	80002e0 <strlen>
 8006f50:	2300      	movs	r3, #0
 8006f52:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f54:	f8d8 3000 	ldr.w	r3, [r8]
 8006f58:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006f5c:	6822      	ldr	r2, [r4, #0]
 8006f5e:	9005      	str	r0, [sp, #20]
 8006f60:	3307      	adds	r3, #7
 8006f62:	f023 0307 	bic.w	r3, r3, #7
 8006f66:	f103 0108 	add.w	r1, r3, #8
 8006f6a:	f8c8 1000 	str.w	r1, [r8]
 8006f6e:	ed93 0b00 	vldr	d0, [r3]
 8006f72:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 80071d0 <_printf_float+0x2a0>
 8006f76:	eeb0 7bc0 	vabs.f64	d7, d0
 8006f7a:	eeb4 7b46 	vcmp.f64	d7, d6
 8006f7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f82:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8006f86:	dd24      	ble.n	8006fd2 <_printf_float+0xa2>
 8006f88:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8006f8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f90:	d502      	bpl.n	8006f98 <_printf_float+0x68>
 8006f92:	232d      	movs	r3, #45	@ 0x2d
 8006f94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f98:	498f      	ldr	r1, [pc, #572]	@ (80071d8 <_printf_float+0x2a8>)
 8006f9a:	4b90      	ldr	r3, [pc, #576]	@ (80071dc <_printf_float+0x2ac>)
 8006f9c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8006fa0:	bf8c      	ite	hi
 8006fa2:	4688      	movhi	r8, r1
 8006fa4:	4698      	movls	r8, r3
 8006fa6:	f022 0204 	bic.w	r2, r2, #4
 8006faa:	2303      	movs	r3, #3
 8006fac:	6123      	str	r3, [r4, #16]
 8006fae:	6022      	str	r2, [r4, #0]
 8006fb0:	f04f 0a00 	mov.w	sl, #0
 8006fb4:	9700      	str	r7, [sp, #0]
 8006fb6:	4633      	mov	r3, r6
 8006fb8:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006fba:	4621      	mov	r1, r4
 8006fbc:	4628      	mov	r0, r5
 8006fbe:	f000 f9d1 	bl	8007364 <_printf_common>
 8006fc2:	3001      	adds	r0, #1
 8006fc4:	f040 8089 	bne.w	80070da <_printf_float+0x1aa>
 8006fc8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006fcc:	b00d      	add	sp, #52	@ 0x34
 8006fce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fd2:	eeb4 0b40 	vcmp.f64	d0, d0
 8006fd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fda:	d709      	bvc.n	8006ff0 <_printf_float+0xc0>
 8006fdc:	ee10 3a90 	vmov	r3, s1
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	bfbc      	itt	lt
 8006fe4:	232d      	movlt	r3, #45	@ 0x2d
 8006fe6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006fea:	497d      	ldr	r1, [pc, #500]	@ (80071e0 <_printf_float+0x2b0>)
 8006fec:	4b7d      	ldr	r3, [pc, #500]	@ (80071e4 <_printf_float+0x2b4>)
 8006fee:	e7d5      	b.n	8006f9c <_printf_float+0x6c>
 8006ff0:	6863      	ldr	r3, [r4, #4]
 8006ff2:	1c59      	adds	r1, r3, #1
 8006ff4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8006ff8:	d139      	bne.n	800706e <_printf_float+0x13e>
 8006ffa:	2306      	movs	r3, #6
 8006ffc:	6063      	str	r3, [r4, #4]
 8006ffe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007002:	2300      	movs	r3, #0
 8007004:	6022      	str	r2, [r4, #0]
 8007006:	9303      	str	r3, [sp, #12]
 8007008:	ab0a      	add	r3, sp, #40	@ 0x28
 800700a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800700e:	ab09      	add	r3, sp, #36	@ 0x24
 8007010:	9300      	str	r3, [sp, #0]
 8007012:	6861      	ldr	r1, [r4, #4]
 8007014:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007018:	4628      	mov	r0, r5
 800701a:	f7ff fefb 	bl	8006e14 <__cvt>
 800701e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007022:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007024:	4680      	mov	r8, r0
 8007026:	d129      	bne.n	800707c <_printf_float+0x14c>
 8007028:	1cc8      	adds	r0, r1, #3
 800702a:	db02      	blt.n	8007032 <_printf_float+0x102>
 800702c:	6863      	ldr	r3, [r4, #4]
 800702e:	4299      	cmp	r1, r3
 8007030:	dd41      	ble.n	80070b6 <_printf_float+0x186>
 8007032:	f1a9 0902 	sub.w	r9, r9, #2
 8007036:	fa5f f989 	uxtb.w	r9, r9
 800703a:	3901      	subs	r1, #1
 800703c:	464a      	mov	r2, r9
 800703e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007042:	9109      	str	r1, [sp, #36]	@ 0x24
 8007044:	f7ff ff3a 	bl	8006ebc <__exponent>
 8007048:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800704a:	1813      	adds	r3, r2, r0
 800704c:	2a01      	cmp	r2, #1
 800704e:	4682      	mov	sl, r0
 8007050:	6123      	str	r3, [r4, #16]
 8007052:	dc02      	bgt.n	800705a <_printf_float+0x12a>
 8007054:	6822      	ldr	r2, [r4, #0]
 8007056:	07d2      	lsls	r2, r2, #31
 8007058:	d501      	bpl.n	800705e <_printf_float+0x12e>
 800705a:	3301      	adds	r3, #1
 800705c:	6123      	str	r3, [r4, #16]
 800705e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007062:	2b00      	cmp	r3, #0
 8007064:	d0a6      	beq.n	8006fb4 <_printf_float+0x84>
 8007066:	232d      	movs	r3, #45	@ 0x2d
 8007068:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800706c:	e7a2      	b.n	8006fb4 <_printf_float+0x84>
 800706e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007072:	d1c4      	bne.n	8006ffe <_printf_float+0xce>
 8007074:	2b00      	cmp	r3, #0
 8007076:	d1c2      	bne.n	8006ffe <_printf_float+0xce>
 8007078:	2301      	movs	r3, #1
 800707a:	e7bf      	b.n	8006ffc <_printf_float+0xcc>
 800707c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007080:	d9db      	bls.n	800703a <_printf_float+0x10a>
 8007082:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8007086:	d118      	bne.n	80070ba <_printf_float+0x18a>
 8007088:	2900      	cmp	r1, #0
 800708a:	6863      	ldr	r3, [r4, #4]
 800708c:	dd0b      	ble.n	80070a6 <_printf_float+0x176>
 800708e:	6121      	str	r1, [r4, #16]
 8007090:	b913      	cbnz	r3, 8007098 <_printf_float+0x168>
 8007092:	6822      	ldr	r2, [r4, #0]
 8007094:	07d0      	lsls	r0, r2, #31
 8007096:	d502      	bpl.n	800709e <_printf_float+0x16e>
 8007098:	3301      	adds	r3, #1
 800709a:	440b      	add	r3, r1
 800709c:	6123      	str	r3, [r4, #16]
 800709e:	65a1      	str	r1, [r4, #88]	@ 0x58
 80070a0:	f04f 0a00 	mov.w	sl, #0
 80070a4:	e7db      	b.n	800705e <_printf_float+0x12e>
 80070a6:	b913      	cbnz	r3, 80070ae <_printf_float+0x17e>
 80070a8:	6822      	ldr	r2, [r4, #0]
 80070aa:	07d2      	lsls	r2, r2, #31
 80070ac:	d501      	bpl.n	80070b2 <_printf_float+0x182>
 80070ae:	3302      	adds	r3, #2
 80070b0:	e7f4      	b.n	800709c <_printf_float+0x16c>
 80070b2:	2301      	movs	r3, #1
 80070b4:	e7f2      	b.n	800709c <_printf_float+0x16c>
 80070b6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 80070ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070bc:	4299      	cmp	r1, r3
 80070be:	db05      	blt.n	80070cc <_printf_float+0x19c>
 80070c0:	6823      	ldr	r3, [r4, #0]
 80070c2:	6121      	str	r1, [r4, #16]
 80070c4:	07d8      	lsls	r0, r3, #31
 80070c6:	d5ea      	bpl.n	800709e <_printf_float+0x16e>
 80070c8:	1c4b      	adds	r3, r1, #1
 80070ca:	e7e7      	b.n	800709c <_printf_float+0x16c>
 80070cc:	2900      	cmp	r1, #0
 80070ce:	bfd4      	ite	le
 80070d0:	f1c1 0202 	rsble	r2, r1, #2
 80070d4:	2201      	movgt	r2, #1
 80070d6:	4413      	add	r3, r2
 80070d8:	e7e0      	b.n	800709c <_printf_float+0x16c>
 80070da:	6823      	ldr	r3, [r4, #0]
 80070dc:	055a      	lsls	r2, r3, #21
 80070de:	d407      	bmi.n	80070f0 <_printf_float+0x1c0>
 80070e0:	6923      	ldr	r3, [r4, #16]
 80070e2:	4642      	mov	r2, r8
 80070e4:	4631      	mov	r1, r6
 80070e6:	4628      	mov	r0, r5
 80070e8:	47b8      	blx	r7
 80070ea:	3001      	adds	r0, #1
 80070ec:	d12a      	bne.n	8007144 <_printf_float+0x214>
 80070ee:	e76b      	b.n	8006fc8 <_printf_float+0x98>
 80070f0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80070f4:	f240 80e0 	bls.w	80072b8 <_printf_float+0x388>
 80070f8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80070fc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007104:	d133      	bne.n	800716e <_printf_float+0x23e>
 8007106:	4a38      	ldr	r2, [pc, #224]	@ (80071e8 <_printf_float+0x2b8>)
 8007108:	2301      	movs	r3, #1
 800710a:	4631      	mov	r1, r6
 800710c:	4628      	mov	r0, r5
 800710e:	47b8      	blx	r7
 8007110:	3001      	adds	r0, #1
 8007112:	f43f af59 	beq.w	8006fc8 <_printf_float+0x98>
 8007116:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800711a:	4543      	cmp	r3, r8
 800711c:	db02      	blt.n	8007124 <_printf_float+0x1f4>
 800711e:	6823      	ldr	r3, [r4, #0]
 8007120:	07d8      	lsls	r0, r3, #31
 8007122:	d50f      	bpl.n	8007144 <_printf_float+0x214>
 8007124:	9b05      	ldr	r3, [sp, #20]
 8007126:	465a      	mov	r2, fp
 8007128:	4631      	mov	r1, r6
 800712a:	4628      	mov	r0, r5
 800712c:	47b8      	blx	r7
 800712e:	3001      	adds	r0, #1
 8007130:	f43f af4a 	beq.w	8006fc8 <_printf_float+0x98>
 8007134:	f04f 0900 	mov.w	r9, #0
 8007138:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800713c:	f104 0a1a 	add.w	sl, r4, #26
 8007140:	45c8      	cmp	r8, r9
 8007142:	dc09      	bgt.n	8007158 <_printf_float+0x228>
 8007144:	6823      	ldr	r3, [r4, #0]
 8007146:	079b      	lsls	r3, r3, #30
 8007148:	f100 8107 	bmi.w	800735a <_printf_float+0x42a>
 800714c:	68e0      	ldr	r0, [r4, #12]
 800714e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007150:	4298      	cmp	r0, r3
 8007152:	bfb8      	it	lt
 8007154:	4618      	movlt	r0, r3
 8007156:	e739      	b.n	8006fcc <_printf_float+0x9c>
 8007158:	2301      	movs	r3, #1
 800715a:	4652      	mov	r2, sl
 800715c:	4631      	mov	r1, r6
 800715e:	4628      	mov	r0, r5
 8007160:	47b8      	blx	r7
 8007162:	3001      	adds	r0, #1
 8007164:	f43f af30 	beq.w	8006fc8 <_printf_float+0x98>
 8007168:	f109 0901 	add.w	r9, r9, #1
 800716c:	e7e8      	b.n	8007140 <_printf_float+0x210>
 800716e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007170:	2b00      	cmp	r3, #0
 8007172:	dc3b      	bgt.n	80071ec <_printf_float+0x2bc>
 8007174:	4a1c      	ldr	r2, [pc, #112]	@ (80071e8 <_printf_float+0x2b8>)
 8007176:	2301      	movs	r3, #1
 8007178:	4631      	mov	r1, r6
 800717a:	4628      	mov	r0, r5
 800717c:	47b8      	blx	r7
 800717e:	3001      	adds	r0, #1
 8007180:	f43f af22 	beq.w	8006fc8 <_printf_float+0x98>
 8007184:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007188:	ea59 0303 	orrs.w	r3, r9, r3
 800718c:	d102      	bne.n	8007194 <_printf_float+0x264>
 800718e:	6823      	ldr	r3, [r4, #0]
 8007190:	07d9      	lsls	r1, r3, #31
 8007192:	d5d7      	bpl.n	8007144 <_printf_float+0x214>
 8007194:	9b05      	ldr	r3, [sp, #20]
 8007196:	465a      	mov	r2, fp
 8007198:	4631      	mov	r1, r6
 800719a:	4628      	mov	r0, r5
 800719c:	47b8      	blx	r7
 800719e:	3001      	adds	r0, #1
 80071a0:	f43f af12 	beq.w	8006fc8 <_printf_float+0x98>
 80071a4:	f04f 0a00 	mov.w	sl, #0
 80071a8:	f104 0b1a 	add.w	fp, r4, #26
 80071ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071ae:	425b      	negs	r3, r3
 80071b0:	4553      	cmp	r3, sl
 80071b2:	dc01      	bgt.n	80071b8 <_printf_float+0x288>
 80071b4:	464b      	mov	r3, r9
 80071b6:	e794      	b.n	80070e2 <_printf_float+0x1b2>
 80071b8:	2301      	movs	r3, #1
 80071ba:	465a      	mov	r2, fp
 80071bc:	4631      	mov	r1, r6
 80071be:	4628      	mov	r0, r5
 80071c0:	47b8      	blx	r7
 80071c2:	3001      	adds	r0, #1
 80071c4:	f43f af00 	beq.w	8006fc8 <_printf_float+0x98>
 80071c8:	f10a 0a01 	add.w	sl, sl, #1
 80071cc:	e7ee      	b.n	80071ac <_printf_float+0x27c>
 80071ce:	bf00      	nop
 80071d0:	ffffffff 	.word	0xffffffff
 80071d4:	7fefffff 	.word	0x7fefffff
 80071d8:	08009538 	.word	0x08009538
 80071dc:	08009534 	.word	0x08009534
 80071e0:	08009540 	.word	0x08009540
 80071e4:	0800953c 	.word	0x0800953c
 80071e8:	08009544 	.word	0x08009544
 80071ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80071ee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80071f2:	4553      	cmp	r3, sl
 80071f4:	bfa8      	it	ge
 80071f6:	4653      	movge	r3, sl
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	4699      	mov	r9, r3
 80071fc:	dc37      	bgt.n	800726e <_printf_float+0x33e>
 80071fe:	2300      	movs	r3, #0
 8007200:	9307      	str	r3, [sp, #28]
 8007202:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007206:	f104 021a 	add.w	r2, r4, #26
 800720a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800720c:	9907      	ldr	r1, [sp, #28]
 800720e:	9306      	str	r3, [sp, #24]
 8007210:	eba3 0309 	sub.w	r3, r3, r9
 8007214:	428b      	cmp	r3, r1
 8007216:	dc31      	bgt.n	800727c <_printf_float+0x34c>
 8007218:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800721a:	459a      	cmp	sl, r3
 800721c:	dc3b      	bgt.n	8007296 <_printf_float+0x366>
 800721e:	6823      	ldr	r3, [r4, #0]
 8007220:	07da      	lsls	r2, r3, #31
 8007222:	d438      	bmi.n	8007296 <_printf_float+0x366>
 8007224:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007226:	ebaa 0903 	sub.w	r9, sl, r3
 800722a:	9b06      	ldr	r3, [sp, #24]
 800722c:	ebaa 0303 	sub.w	r3, sl, r3
 8007230:	4599      	cmp	r9, r3
 8007232:	bfa8      	it	ge
 8007234:	4699      	movge	r9, r3
 8007236:	f1b9 0f00 	cmp.w	r9, #0
 800723a:	dc34      	bgt.n	80072a6 <_printf_float+0x376>
 800723c:	f04f 0800 	mov.w	r8, #0
 8007240:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007244:	f104 0b1a 	add.w	fp, r4, #26
 8007248:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800724a:	ebaa 0303 	sub.w	r3, sl, r3
 800724e:	eba3 0309 	sub.w	r3, r3, r9
 8007252:	4543      	cmp	r3, r8
 8007254:	f77f af76 	ble.w	8007144 <_printf_float+0x214>
 8007258:	2301      	movs	r3, #1
 800725a:	465a      	mov	r2, fp
 800725c:	4631      	mov	r1, r6
 800725e:	4628      	mov	r0, r5
 8007260:	47b8      	blx	r7
 8007262:	3001      	adds	r0, #1
 8007264:	f43f aeb0 	beq.w	8006fc8 <_printf_float+0x98>
 8007268:	f108 0801 	add.w	r8, r8, #1
 800726c:	e7ec      	b.n	8007248 <_printf_float+0x318>
 800726e:	4642      	mov	r2, r8
 8007270:	4631      	mov	r1, r6
 8007272:	4628      	mov	r0, r5
 8007274:	47b8      	blx	r7
 8007276:	3001      	adds	r0, #1
 8007278:	d1c1      	bne.n	80071fe <_printf_float+0x2ce>
 800727a:	e6a5      	b.n	8006fc8 <_printf_float+0x98>
 800727c:	2301      	movs	r3, #1
 800727e:	4631      	mov	r1, r6
 8007280:	4628      	mov	r0, r5
 8007282:	9206      	str	r2, [sp, #24]
 8007284:	47b8      	blx	r7
 8007286:	3001      	adds	r0, #1
 8007288:	f43f ae9e 	beq.w	8006fc8 <_printf_float+0x98>
 800728c:	9b07      	ldr	r3, [sp, #28]
 800728e:	9a06      	ldr	r2, [sp, #24]
 8007290:	3301      	adds	r3, #1
 8007292:	9307      	str	r3, [sp, #28]
 8007294:	e7b9      	b.n	800720a <_printf_float+0x2da>
 8007296:	9b05      	ldr	r3, [sp, #20]
 8007298:	465a      	mov	r2, fp
 800729a:	4631      	mov	r1, r6
 800729c:	4628      	mov	r0, r5
 800729e:	47b8      	blx	r7
 80072a0:	3001      	adds	r0, #1
 80072a2:	d1bf      	bne.n	8007224 <_printf_float+0x2f4>
 80072a4:	e690      	b.n	8006fc8 <_printf_float+0x98>
 80072a6:	9a06      	ldr	r2, [sp, #24]
 80072a8:	464b      	mov	r3, r9
 80072aa:	4442      	add	r2, r8
 80072ac:	4631      	mov	r1, r6
 80072ae:	4628      	mov	r0, r5
 80072b0:	47b8      	blx	r7
 80072b2:	3001      	adds	r0, #1
 80072b4:	d1c2      	bne.n	800723c <_printf_float+0x30c>
 80072b6:	e687      	b.n	8006fc8 <_printf_float+0x98>
 80072b8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 80072bc:	f1b9 0f01 	cmp.w	r9, #1
 80072c0:	dc01      	bgt.n	80072c6 <_printf_float+0x396>
 80072c2:	07db      	lsls	r3, r3, #31
 80072c4:	d536      	bpl.n	8007334 <_printf_float+0x404>
 80072c6:	2301      	movs	r3, #1
 80072c8:	4642      	mov	r2, r8
 80072ca:	4631      	mov	r1, r6
 80072cc:	4628      	mov	r0, r5
 80072ce:	47b8      	blx	r7
 80072d0:	3001      	adds	r0, #1
 80072d2:	f43f ae79 	beq.w	8006fc8 <_printf_float+0x98>
 80072d6:	9b05      	ldr	r3, [sp, #20]
 80072d8:	465a      	mov	r2, fp
 80072da:	4631      	mov	r1, r6
 80072dc:	4628      	mov	r0, r5
 80072de:	47b8      	blx	r7
 80072e0:	3001      	adds	r0, #1
 80072e2:	f43f ae71 	beq.w	8006fc8 <_printf_float+0x98>
 80072e6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80072ea:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80072ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072f2:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 80072f6:	d018      	beq.n	800732a <_printf_float+0x3fa>
 80072f8:	464b      	mov	r3, r9
 80072fa:	f108 0201 	add.w	r2, r8, #1
 80072fe:	4631      	mov	r1, r6
 8007300:	4628      	mov	r0, r5
 8007302:	47b8      	blx	r7
 8007304:	3001      	adds	r0, #1
 8007306:	d10c      	bne.n	8007322 <_printf_float+0x3f2>
 8007308:	e65e      	b.n	8006fc8 <_printf_float+0x98>
 800730a:	2301      	movs	r3, #1
 800730c:	465a      	mov	r2, fp
 800730e:	4631      	mov	r1, r6
 8007310:	4628      	mov	r0, r5
 8007312:	47b8      	blx	r7
 8007314:	3001      	adds	r0, #1
 8007316:	f43f ae57 	beq.w	8006fc8 <_printf_float+0x98>
 800731a:	f108 0801 	add.w	r8, r8, #1
 800731e:	45c8      	cmp	r8, r9
 8007320:	dbf3      	blt.n	800730a <_printf_float+0x3da>
 8007322:	4653      	mov	r3, sl
 8007324:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007328:	e6dc      	b.n	80070e4 <_printf_float+0x1b4>
 800732a:	f04f 0800 	mov.w	r8, #0
 800732e:	f104 0b1a 	add.w	fp, r4, #26
 8007332:	e7f4      	b.n	800731e <_printf_float+0x3ee>
 8007334:	2301      	movs	r3, #1
 8007336:	4642      	mov	r2, r8
 8007338:	e7e1      	b.n	80072fe <_printf_float+0x3ce>
 800733a:	2301      	movs	r3, #1
 800733c:	464a      	mov	r2, r9
 800733e:	4631      	mov	r1, r6
 8007340:	4628      	mov	r0, r5
 8007342:	47b8      	blx	r7
 8007344:	3001      	adds	r0, #1
 8007346:	f43f ae3f 	beq.w	8006fc8 <_printf_float+0x98>
 800734a:	f108 0801 	add.w	r8, r8, #1
 800734e:	68e3      	ldr	r3, [r4, #12]
 8007350:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007352:	1a5b      	subs	r3, r3, r1
 8007354:	4543      	cmp	r3, r8
 8007356:	dcf0      	bgt.n	800733a <_printf_float+0x40a>
 8007358:	e6f8      	b.n	800714c <_printf_float+0x21c>
 800735a:	f04f 0800 	mov.w	r8, #0
 800735e:	f104 0919 	add.w	r9, r4, #25
 8007362:	e7f4      	b.n	800734e <_printf_float+0x41e>

08007364 <_printf_common>:
 8007364:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007368:	4616      	mov	r6, r2
 800736a:	4698      	mov	r8, r3
 800736c:	688a      	ldr	r2, [r1, #8]
 800736e:	690b      	ldr	r3, [r1, #16]
 8007370:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007374:	4293      	cmp	r3, r2
 8007376:	bfb8      	it	lt
 8007378:	4613      	movlt	r3, r2
 800737a:	6033      	str	r3, [r6, #0]
 800737c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007380:	4607      	mov	r7, r0
 8007382:	460c      	mov	r4, r1
 8007384:	b10a      	cbz	r2, 800738a <_printf_common+0x26>
 8007386:	3301      	adds	r3, #1
 8007388:	6033      	str	r3, [r6, #0]
 800738a:	6823      	ldr	r3, [r4, #0]
 800738c:	0699      	lsls	r1, r3, #26
 800738e:	bf42      	ittt	mi
 8007390:	6833      	ldrmi	r3, [r6, #0]
 8007392:	3302      	addmi	r3, #2
 8007394:	6033      	strmi	r3, [r6, #0]
 8007396:	6825      	ldr	r5, [r4, #0]
 8007398:	f015 0506 	ands.w	r5, r5, #6
 800739c:	d106      	bne.n	80073ac <_printf_common+0x48>
 800739e:	f104 0a19 	add.w	sl, r4, #25
 80073a2:	68e3      	ldr	r3, [r4, #12]
 80073a4:	6832      	ldr	r2, [r6, #0]
 80073a6:	1a9b      	subs	r3, r3, r2
 80073a8:	42ab      	cmp	r3, r5
 80073aa:	dc26      	bgt.n	80073fa <_printf_common+0x96>
 80073ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80073b0:	6822      	ldr	r2, [r4, #0]
 80073b2:	3b00      	subs	r3, #0
 80073b4:	bf18      	it	ne
 80073b6:	2301      	movne	r3, #1
 80073b8:	0692      	lsls	r2, r2, #26
 80073ba:	d42b      	bmi.n	8007414 <_printf_common+0xb0>
 80073bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80073c0:	4641      	mov	r1, r8
 80073c2:	4638      	mov	r0, r7
 80073c4:	47c8      	blx	r9
 80073c6:	3001      	adds	r0, #1
 80073c8:	d01e      	beq.n	8007408 <_printf_common+0xa4>
 80073ca:	6823      	ldr	r3, [r4, #0]
 80073cc:	6922      	ldr	r2, [r4, #16]
 80073ce:	f003 0306 	and.w	r3, r3, #6
 80073d2:	2b04      	cmp	r3, #4
 80073d4:	bf02      	ittt	eq
 80073d6:	68e5      	ldreq	r5, [r4, #12]
 80073d8:	6833      	ldreq	r3, [r6, #0]
 80073da:	1aed      	subeq	r5, r5, r3
 80073dc:	68a3      	ldr	r3, [r4, #8]
 80073de:	bf0c      	ite	eq
 80073e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80073e4:	2500      	movne	r5, #0
 80073e6:	4293      	cmp	r3, r2
 80073e8:	bfc4      	itt	gt
 80073ea:	1a9b      	subgt	r3, r3, r2
 80073ec:	18ed      	addgt	r5, r5, r3
 80073ee:	2600      	movs	r6, #0
 80073f0:	341a      	adds	r4, #26
 80073f2:	42b5      	cmp	r5, r6
 80073f4:	d11a      	bne.n	800742c <_printf_common+0xc8>
 80073f6:	2000      	movs	r0, #0
 80073f8:	e008      	b.n	800740c <_printf_common+0xa8>
 80073fa:	2301      	movs	r3, #1
 80073fc:	4652      	mov	r2, sl
 80073fe:	4641      	mov	r1, r8
 8007400:	4638      	mov	r0, r7
 8007402:	47c8      	blx	r9
 8007404:	3001      	adds	r0, #1
 8007406:	d103      	bne.n	8007410 <_printf_common+0xac>
 8007408:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800740c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007410:	3501      	adds	r5, #1
 8007412:	e7c6      	b.n	80073a2 <_printf_common+0x3e>
 8007414:	18e1      	adds	r1, r4, r3
 8007416:	1c5a      	adds	r2, r3, #1
 8007418:	2030      	movs	r0, #48	@ 0x30
 800741a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800741e:	4422      	add	r2, r4
 8007420:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007424:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007428:	3302      	adds	r3, #2
 800742a:	e7c7      	b.n	80073bc <_printf_common+0x58>
 800742c:	2301      	movs	r3, #1
 800742e:	4622      	mov	r2, r4
 8007430:	4641      	mov	r1, r8
 8007432:	4638      	mov	r0, r7
 8007434:	47c8      	blx	r9
 8007436:	3001      	adds	r0, #1
 8007438:	d0e6      	beq.n	8007408 <_printf_common+0xa4>
 800743a:	3601      	adds	r6, #1
 800743c:	e7d9      	b.n	80073f2 <_printf_common+0x8e>
	...

08007440 <_printf_i>:
 8007440:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007444:	7e0f      	ldrb	r7, [r1, #24]
 8007446:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007448:	2f78      	cmp	r7, #120	@ 0x78
 800744a:	4691      	mov	r9, r2
 800744c:	4680      	mov	r8, r0
 800744e:	460c      	mov	r4, r1
 8007450:	469a      	mov	sl, r3
 8007452:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007456:	d807      	bhi.n	8007468 <_printf_i+0x28>
 8007458:	2f62      	cmp	r7, #98	@ 0x62
 800745a:	d80a      	bhi.n	8007472 <_printf_i+0x32>
 800745c:	2f00      	cmp	r7, #0
 800745e:	f000 80d1 	beq.w	8007604 <_printf_i+0x1c4>
 8007462:	2f58      	cmp	r7, #88	@ 0x58
 8007464:	f000 80b8 	beq.w	80075d8 <_printf_i+0x198>
 8007468:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800746c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007470:	e03a      	b.n	80074e8 <_printf_i+0xa8>
 8007472:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007476:	2b15      	cmp	r3, #21
 8007478:	d8f6      	bhi.n	8007468 <_printf_i+0x28>
 800747a:	a101      	add	r1, pc, #4	@ (adr r1, 8007480 <_printf_i+0x40>)
 800747c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007480:	080074d9 	.word	0x080074d9
 8007484:	080074ed 	.word	0x080074ed
 8007488:	08007469 	.word	0x08007469
 800748c:	08007469 	.word	0x08007469
 8007490:	08007469 	.word	0x08007469
 8007494:	08007469 	.word	0x08007469
 8007498:	080074ed 	.word	0x080074ed
 800749c:	08007469 	.word	0x08007469
 80074a0:	08007469 	.word	0x08007469
 80074a4:	08007469 	.word	0x08007469
 80074a8:	08007469 	.word	0x08007469
 80074ac:	080075eb 	.word	0x080075eb
 80074b0:	08007517 	.word	0x08007517
 80074b4:	080075a5 	.word	0x080075a5
 80074b8:	08007469 	.word	0x08007469
 80074bc:	08007469 	.word	0x08007469
 80074c0:	0800760d 	.word	0x0800760d
 80074c4:	08007469 	.word	0x08007469
 80074c8:	08007517 	.word	0x08007517
 80074cc:	08007469 	.word	0x08007469
 80074d0:	08007469 	.word	0x08007469
 80074d4:	080075ad 	.word	0x080075ad
 80074d8:	6833      	ldr	r3, [r6, #0]
 80074da:	1d1a      	adds	r2, r3, #4
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	6032      	str	r2, [r6, #0]
 80074e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80074e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80074e8:	2301      	movs	r3, #1
 80074ea:	e09c      	b.n	8007626 <_printf_i+0x1e6>
 80074ec:	6833      	ldr	r3, [r6, #0]
 80074ee:	6820      	ldr	r0, [r4, #0]
 80074f0:	1d19      	adds	r1, r3, #4
 80074f2:	6031      	str	r1, [r6, #0]
 80074f4:	0606      	lsls	r6, r0, #24
 80074f6:	d501      	bpl.n	80074fc <_printf_i+0xbc>
 80074f8:	681d      	ldr	r5, [r3, #0]
 80074fa:	e003      	b.n	8007504 <_printf_i+0xc4>
 80074fc:	0645      	lsls	r5, r0, #25
 80074fe:	d5fb      	bpl.n	80074f8 <_printf_i+0xb8>
 8007500:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007504:	2d00      	cmp	r5, #0
 8007506:	da03      	bge.n	8007510 <_printf_i+0xd0>
 8007508:	232d      	movs	r3, #45	@ 0x2d
 800750a:	426d      	negs	r5, r5
 800750c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007510:	4858      	ldr	r0, [pc, #352]	@ (8007674 <_printf_i+0x234>)
 8007512:	230a      	movs	r3, #10
 8007514:	e011      	b.n	800753a <_printf_i+0xfa>
 8007516:	6821      	ldr	r1, [r4, #0]
 8007518:	6833      	ldr	r3, [r6, #0]
 800751a:	0608      	lsls	r0, r1, #24
 800751c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007520:	d402      	bmi.n	8007528 <_printf_i+0xe8>
 8007522:	0649      	lsls	r1, r1, #25
 8007524:	bf48      	it	mi
 8007526:	b2ad      	uxthmi	r5, r5
 8007528:	2f6f      	cmp	r7, #111	@ 0x6f
 800752a:	4852      	ldr	r0, [pc, #328]	@ (8007674 <_printf_i+0x234>)
 800752c:	6033      	str	r3, [r6, #0]
 800752e:	bf14      	ite	ne
 8007530:	230a      	movne	r3, #10
 8007532:	2308      	moveq	r3, #8
 8007534:	2100      	movs	r1, #0
 8007536:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800753a:	6866      	ldr	r6, [r4, #4]
 800753c:	60a6      	str	r6, [r4, #8]
 800753e:	2e00      	cmp	r6, #0
 8007540:	db05      	blt.n	800754e <_printf_i+0x10e>
 8007542:	6821      	ldr	r1, [r4, #0]
 8007544:	432e      	orrs	r6, r5
 8007546:	f021 0104 	bic.w	r1, r1, #4
 800754a:	6021      	str	r1, [r4, #0]
 800754c:	d04b      	beq.n	80075e6 <_printf_i+0x1a6>
 800754e:	4616      	mov	r6, r2
 8007550:	fbb5 f1f3 	udiv	r1, r5, r3
 8007554:	fb03 5711 	mls	r7, r3, r1, r5
 8007558:	5dc7      	ldrb	r7, [r0, r7]
 800755a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800755e:	462f      	mov	r7, r5
 8007560:	42bb      	cmp	r3, r7
 8007562:	460d      	mov	r5, r1
 8007564:	d9f4      	bls.n	8007550 <_printf_i+0x110>
 8007566:	2b08      	cmp	r3, #8
 8007568:	d10b      	bne.n	8007582 <_printf_i+0x142>
 800756a:	6823      	ldr	r3, [r4, #0]
 800756c:	07df      	lsls	r7, r3, #31
 800756e:	d508      	bpl.n	8007582 <_printf_i+0x142>
 8007570:	6923      	ldr	r3, [r4, #16]
 8007572:	6861      	ldr	r1, [r4, #4]
 8007574:	4299      	cmp	r1, r3
 8007576:	bfde      	ittt	le
 8007578:	2330      	movle	r3, #48	@ 0x30
 800757a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800757e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007582:	1b92      	subs	r2, r2, r6
 8007584:	6122      	str	r2, [r4, #16]
 8007586:	f8cd a000 	str.w	sl, [sp]
 800758a:	464b      	mov	r3, r9
 800758c:	aa03      	add	r2, sp, #12
 800758e:	4621      	mov	r1, r4
 8007590:	4640      	mov	r0, r8
 8007592:	f7ff fee7 	bl	8007364 <_printf_common>
 8007596:	3001      	adds	r0, #1
 8007598:	d14a      	bne.n	8007630 <_printf_i+0x1f0>
 800759a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800759e:	b004      	add	sp, #16
 80075a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075a4:	6823      	ldr	r3, [r4, #0]
 80075a6:	f043 0320 	orr.w	r3, r3, #32
 80075aa:	6023      	str	r3, [r4, #0]
 80075ac:	4832      	ldr	r0, [pc, #200]	@ (8007678 <_printf_i+0x238>)
 80075ae:	2778      	movs	r7, #120	@ 0x78
 80075b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80075b4:	6823      	ldr	r3, [r4, #0]
 80075b6:	6831      	ldr	r1, [r6, #0]
 80075b8:	061f      	lsls	r7, r3, #24
 80075ba:	f851 5b04 	ldr.w	r5, [r1], #4
 80075be:	d402      	bmi.n	80075c6 <_printf_i+0x186>
 80075c0:	065f      	lsls	r7, r3, #25
 80075c2:	bf48      	it	mi
 80075c4:	b2ad      	uxthmi	r5, r5
 80075c6:	6031      	str	r1, [r6, #0]
 80075c8:	07d9      	lsls	r1, r3, #31
 80075ca:	bf44      	itt	mi
 80075cc:	f043 0320 	orrmi.w	r3, r3, #32
 80075d0:	6023      	strmi	r3, [r4, #0]
 80075d2:	b11d      	cbz	r5, 80075dc <_printf_i+0x19c>
 80075d4:	2310      	movs	r3, #16
 80075d6:	e7ad      	b.n	8007534 <_printf_i+0xf4>
 80075d8:	4826      	ldr	r0, [pc, #152]	@ (8007674 <_printf_i+0x234>)
 80075da:	e7e9      	b.n	80075b0 <_printf_i+0x170>
 80075dc:	6823      	ldr	r3, [r4, #0]
 80075de:	f023 0320 	bic.w	r3, r3, #32
 80075e2:	6023      	str	r3, [r4, #0]
 80075e4:	e7f6      	b.n	80075d4 <_printf_i+0x194>
 80075e6:	4616      	mov	r6, r2
 80075e8:	e7bd      	b.n	8007566 <_printf_i+0x126>
 80075ea:	6833      	ldr	r3, [r6, #0]
 80075ec:	6825      	ldr	r5, [r4, #0]
 80075ee:	6961      	ldr	r1, [r4, #20]
 80075f0:	1d18      	adds	r0, r3, #4
 80075f2:	6030      	str	r0, [r6, #0]
 80075f4:	062e      	lsls	r6, r5, #24
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	d501      	bpl.n	80075fe <_printf_i+0x1be>
 80075fa:	6019      	str	r1, [r3, #0]
 80075fc:	e002      	b.n	8007604 <_printf_i+0x1c4>
 80075fe:	0668      	lsls	r0, r5, #25
 8007600:	d5fb      	bpl.n	80075fa <_printf_i+0x1ba>
 8007602:	8019      	strh	r1, [r3, #0]
 8007604:	2300      	movs	r3, #0
 8007606:	6123      	str	r3, [r4, #16]
 8007608:	4616      	mov	r6, r2
 800760a:	e7bc      	b.n	8007586 <_printf_i+0x146>
 800760c:	6833      	ldr	r3, [r6, #0]
 800760e:	1d1a      	adds	r2, r3, #4
 8007610:	6032      	str	r2, [r6, #0]
 8007612:	681e      	ldr	r6, [r3, #0]
 8007614:	6862      	ldr	r2, [r4, #4]
 8007616:	2100      	movs	r1, #0
 8007618:	4630      	mov	r0, r6
 800761a:	f7f8 fe11 	bl	8000240 <memchr>
 800761e:	b108      	cbz	r0, 8007624 <_printf_i+0x1e4>
 8007620:	1b80      	subs	r0, r0, r6
 8007622:	6060      	str	r0, [r4, #4]
 8007624:	6863      	ldr	r3, [r4, #4]
 8007626:	6123      	str	r3, [r4, #16]
 8007628:	2300      	movs	r3, #0
 800762a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800762e:	e7aa      	b.n	8007586 <_printf_i+0x146>
 8007630:	6923      	ldr	r3, [r4, #16]
 8007632:	4632      	mov	r2, r6
 8007634:	4649      	mov	r1, r9
 8007636:	4640      	mov	r0, r8
 8007638:	47d0      	blx	sl
 800763a:	3001      	adds	r0, #1
 800763c:	d0ad      	beq.n	800759a <_printf_i+0x15a>
 800763e:	6823      	ldr	r3, [r4, #0]
 8007640:	079b      	lsls	r3, r3, #30
 8007642:	d413      	bmi.n	800766c <_printf_i+0x22c>
 8007644:	68e0      	ldr	r0, [r4, #12]
 8007646:	9b03      	ldr	r3, [sp, #12]
 8007648:	4298      	cmp	r0, r3
 800764a:	bfb8      	it	lt
 800764c:	4618      	movlt	r0, r3
 800764e:	e7a6      	b.n	800759e <_printf_i+0x15e>
 8007650:	2301      	movs	r3, #1
 8007652:	4632      	mov	r2, r6
 8007654:	4649      	mov	r1, r9
 8007656:	4640      	mov	r0, r8
 8007658:	47d0      	blx	sl
 800765a:	3001      	adds	r0, #1
 800765c:	d09d      	beq.n	800759a <_printf_i+0x15a>
 800765e:	3501      	adds	r5, #1
 8007660:	68e3      	ldr	r3, [r4, #12]
 8007662:	9903      	ldr	r1, [sp, #12]
 8007664:	1a5b      	subs	r3, r3, r1
 8007666:	42ab      	cmp	r3, r5
 8007668:	dcf2      	bgt.n	8007650 <_printf_i+0x210>
 800766a:	e7eb      	b.n	8007644 <_printf_i+0x204>
 800766c:	2500      	movs	r5, #0
 800766e:	f104 0619 	add.w	r6, r4, #25
 8007672:	e7f5      	b.n	8007660 <_printf_i+0x220>
 8007674:	08009546 	.word	0x08009546
 8007678:	08009557 	.word	0x08009557

0800767c <std>:
 800767c:	2300      	movs	r3, #0
 800767e:	b510      	push	{r4, lr}
 8007680:	4604      	mov	r4, r0
 8007682:	e9c0 3300 	strd	r3, r3, [r0]
 8007686:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800768a:	6083      	str	r3, [r0, #8]
 800768c:	8181      	strh	r1, [r0, #12]
 800768e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007690:	81c2      	strh	r2, [r0, #14]
 8007692:	6183      	str	r3, [r0, #24]
 8007694:	4619      	mov	r1, r3
 8007696:	2208      	movs	r2, #8
 8007698:	305c      	adds	r0, #92	@ 0x5c
 800769a:	f000 f8f4 	bl	8007886 <memset>
 800769e:	4b0d      	ldr	r3, [pc, #52]	@ (80076d4 <std+0x58>)
 80076a0:	6263      	str	r3, [r4, #36]	@ 0x24
 80076a2:	4b0d      	ldr	r3, [pc, #52]	@ (80076d8 <std+0x5c>)
 80076a4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80076a6:	4b0d      	ldr	r3, [pc, #52]	@ (80076dc <std+0x60>)
 80076a8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80076aa:	4b0d      	ldr	r3, [pc, #52]	@ (80076e0 <std+0x64>)
 80076ac:	6323      	str	r3, [r4, #48]	@ 0x30
 80076ae:	4b0d      	ldr	r3, [pc, #52]	@ (80076e4 <std+0x68>)
 80076b0:	6224      	str	r4, [r4, #32]
 80076b2:	429c      	cmp	r4, r3
 80076b4:	d006      	beq.n	80076c4 <std+0x48>
 80076b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80076ba:	4294      	cmp	r4, r2
 80076bc:	d002      	beq.n	80076c4 <std+0x48>
 80076be:	33d0      	adds	r3, #208	@ 0xd0
 80076c0:	429c      	cmp	r4, r3
 80076c2:	d105      	bne.n	80076d0 <std+0x54>
 80076c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80076c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076cc:	f000 b968 	b.w	80079a0 <__retarget_lock_init_recursive>
 80076d0:	bd10      	pop	{r4, pc}
 80076d2:	bf00      	nop
 80076d4:	08007801 	.word	0x08007801
 80076d8:	08007823 	.word	0x08007823
 80076dc:	0800785b 	.word	0x0800785b
 80076e0:	0800787f 	.word	0x0800787f
 80076e4:	20000604 	.word	0x20000604

080076e8 <stdio_exit_handler>:
 80076e8:	4a02      	ldr	r2, [pc, #8]	@ (80076f4 <stdio_exit_handler+0xc>)
 80076ea:	4903      	ldr	r1, [pc, #12]	@ (80076f8 <stdio_exit_handler+0x10>)
 80076ec:	4803      	ldr	r0, [pc, #12]	@ (80076fc <stdio_exit_handler+0x14>)
 80076ee:	f000 b869 	b.w	80077c4 <_fwalk_sglue>
 80076f2:	bf00      	nop
 80076f4:	20000014 	.word	0x20000014
 80076f8:	08008e05 	.word	0x08008e05
 80076fc:	20000024 	.word	0x20000024

08007700 <cleanup_stdio>:
 8007700:	6841      	ldr	r1, [r0, #4]
 8007702:	4b0c      	ldr	r3, [pc, #48]	@ (8007734 <cleanup_stdio+0x34>)
 8007704:	4299      	cmp	r1, r3
 8007706:	b510      	push	{r4, lr}
 8007708:	4604      	mov	r4, r0
 800770a:	d001      	beq.n	8007710 <cleanup_stdio+0x10>
 800770c:	f001 fb7a 	bl	8008e04 <_fflush_r>
 8007710:	68a1      	ldr	r1, [r4, #8]
 8007712:	4b09      	ldr	r3, [pc, #36]	@ (8007738 <cleanup_stdio+0x38>)
 8007714:	4299      	cmp	r1, r3
 8007716:	d002      	beq.n	800771e <cleanup_stdio+0x1e>
 8007718:	4620      	mov	r0, r4
 800771a:	f001 fb73 	bl	8008e04 <_fflush_r>
 800771e:	68e1      	ldr	r1, [r4, #12]
 8007720:	4b06      	ldr	r3, [pc, #24]	@ (800773c <cleanup_stdio+0x3c>)
 8007722:	4299      	cmp	r1, r3
 8007724:	d004      	beq.n	8007730 <cleanup_stdio+0x30>
 8007726:	4620      	mov	r0, r4
 8007728:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800772c:	f001 bb6a 	b.w	8008e04 <_fflush_r>
 8007730:	bd10      	pop	{r4, pc}
 8007732:	bf00      	nop
 8007734:	20000604 	.word	0x20000604
 8007738:	2000066c 	.word	0x2000066c
 800773c:	200006d4 	.word	0x200006d4

08007740 <global_stdio_init.part.0>:
 8007740:	b510      	push	{r4, lr}
 8007742:	4b0b      	ldr	r3, [pc, #44]	@ (8007770 <global_stdio_init.part.0+0x30>)
 8007744:	4c0b      	ldr	r4, [pc, #44]	@ (8007774 <global_stdio_init.part.0+0x34>)
 8007746:	4a0c      	ldr	r2, [pc, #48]	@ (8007778 <global_stdio_init.part.0+0x38>)
 8007748:	601a      	str	r2, [r3, #0]
 800774a:	4620      	mov	r0, r4
 800774c:	2200      	movs	r2, #0
 800774e:	2104      	movs	r1, #4
 8007750:	f7ff ff94 	bl	800767c <std>
 8007754:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007758:	2201      	movs	r2, #1
 800775a:	2109      	movs	r1, #9
 800775c:	f7ff ff8e 	bl	800767c <std>
 8007760:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007764:	2202      	movs	r2, #2
 8007766:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800776a:	2112      	movs	r1, #18
 800776c:	f7ff bf86 	b.w	800767c <std>
 8007770:	2000073c 	.word	0x2000073c
 8007774:	20000604 	.word	0x20000604
 8007778:	080076e9 	.word	0x080076e9

0800777c <__sfp_lock_acquire>:
 800777c:	4801      	ldr	r0, [pc, #4]	@ (8007784 <__sfp_lock_acquire+0x8>)
 800777e:	f000 b910 	b.w	80079a2 <__retarget_lock_acquire_recursive>
 8007782:	bf00      	nop
 8007784:	20000745 	.word	0x20000745

08007788 <__sfp_lock_release>:
 8007788:	4801      	ldr	r0, [pc, #4]	@ (8007790 <__sfp_lock_release+0x8>)
 800778a:	f000 b90b 	b.w	80079a4 <__retarget_lock_release_recursive>
 800778e:	bf00      	nop
 8007790:	20000745 	.word	0x20000745

08007794 <__sinit>:
 8007794:	b510      	push	{r4, lr}
 8007796:	4604      	mov	r4, r0
 8007798:	f7ff fff0 	bl	800777c <__sfp_lock_acquire>
 800779c:	6a23      	ldr	r3, [r4, #32]
 800779e:	b11b      	cbz	r3, 80077a8 <__sinit+0x14>
 80077a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077a4:	f7ff bff0 	b.w	8007788 <__sfp_lock_release>
 80077a8:	4b04      	ldr	r3, [pc, #16]	@ (80077bc <__sinit+0x28>)
 80077aa:	6223      	str	r3, [r4, #32]
 80077ac:	4b04      	ldr	r3, [pc, #16]	@ (80077c0 <__sinit+0x2c>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d1f5      	bne.n	80077a0 <__sinit+0xc>
 80077b4:	f7ff ffc4 	bl	8007740 <global_stdio_init.part.0>
 80077b8:	e7f2      	b.n	80077a0 <__sinit+0xc>
 80077ba:	bf00      	nop
 80077bc:	08007701 	.word	0x08007701
 80077c0:	2000073c 	.word	0x2000073c

080077c4 <_fwalk_sglue>:
 80077c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077c8:	4607      	mov	r7, r0
 80077ca:	4688      	mov	r8, r1
 80077cc:	4614      	mov	r4, r2
 80077ce:	2600      	movs	r6, #0
 80077d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80077d4:	f1b9 0901 	subs.w	r9, r9, #1
 80077d8:	d505      	bpl.n	80077e6 <_fwalk_sglue+0x22>
 80077da:	6824      	ldr	r4, [r4, #0]
 80077dc:	2c00      	cmp	r4, #0
 80077de:	d1f7      	bne.n	80077d0 <_fwalk_sglue+0xc>
 80077e0:	4630      	mov	r0, r6
 80077e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077e6:	89ab      	ldrh	r3, [r5, #12]
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	d907      	bls.n	80077fc <_fwalk_sglue+0x38>
 80077ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80077f0:	3301      	adds	r3, #1
 80077f2:	d003      	beq.n	80077fc <_fwalk_sglue+0x38>
 80077f4:	4629      	mov	r1, r5
 80077f6:	4638      	mov	r0, r7
 80077f8:	47c0      	blx	r8
 80077fa:	4306      	orrs	r6, r0
 80077fc:	3568      	adds	r5, #104	@ 0x68
 80077fe:	e7e9      	b.n	80077d4 <_fwalk_sglue+0x10>

08007800 <__sread>:
 8007800:	b510      	push	{r4, lr}
 8007802:	460c      	mov	r4, r1
 8007804:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007808:	f000 f86c 	bl	80078e4 <_read_r>
 800780c:	2800      	cmp	r0, #0
 800780e:	bfab      	itete	ge
 8007810:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007812:	89a3      	ldrhlt	r3, [r4, #12]
 8007814:	181b      	addge	r3, r3, r0
 8007816:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800781a:	bfac      	ite	ge
 800781c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800781e:	81a3      	strhlt	r3, [r4, #12]
 8007820:	bd10      	pop	{r4, pc}

08007822 <__swrite>:
 8007822:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007826:	461f      	mov	r7, r3
 8007828:	898b      	ldrh	r3, [r1, #12]
 800782a:	05db      	lsls	r3, r3, #23
 800782c:	4605      	mov	r5, r0
 800782e:	460c      	mov	r4, r1
 8007830:	4616      	mov	r6, r2
 8007832:	d505      	bpl.n	8007840 <__swrite+0x1e>
 8007834:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007838:	2302      	movs	r3, #2
 800783a:	2200      	movs	r2, #0
 800783c:	f000 f840 	bl	80078c0 <_lseek_r>
 8007840:	89a3      	ldrh	r3, [r4, #12]
 8007842:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007846:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800784a:	81a3      	strh	r3, [r4, #12]
 800784c:	4632      	mov	r2, r6
 800784e:	463b      	mov	r3, r7
 8007850:	4628      	mov	r0, r5
 8007852:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007856:	f000 b867 	b.w	8007928 <_write_r>

0800785a <__sseek>:
 800785a:	b510      	push	{r4, lr}
 800785c:	460c      	mov	r4, r1
 800785e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007862:	f000 f82d 	bl	80078c0 <_lseek_r>
 8007866:	1c43      	adds	r3, r0, #1
 8007868:	89a3      	ldrh	r3, [r4, #12]
 800786a:	bf15      	itete	ne
 800786c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800786e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007872:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007876:	81a3      	strheq	r3, [r4, #12]
 8007878:	bf18      	it	ne
 800787a:	81a3      	strhne	r3, [r4, #12]
 800787c:	bd10      	pop	{r4, pc}

0800787e <__sclose>:
 800787e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007882:	f000 b80d 	b.w	80078a0 <_close_r>

08007886 <memset>:
 8007886:	4402      	add	r2, r0
 8007888:	4603      	mov	r3, r0
 800788a:	4293      	cmp	r3, r2
 800788c:	d100      	bne.n	8007890 <memset+0xa>
 800788e:	4770      	bx	lr
 8007890:	f803 1b01 	strb.w	r1, [r3], #1
 8007894:	e7f9      	b.n	800788a <memset+0x4>
	...

08007898 <_localeconv_r>:
 8007898:	4800      	ldr	r0, [pc, #0]	@ (800789c <_localeconv_r+0x4>)
 800789a:	4770      	bx	lr
 800789c:	20000160 	.word	0x20000160

080078a0 <_close_r>:
 80078a0:	b538      	push	{r3, r4, r5, lr}
 80078a2:	4d06      	ldr	r5, [pc, #24]	@ (80078bc <_close_r+0x1c>)
 80078a4:	2300      	movs	r3, #0
 80078a6:	4604      	mov	r4, r0
 80078a8:	4608      	mov	r0, r1
 80078aa:	602b      	str	r3, [r5, #0]
 80078ac:	f7fa fc6a 	bl	8002184 <_close>
 80078b0:	1c43      	adds	r3, r0, #1
 80078b2:	d102      	bne.n	80078ba <_close_r+0x1a>
 80078b4:	682b      	ldr	r3, [r5, #0]
 80078b6:	b103      	cbz	r3, 80078ba <_close_r+0x1a>
 80078b8:	6023      	str	r3, [r4, #0]
 80078ba:	bd38      	pop	{r3, r4, r5, pc}
 80078bc:	20000740 	.word	0x20000740

080078c0 <_lseek_r>:
 80078c0:	b538      	push	{r3, r4, r5, lr}
 80078c2:	4d07      	ldr	r5, [pc, #28]	@ (80078e0 <_lseek_r+0x20>)
 80078c4:	4604      	mov	r4, r0
 80078c6:	4608      	mov	r0, r1
 80078c8:	4611      	mov	r1, r2
 80078ca:	2200      	movs	r2, #0
 80078cc:	602a      	str	r2, [r5, #0]
 80078ce:	461a      	mov	r2, r3
 80078d0:	f7fa fc7f 	bl	80021d2 <_lseek>
 80078d4:	1c43      	adds	r3, r0, #1
 80078d6:	d102      	bne.n	80078de <_lseek_r+0x1e>
 80078d8:	682b      	ldr	r3, [r5, #0]
 80078da:	b103      	cbz	r3, 80078de <_lseek_r+0x1e>
 80078dc:	6023      	str	r3, [r4, #0]
 80078de:	bd38      	pop	{r3, r4, r5, pc}
 80078e0:	20000740 	.word	0x20000740

080078e4 <_read_r>:
 80078e4:	b538      	push	{r3, r4, r5, lr}
 80078e6:	4d07      	ldr	r5, [pc, #28]	@ (8007904 <_read_r+0x20>)
 80078e8:	4604      	mov	r4, r0
 80078ea:	4608      	mov	r0, r1
 80078ec:	4611      	mov	r1, r2
 80078ee:	2200      	movs	r2, #0
 80078f0:	602a      	str	r2, [r5, #0]
 80078f2:	461a      	mov	r2, r3
 80078f4:	f7fa fc0d 	bl	8002112 <_read>
 80078f8:	1c43      	adds	r3, r0, #1
 80078fa:	d102      	bne.n	8007902 <_read_r+0x1e>
 80078fc:	682b      	ldr	r3, [r5, #0]
 80078fe:	b103      	cbz	r3, 8007902 <_read_r+0x1e>
 8007900:	6023      	str	r3, [r4, #0]
 8007902:	bd38      	pop	{r3, r4, r5, pc}
 8007904:	20000740 	.word	0x20000740

08007908 <_sbrk_r>:
 8007908:	b538      	push	{r3, r4, r5, lr}
 800790a:	4d06      	ldr	r5, [pc, #24]	@ (8007924 <_sbrk_r+0x1c>)
 800790c:	2300      	movs	r3, #0
 800790e:	4604      	mov	r4, r0
 8007910:	4608      	mov	r0, r1
 8007912:	602b      	str	r3, [r5, #0]
 8007914:	f7fa fc6a 	bl	80021ec <_sbrk>
 8007918:	1c43      	adds	r3, r0, #1
 800791a:	d102      	bne.n	8007922 <_sbrk_r+0x1a>
 800791c:	682b      	ldr	r3, [r5, #0]
 800791e:	b103      	cbz	r3, 8007922 <_sbrk_r+0x1a>
 8007920:	6023      	str	r3, [r4, #0]
 8007922:	bd38      	pop	{r3, r4, r5, pc}
 8007924:	20000740 	.word	0x20000740

08007928 <_write_r>:
 8007928:	b538      	push	{r3, r4, r5, lr}
 800792a:	4d07      	ldr	r5, [pc, #28]	@ (8007948 <_write_r+0x20>)
 800792c:	4604      	mov	r4, r0
 800792e:	4608      	mov	r0, r1
 8007930:	4611      	mov	r1, r2
 8007932:	2200      	movs	r2, #0
 8007934:	602a      	str	r2, [r5, #0]
 8007936:	461a      	mov	r2, r3
 8007938:	f7fa fc08 	bl	800214c <_write>
 800793c:	1c43      	adds	r3, r0, #1
 800793e:	d102      	bne.n	8007946 <_write_r+0x1e>
 8007940:	682b      	ldr	r3, [r5, #0]
 8007942:	b103      	cbz	r3, 8007946 <_write_r+0x1e>
 8007944:	6023      	str	r3, [r4, #0]
 8007946:	bd38      	pop	{r3, r4, r5, pc}
 8007948:	20000740 	.word	0x20000740

0800794c <__errno>:
 800794c:	4b01      	ldr	r3, [pc, #4]	@ (8007954 <__errno+0x8>)
 800794e:	6818      	ldr	r0, [r3, #0]
 8007950:	4770      	bx	lr
 8007952:	bf00      	nop
 8007954:	20000020 	.word	0x20000020

08007958 <__libc_init_array>:
 8007958:	b570      	push	{r4, r5, r6, lr}
 800795a:	4d0d      	ldr	r5, [pc, #52]	@ (8007990 <__libc_init_array+0x38>)
 800795c:	4c0d      	ldr	r4, [pc, #52]	@ (8007994 <__libc_init_array+0x3c>)
 800795e:	1b64      	subs	r4, r4, r5
 8007960:	10a4      	asrs	r4, r4, #2
 8007962:	2600      	movs	r6, #0
 8007964:	42a6      	cmp	r6, r4
 8007966:	d109      	bne.n	800797c <__libc_init_array+0x24>
 8007968:	4d0b      	ldr	r5, [pc, #44]	@ (8007998 <__libc_init_array+0x40>)
 800796a:	4c0c      	ldr	r4, [pc, #48]	@ (800799c <__libc_init_array+0x44>)
 800796c:	f001 fd88 	bl	8009480 <_init>
 8007970:	1b64      	subs	r4, r4, r5
 8007972:	10a4      	asrs	r4, r4, #2
 8007974:	2600      	movs	r6, #0
 8007976:	42a6      	cmp	r6, r4
 8007978:	d105      	bne.n	8007986 <__libc_init_array+0x2e>
 800797a:	bd70      	pop	{r4, r5, r6, pc}
 800797c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007980:	4798      	blx	r3
 8007982:	3601      	adds	r6, #1
 8007984:	e7ee      	b.n	8007964 <__libc_init_array+0xc>
 8007986:	f855 3b04 	ldr.w	r3, [r5], #4
 800798a:	4798      	blx	r3
 800798c:	3601      	adds	r6, #1
 800798e:	e7f2      	b.n	8007976 <__libc_init_array+0x1e>
 8007990:	080098b4 	.word	0x080098b4
 8007994:	080098b4 	.word	0x080098b4
 8007998:	080098b4 	.word	0x080098b4
 800799c:	080098b8 	.word	0x080098b8

080079a0 <__retarget_lock_init_recursive>:
 80079a0:	4770      	bx	lr

080079a2 <__retarget_lock_acquire_recursive>:
 80079a2:	4770      	bx	lr

080079a4 <__retarget_lock_release_recursive>:
 80079a4:	4770      	bx	lr

080079a6 <quorem>:
 80079a6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079aa:	6903      	ldr	r3, [r0, #16]
 80079ac:	690c      	ldr	r4, [r1, #16]
 80079ae:	42a3      	cmp	r3, r4
 80079b0:	4607      	mov	r7, r0
 80079b2:	db7e      	blt.n	8007ab2 <quorem+0x10c>
 80079b4:	3c01      	subs	r4, #1
 80079b6:	f101 0814 	add.w	r8, r1, #20
 80079ba:	00a3      	lsls	r3, r4, #2
 80079bc:	f100 0514 	add.w	r5, r0, #20
 80079c0:	9300      	str	r3, [sp, #0]
 80079c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80079c6:	9301      	str	r3, [sp, #4]
 80079c8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80079cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80079d0:	3301      	adds	r3, #1
 80079d2:	429a      	cmp	r2, r3
 80079d4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80079d8:	fbb2 f6f3 	udiv	r6, r2, r3
 80079dc:	d32e      	bcc.n	8007a3c <quorem+0x96>
 80079de:	f04f 0a00 	mov.w	sl, #0
 80079e2:	46c4      	mov	ip, r8
 80079e4:	46ae      	mov	lr, r5
 80079e6:	46d3      	mov	fp, sl
 80079e8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80079ec:	b298      	uxth	r0, r3
 80079ee:	fb06 a000 	mla	r0, r6, r0, sl
 80079f2:	0c02      	lsrs	r2, r0, #16
 80079f4:	0c1b      	lsrs	r3, r3, #16
 80079f6:	fb06 2303 	mla	r3, r6, r3, r2
 80079fa:	f8de 2000 	ldr.w	r2, [lr]
 80079fe:	b280      	uxth	r0, r0
 8007a00:	b292      	uxth	r2, r2
 8007a02:	1a12      	subs	r2, r2, r0
 8007a04:	445a      	add	r2, fp
 8007a06:	f8de 0000 	ldr.w	r0, [lr]
 8007a0a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a0e:	b29b      	uxth	r3, r3
 8007a10:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007a14:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007a18:	b292      	uxth	r2, r2
 8007a1a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007a1e:	45e1      	cmp	r9, ip
 8007a20:	f84e 2b04 	str.w	r2, [lr], #4
 8007a24:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007a28:	d2de      	bcs.n	80079e8 <quorem+0x42>
 8007a2a:	9b00      	ldr	r3, [sp, #0]
 8007a2c:	58eb      	ldr	r3, [r5, r3]
 8007a2e:	b92b      	cbnz	r3, 8007a3c <quorem+0x96>
 8007a30:	9b01      	ldr	r3, [sp, #4]
 8007a32:	3b04      	subs	r3, #4
 8007a34:	429d      	cmp	r5, r3
 8007a36:	461a      	mov	r2, r3
 8007a38:	d32f      	bcc.n	8007a9a <quorem+0xf4>
 8007a3a:	613c      	str	r4, [r7, #16]
 8007a3c:	4638      	mov	r0, r7
 8007a3e:	f001 f855 	bl	8008aec <__mcmp>
 8007a42:	2800      	cmp	r0, #0
 8007a44:	db25      	blt.n	8007a92 <quorem+0xec>
 8007a46:	4629      	mov	r1, r5
 8007a48:	2000      	movs	r0, #0
 8007a4a:	f858 2b04 	ldr.w	r2, [r8], #4
 8007a4e:	f8d1 c000 	ldr.w	ip, [r1]
 8007a52:	fa1f fe82 	uxth.w	lr, r2
 8007a56:	fa1f f38c 	uxth.w	r3, ip
 8007a5a:	eba3 030e 	sub.w	r3, r3, lr
 8007a5e:	4403      	add	r3, r0
 8007a60:	0c12      	lsrs	r2, r2, #16
 8007a62:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007a66:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007a6a:	b29b      	uxth	r3, r3
 8007a6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a70:	45c1      	cmp	r9, r8
 8007a72:	f841 3b04 	str.w	r3, [r1], #4
 8007a76:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007a7a:	d2e6      	bcs.n	8007a4a <quorem+0xa4>
 8007a7c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a80:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a84:	b922      	cbnz	r2, 8007a90 <quorem+0xea>
 8007a86:	3b04      	subs	r3, #4
 8007a88:	429d      	cmp	r5, r3
 8007a8a:	461a      	mov	r2, r3
 8007a8c:	d30b      	bcc.n	8007aa6 <quorem+0x100>
 8007a8e:	613c      	str	r4, [r7, #16]
 8007a90:	3601      	adds	r6, #1
 8007a92:	4630      	mov	r0, r6
 8007a94:	b003      	add	sp, #12
 8007a96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a9a:	6812      	ldr	r2, [r2, #0]
 8007a9c:	3b04      	subs	r3, #4
 8007a9e:	2a00      	cmp	r2, #0
 8007aa0:	d1cb      	bne.n	8007a3a <quorem+0x94>
 8007aa2:	3c01      	subs	r4, #1
 8007aa4:	e7c6      	b.n	8007a34 <quorem+0x8e>
 8007aa6:	6812      	ldr	r2, [r2, #0]
 8007aa8:	3b04      	subs	r3, #4
 8007aaa:	2a00      	cmp	r2, #0
 8007aac:	d1ef      	bne.n	8007a8e <quorem+0xe8>
 8007aae:	3c01      	subs	r4, #1
 8007ab0:	e7ea      	b.n	8007a88 <quorem+0xe2>
 8007ab2:	2000      	movs	r0, #0
 8007ab4:	e7ee      	b.n	8007a94 <quorem+0xee>
	...

08007ab8 <_dtoa_r>:
 8007ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007abc:	ed2d 8b02 	vpush	{d8}
 8007ac0:	69c7      	ldr	r7, [r0, #28]
 8007ac2:	b091      	sub	sp, #68	@ 0x44
 8007ac4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007ac8:	ec55 4b10 	vmov	r4, r5, d0
 8007acc:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8007ace:	9107      	str	r1, [sp, #28]
 8007ad0:	4681      	mov	r9, r0
 8007ad2:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ad4:	930d      	str	r3, [sp, #52]	@ 0x34
 8007ad6:	b97f      	cbnz	r7, 8007af8 <_dtoa_r+0x40>
 8007ad8:	2010      	movs	r0, #16
 8007ada:	f7ff f8e5 	bl	8006ca8 <malloc>
 8007ade:	4602      	mov	r2, r0
 8007ae0:	f8c9 001c 	str.w	r0, [r9, #28]
 8007ae4:	b920      	cbnz	r0, 8007af0 <_dtoa_r+0x38>
 8007ae6:	4ba0      	ldr	r3, [pc, #640]	@ (8007d68 <_dtoa_r+0x2b0>)
 8007ae8:	21ef      	movs	r1, #239	@ 0xef
 8007aea:	48a0      	ldr	r0, [pc, #640]	@ (8007d6c <_dtoa_r+0x2b4>)
 8007aec:	f001 f9c0 	bl	8008e70 <__assert_func>
 8007af0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007af4:	6007      	str	r7, [r0, #0]
 8007af6:	60c7      	str	r7, [r0, #12]
 8007af8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007afc:	6819      	ldr	r1, [r3, #0]
 8007afe:	b159      	cbz	r1, 8007b18 <_dtoa_r+0x60>
 8007b00:	685a      	ldr	r2, [r3, #4]
 8007b02:	604a      	str	r2, [r1, #4]
 8007b04:	2301      	movs	r3, #1
 8007b06:	4093      	lsls	r3, r2
 8007b08:	608b      	str	r3, [r1, #8]
 8007b0a:	4648      	mov	r0, r9
 8007b0c:	f000 fdbc 	bl	8008688 <_Bfree>
 8007b10:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007b14:	2200      	movs	r2, #0
 8007b16:	601a      	str	r2, [r3, #0]
 8007b18:	1e2b      	subs	r3, r5, #0
 8007b1a:	bfbb      	ittet	lt
 8007b1c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007b20:	9303      	strlt	r3, [sp, #12]
 8007b22:	2300      	movge	r3, #0
 8007b24:	2201      	movlt	r2, #1
 8007b26:	bfac      	ite	ge
 8007b28:	6033      	strge	r3, [r6, #0]
 8007b2a:	6032      	strlt	r2, [r6, #0]
 8007b2c:	4b90      	ldr	r3, [pc, #576]	@ (8007d70 <_dtoa_r+0x2b8>)
 8007b2e:	9e03      	ldr	r6, [sp, #12]
 8007b30:	43b3      	bics	r3, r6
 8007b32:	d110      	bne.n	8007b56 <_dtoa_r+0x9e>
 8007b34:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007b36:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007b3a:	6013      	str	r3, [r2, #0]
 8007b3c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8007b40:	4323      	orrs	r3, r4
 8007b42:	f000 84e6 	beq.w	8008512 <_dtoa_r+0xa5a>
 8007b46:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007b48:	4f8a      	ldr	r7, [pc, #552]	@ (8007d74 <_dtoa_r+0x2bc>)
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	f000 84e8 	beq.w	8008520 <_dtoa_r+0xa68>
 8007b50:	1cfb      	adds	r3, r7, #3
 8007b52:	f000 bce3 	b.w	800851c <_dtoa_r+0xa64>
 8007b56:	ed9d 8b02 	vldr	d8, [sp, #8]
 8007b5a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007b5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b62:	d10a      	bne.n	8007b7a <_dtoa_r+0xc2>
 8007b64:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007b66:	2301      	movs	r3, #1
 8007b68:	6013      	str	r3, [r2, #0]
 8007b6a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007b6c:	b113      	cbz	r3, 8007b74 <_dtoa_r+0xbc>
 8007b6e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8007b70:	4b81      	ldr	r3, [pc, #516]	@ (8007d78 <_dtoa_r+0x2c0>)
 8007b72:	6013      	str	r3, [r2, #0]
 8007b74:	4f81      	ldr	r7, [pc, #516]	@ (8007d7c <_dtoa_r+0x2c4>)
 8007b76:	f000 bcd3 	b.w	8008520 <_dtoa_r+0xa68>
 8007b7a:	aa0e      	add	r2, sp, #56	@ 0x38
 8007b7c:	a90f      	add	r1, sp, #60	@ 0x3c
 8007b7e:	4648      	mov	r0, r9
 8007b80:	eeb0 0b48 	vmov.f64	d0, d8
 8007b84:	f001 f862 	bl	8008c4c <__d2b>
 8007b88:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8007b8c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007b8e:	9001      	str	r0, [sp, #4]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d045      	beq.n	8007c20 <_dtoa_r+0x168>
 8007b94:	eeb0 7b48 	vmov.f64	d7, d8
 8007b98:	ee18 1a90 	vmov	r1, s17
 8007b9c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8007ba0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8007ba4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8007ba8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8007bac:	2500      	movs	r5, #0
 8007bae:	ee07 1a90 	vmov	s15, r1
 8007bb2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8007bb6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8007d50 <_dtoa_r+0x298>
 8007bba:	ee37 7b46 	vsub.f64	d7, d7, d6
 8007bbe:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8007d58 <_dtoa_r+0x2a0>
 8007bc2:	eea7 6b05 	vfma.f64	d6, d7, d5
 8007bc6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8007d60 <_dtoa_r+0x2a8>
 8007bca:	ee07 3a90 	vmov	s15, r3
 8007bce:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8007bd2:	eeb0 7b46 	vmov.f64	d7, d6
 8007bd6:	eea4 7b05 	vfma.f64	d7, d4, d5
 8007bda:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8007bde:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8007be2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007be6:	ee16 8a90 	vmov	r8, s13
 8007bea:	d508      	bpl.n	8007bfe <_dtoa_r+0x146>
 8007bec:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8007bf0:	eeb4 6b47 	vcmp.f64	d6, d7
 8007bf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007bf8:	bf18      	it	ne
 8007bfa:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 8007bfe:	f1b8 0f16 	cmp.w	r8, #22
 8007c02:	d82b      	bhi.n	8007c5c <_dtoa_r+0x1a4>
 8007c04:	495e      	ldr	r1, [pc, #376]	@ (8007d80 <_dtoa_r+0x2c8>)
 8007c06:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8007c0a:	ed91 7b00 	vldr	d7, [r1]
 8007c0e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8007c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c16:	d501      	bpl.n	8007c1c <_dtoa_r+0x164>
 8007c18:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8007c1c:	2100      	movs	r1, #0
 8007c1e:	e01e      	b.n	8007c5e <_dtoa_r+0x1a6>
 8007c20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c22:	4413      	add	r3, r2
 8007c24:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8007c28:	2920      	cmp	r1, #32
 8007c2a:	bfc1      	itttt	gt
 8007c2c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8007c30:	408e      	lslgt	r6, r1
 8007c32:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8007c36:	fa24 f101 	lsrgt.w	r1, r4, r1
 8007c3a:	bfd6      	itet	le
 8007c3c:	f1c1 0120 	rsble	r1, r1, #32
 8007c40:	4331      	orrgt	r1, r6
 8007c42:	fa04 f101 	lslle.w	r1, r4, r1
 8007c46:	ee07 1a90 	vmov	s15, r1
 8007c4a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8007c4e:	3b01      	subs	r3, #1
 8007c50:	ee17 1a90 	vmov	r1, s15
 8007c54:	2501      	movs	r5, #1
 8007c56:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8007c5a:	e7a8      	b.n	8007bae <_dtoa_r+0xf6>
 8007c5c:	2101      	movs	r1, #1
 8007c5e:	1ad2      	subs	r2, r2, r3
 8007c60:	1e53      	subs	r3, r2, #1
 8007c62:	9306      	str	r3, [sp, #24]
 8007c64:	bf45      	ittet	mi
 8007c66:	f1c2 0301 	rsbmi	r3, r2, #1
 8007c6a:	9304      	strmi	r3, [sp, #16]
 8007c6c:	2300      	movpl	r3, #0
 8007c6e:	2300      	movmi	r3, #0
 8007c70:	bf4c      	ite	mi
 8007c72:	9306      	strmi	r3, [sp, #24]
 8007c74:	9304      	strpl	r3, [sp, #16]
 8007c76:	f1b8 0f00 	cmp.w	r8, #0
 8007c7a:	910c      	str	r1, [sp, #48]	@ 0x30
 8007c7c:	db18      	blt.n	8007cb0 <_dtoa_r+0x1f8>
 8007c7e:	9b06      	ldr	r3, [sp, #24]
 8007c80:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8007c84:	4443      	add	r3, r8
 8007c86:	9306      	str	r3, [sp, #24]
 8007c88:	2300      	movs	r3, #0
 8007c8a:	9a07      	ldr	r2, [sp, #28]
 8007c8c:	2a09      	cmp	r2, #9
 8007c8e:	d845      	bhi.n	8007d1c <_dtoa_r+0x264>
 8007c90:	2a05      	cmp	r2, #5
 8007c92:	bfc4      	itt	gt
 8007c94:	3a04      	subgt	r2, #4
 8007c96:	9207      	strgt	r2, [sp, #28]
 8007c98:	9a07      	ldr	r2, [sp, #28]
 8007c9a:	f1a2 0202 	sub.w	r2, r2, #2
 8007c9e:	bfcc      	ite	gt
 8007ca0:	2400      	movgt	r4, #0
 8007ca2:	2401      	movle	r4, #1
 8007ca4:	2a03      	cmp	r2, #3
 8007ca6:	d844      	bhi.n	8007d32 <_dtoa_r+0x27a>
 8007ca8:	e8df f002 	tbb	[pc, r2]
 8007cac:	0b173634 	.word	0x0b173634
 8007cb0:	9b04      	ldr	r3, [sp, #16]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	eba3 0308 	sub.w	r3, r3, r8
 8007cb8:	9304      	str	r3, [sp, #16]
 8007cba:	920a      	str	r2, [sp, #40]	@ 0x28
 8007cbc:	f1c8 0300 	rsb	r3, r8, #0
 8007cc0:	e7e3      	b.n	8007c8a <_dtoa_r+0x1d2>
 8007cc2:	2201      	movs	r2, #1
 8007cc4:	9208      	str	r2, [sp, #32]
 8007cc6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007cc8:	eb08 0b02 	add.w	fp, r8, r2
 8007ccc:	f10b 0a01 	add.w	sl, fp, #1
 8007cd0:	4652      	mov	r2, sl
 8007cd2:	2a01      	cmp	r2, #1
 8007cd4:	bfb8      	it	lt
 8007cd6:	2201      	movlt	r2, #1
 8007cd8:	e006      	b.n	8007ce8 <_dtoa_r+0x230>
 8007cda:	2201      	movs	r2, #1
 8007cdc:	9208      	str	r2, [sp, #32]
 8007cde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ce0:	2a00      	cmp	r2, #0
 8007ce2:	dd29      	ble.n	8007d38 <_dtoa_r+0x280>
 8007ce4:	4693      	mov	fp, r2
 8007ce6:	4692      	mov	sl, r2
 8007ce8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8007cec:	2100      	movs	r1, #0
 8007cee:	2004      	movs	r0, #4
 8007cf0:	f100 0614 	add.w	r6, r0, #20
 8007cf4:	4296      	cmp	r6, r2
 8007cf6:	d926      	bls.n	8007d46 <_dtoa_r+0x28e>
 8007cf8:	6079      	str	r1, [r7, #4]
 8007cfa:	4648      	mov	r0, r9
 8007cfc:	9305      	str	r3, [sp, #20]
 8007cfe:	f000 fc83 	bl	8008608 <_Balloc>
 8007d02:	9b05      	ldr	r3, [sp, #20]
 8007d04:	4607      	mov	r7, r0
 8007d06:	2800      	cmp	r0, #0
 8007d08:	d13e      	bne.n	8007d88 <_dtoa_r+0x2d0>
 8007d0a:	4b1e      	ldr	r3, [pc, #120]	@ (8007d84 <_dtoa_r+0x2cc>)
 8007d0c:	4602      	mov	r2, r0
 8007d0e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007d12:	e6ea      	b.n	8007aea <_dtoa_r+0x32>
 8007d14:	2200      	movs	r2, #0
 8007d16:	e7e1      	b.n	8007cdc <_dtoa_r+0x224>
 8007d18:	2200      	movs	r2, #0
 8007d1a:	e7d3      	b.n	8007cc4 <_dtoa_r+0x20c>
 8007d1c:	2401      	movs	r4, #1
 8007d1e:	2200      	movs	r2, #0
 8007d20:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8007d24:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8007d28:	2100      	movs	r1, #0
 8007d2a:	46da      	mov	sl, fp
 8007d2c:	2212      	movs	r2, #18
 8007d2e:	9109      	str	r1, [sp, #36]	@ 0x24
 8007d30:	e7da      	b.n	8007ce8 <_dtoa_r+0x230>
 8007d32:	2201      	movs	r2, #1
 8007d34:	9208      	str	r2, [sp, #32]
 8007d36:	e7f5      	b.n	8007d24 <_dtoa_r+0x26c>
 8007d38:	f04f 0b01 	mov.w	fp, #1
 8007d3c:	46da      	mov	sl, fp
 8007d3e:	465a      	mov	r2, fp
 8007d40:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8007d44:	e7d0      	b.n	8007ce8 <_dtoa_r+0x230>
 8007d46:	3101      	adds	r1, #1
 8007d48:	0040      	lsls	r0, r0, #1
 8007d4a:	e7d1      	b.n	8007cf0 <_dtoa_r+0x238>
 8007d4c:	f3af 8000 	nop.w
 8007d50:	636f4361 	.word	0x636f4361
 8007d54:	3fd287a7 	.word	0x3fd287a7
 8007d58:	8b60c8b3 	.word	0x8b60c8b3
 8007d5c:	3fc68a28 	.word	0x3fc68a28
 8007d60:	509f79fb 	.word	0x509f79fb
 8007d64:	3fd34413 	.word	0x3fd34413
 8007d68:	08009575 	.word	0x08009575
 8007d6c:	0800958c 	.word	0x0800958c
 8007d70:	7ff00000 	.word	0x7ff00000
 8007d74:	08009571 	.word	0x08009571
 8007d78:	08009545 	.word	0x08009545
 8007d7c:	08009544 	.word	0x08009544
 8007d80:	080096e0 	.word	0x080096e0
 8007d84:	080095e4 	.word	0x080095e4
 8007d88:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8007d8c:	f1ba 0f0e 	cmp.w	sl, #14
 8007d90:	6010      	str	r0, [r2, #0]
 8007d92:	d86e      	bhi.n	8007e72 <_dtoa_r+0x3ba>
 8007d94:	2c00      	cmp	r4, #0
 8007d96:	d06c      	beq.n	8007e72 <_dtoa_r+0x3ba>
 8007d98:	f1b8 0f00 	cmp.w	r8, #0
 8007d9c:	f340 80b4 	ble.w	8007f08 <_dtoa_r+0x450>
 8007da0:	4ac8      	ldr	r2, [pc, #800]	@ (80080c4 <_dtoa_r+0x60c>)
 8007da2:	f008 010f 	and.w	r1, r8, #15
 8007da6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8007daa:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8007dae:	ed92 7b00 	vldr	d7, [r2]
 8007db2:	ea4f 1128 	mov.w	r1, r8, asr #4
 8007db6:	f000 809b 	beq.w	8007ef0 <_dtoa_r+0x438>
 8007dba:	4ac3      	ldr	r2, [pc, #780]	@ (80080c8 <_dtoa_r+0x610>)
 8007dbc:	ed92 6b08 	vldr	d6, [r2, #32]
 8007dc0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8007dc4:	ed8d 6b02 	vstr	d6, [sp, #8]
 8007dc8:	f001 010f 	and.w	r1, r1, #15
 8007dcc:	2203      	movs	r2, #3
 8007dce:	48be      	ldr	r0, [pc, #760]	@ (80080c8 <_dtoa_r+0x610>)
 8007dd0:	2900      	cmp	r1, #0
 8007dd2:	f040 808f 	bne.w	8007ef4 <_dtoa_r+0x43c>
 8007dd6:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007dda:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007dde:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007de2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007de4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007de8:	2900      	cmp	r1, #0
 8007dea:	f000 80b3 	beq.w	8007f54 <_dtoa_r+0x49c>
 8007dee:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8007df2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007df6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dfa:	f140 80ab 	bpl.w	8007f54 <_dtoa_r+0x49c>
 8007dfe:	f1ba 0f00 	cmp.w	sl, #0
 8007e02:	f000 80a7 	beq.w	8007f54 <_dtoa_r+0x49c>
 8007e06:	f1bb 0f00 	cmp.w	fp, #0
 8007e0a:	dd30      	ble.n	8007e6e <_dtoa_r+0x3b6>
 8007e0c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8007e10:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007e14:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007e18:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 8007e1c:	9105      	str	r1, [sp, #20]
 8007e1e:	3201      	adds	r2, #1
 8007e20:	465c      	mov	r4, fp
 8007e22:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007e26:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8007e2a:	ee07 2a90 	vmov	s15, r2
 8007e2e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8007e32:	eea7 5b06 	vfma.f64	d5, d7, d6
 8007e36:	ee15 2a90 	vmov	r2, s11
 8007e3a:	ec51 0b15 	vmov	r0, r1, d5
 8007e3e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8007e42:	2c00      	cmp	r4, #0
 8007e44:	f040 808a 	bne.w	8007f5c <_dtoa_r+0x4a4>
 8007e48:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8007e4c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8007e50:	ec41 0b17 	vmov	d7, r0, r1
 8007e54:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007e58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e5c:	f300 826a 	bgt.w	8008334 <_dtoa_r+0x87c>
 8007e60:	eeb1 7b47 	vneg.f64	d7, d7
 8007e64:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007e68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e6c:	d423      	bmi.n	8007eb6 <_dtoa_r+0x3fe>
 8007e6e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007e72:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007e74:	2a00      	cmp	r2, #0
 8007e76:	f2c0 8129 	blt.w	80080cc <_dtoa_r+0x614>
 8007e7a:	f1b8 0f0e 	cmp.w	r8, #14
 8007e7e:	f300 8125 	bgt.w	80080cc <_dtoa_r+0x614>
 8007e82:	4b90      	ldr	r3, [pc, #576]	@ (80080c4 <_dtoa_r+0x60c>)
 8007e84:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007e88:	ed93 6b00 	vldr	d6, [r3]
 8007e8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	f280 80c8 	bge.w	8008024 <_dtoa_r+0x56c>
 8007e94:	f1ba 0f00 	cmp.w	sl, #0
 8007e98:	f300 80c4 	bgt.w	8008024 <_dtoa_r+0x56c>
 8007e9c:	d10b      	bne.n	8007eb6 <_dtoa_r+0x3fe>
 8007e9e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8007ea2:	ee26 6b07 	vmul.f64	d6, d6, d7
 8007ea6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007eaa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007eb2:	f2c0 823c 	blt.w	800832e <_dtoa_r+0x876>
 8007eb6:	2400      	movs	r4, #0
 8007eb8:	4625      	mov	r5, r4
 8007eba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ebc:	43db      	mvns	r3, r3
 8007ebe:	9305      	str	r3, [sp, #20]
 8007ec0:	463e      	mov	r6, r7
 8007ec2:	f04f 0800 	mov.w	r8, #0
 8007ec6:	4621      	mov	r1, r4
 8007ec8:	4648      	mov	r0, r9
 8007eca:	f000 fbdd 	bl	8008688 <_Bfree>
 8007ece:	2d00      	cmp	r5, #0
 8007ed0:	f000 80a2 	beq.w	8008018 <_dtoa_r+0x560>
 8007ed4:	f1b8 0f00 	cmp.w	r8, #0
 8007ed8:	d005      	beq.n	8007ee6 <_dtoa_r+0x42e>
 8007eda:	45a8      	cmp	r8, r5
 8007edc:	d003      	beq.n	8007ee6 <_dtoa_r+0x42e>
 8007ede:	4641      	mov	r1, r8
 8007ee0:	4648      	mov	r0, r9
 8007ee2:	f000 fbd1 	bl	8008688 <_Bfree>
 8007ee6:	4629      	mov	r1, r5
 8007ee8:	4648      	mov	r0, r9
 8007eea:	f000 fbcd 	bl	8008688 <_Bfree>
 8007eee:	e093      	b.n	8008018 <_dtoa_r+0x560>
 8007ef0:	2202      	movs	r2, #2
 8007ef2:	e76c      	b.n	8007dce <_dtoa_r+0x316>
 8007ef4:	07cc      	lsls	r4, r1, #31
 8007ef6:	d504      	bpl.n	8007f02 <_dtoa_r+0x44a>
 8007ef8:	ed90 6b00 	vldr	d6, [r0]
 8007efc:	3201      	adds	r2, #1
 8007efe:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007f02:	1049      	asrs	r1, r1, #1
 8007f04:	3008      	adds	r0, #8
 8007f06:	e763      	b.n	8007dd0 <_dtoa_r+0x318>
 8007f08:	d022      	beq.n	8007f50 <_dtoa_r+0x498>
 8007f0a:	f1c8 0100 	rsb	r1, r8, #0
 8007f0e:	4a6d      	ldr	r2, [pc, #436]	@ (80080c4 <_dtoa_r+0x60c>)
 8007f10:	f001 000f 	and.w	r0, r1, #15
 8007f14:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8007f18:	ed92 7b00 	vldr	d7, [r2]
 8007f1c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8007f20:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007f24:	4868      	ldr	r0, [pc, #416]	@ (80080c8 <_dtoa_r+0x610>)
 8007f26:	1109      	asrs	r1, r1, #4
 8007f28:	2400      	movs	r4, #0
 8007f2a:	2202      	movs	r2, #2
 8007f2c:	b929      	cbnz	r1, 8007f3a <_dtoa_r+0x482>
 8007f2e:	2c00      	cmp	r4, #0
 8007f30:	f43f af57 	beq.w	8007de2 <_dtoa_r+0x32a>
 8007f34:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007f38:	e753      	b.n	8007de2 <_dtoa_r+0x32a>
 8007f3a:	07ce      	lsls	r6, r1, #31
 8007f3c:	d505      	bpl.n	8007f4a <_dtoa_r+0x492>
 8007f3e:	ed90 6b00 	vldr	d6, [r0]
 8007f42:	3201      	adds	r2, #1
 8007f44:	2401      	movs	r4, #1
 8007f46:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007f4a:	1049      	asrs	r1, r1, #1
 8007f4c:	3008      	adds	r0, #8
 8007f4e:	e7ed      	b.n	8007f2c <_dtoa_r+0x474>
 8007f50:	2202      	movs	r2, #2
 8007f52:	e746      	b.n	8007de2 <_dtoa_r+0x32a>
 8007f54:	f8cd 8014 	str.w	r8, [sp, #20]
 8007f58:	4654      	mov	r4, sl
 8007f5a:	e762      	b.n	8007e22 <_dtoa_r+0x36a>
 8007f5c:	4a59      	ldr	r2, [pc, #356]	@ (80080c4 <_dtoa_r+0x60c>)
 8007f5e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8007f62:	ed12 4b02 	vldr	d4, [r2, #-8]
 8007f66:	9a08      	ldr	r2, [sp, #32]
 8007f68:	ec41 0b17 	vmov	d7, r0, r1
 8007f6c:	443c      	add	r4, r7
 8007f6e:	b34a      	cbz	r2, 8007fc4 <_dtoa_r+0x50c>
 8007f70:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8007f74:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8007f78:	463e      	mov	r6, r7
 8007f7a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8007f7e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8007f82:	ee35 7b47 	vsub.f64	d7, d5, d7
 8007f86:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007f8a:	ee14 2a90 	vmov	r2, s9
 8007f8e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007f92:	3230      	adds	r2, #48	@ 0x30
 8007f94:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007f98:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007f9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fa0:	f806 2b01 	strb.w	r2, [r6], #1
 8007fa4:	d438      	bmi.n	8008018 <_dtoa_r+0x560>
 8007fa6:	ee32 5b46 	vsub.f64	d5, d2, d6
 8007faa:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8007fae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fb2:	d46e      	bmi.n	8008092 <_dtoa_r+0x5da>
 8007fb4:	42a6      	cmp	r6, r4
 8007fb6:	f43f af5a 	beq.w	8007e6e <_dtoa_r+0x3b6>
 8007fba:	ee27 7b03 	vmul.f64	d7, d7, d3
 8007fbe:	ee26 6b03 	vmul.f64	d6, d6, d3
 8007fc2:	e7e0      	b.n	8007f86 <_dtoa_r+0x4ce>
 8007fc4:	4621      	mov	r1, r4
 8007fc6:	463e      	mov	r6, r7
 8007fc8:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007fcc:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8007fd0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007fd4:	ee14 2a90 	vmov	r2, s9
 8007fd8:	3230      	adds	r2, #48	@ 0x30
 8007fda:	f806 2b01 	strb.w	r2, [r6], #1
 8007fde:	42a6      	cmp	r6, r4
 8007fe0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007fe4:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007fe8:	d119      	bne.n	800801e <_dtoa_r+0x566>
 8007fea:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8007fee:	ee37 4b05 	vadd.f64	d4, d7, d5
 8007ff2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8007ff6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ffa:	dc4a      	bgt.n	8008092 <_dtoa_r+0x5da>
 8007ffc:	ee35 5b47 	vsub.f64	d5, d5, d7
 8008000:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8008004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008008:	f57f af31 	bpl.w	8007e6e <_dtoa_r+0x3b6>
 800800c:	460e      	mov	r6, r1
 800800e:	3901      	subs	r1, #1
 8008010:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008014:	2b30      	cmp	r3, #48	@ 0x30
 8008016:	d0f9      	beq.n	800800c <_dtoa_r+0x554>
 8008018:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800801c:	e027      	b.n	800806e <_dtoa_r+0x5b6>
 800801e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008022:	e7d5      	b.n	8007fd0 <_dtoa_r+0x518>
 8008024:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008028:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800802c:	463e      	mov	r6, r7
 800802e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8008032:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8008036:	ee15 3a10 	vmov	r3, s10
 800803a:	3330      	adds	r3, #48	@ 0x30
 800803c:	f806 3b01 	strb.w	r3, [r6], #1
 8008040:	1bf3      	subs	r3, r6, r7
 8008042:	459a      	cmp	sl, r3
 8008044:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8008048:	eea3 7b46 	vfms.f64	d7, d3, d6
 800804c:	d132      	bne.n	80080b4 <_dtoa_r+0x5fc>
 800804e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8008052:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800805a:	dc18      	bgt.n	800808e <_dtoa_r+0x5d6>
 800805c:	eeb4 7b46 	vcmp.f64	d7, d6
 8008060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008064:	d103      	bne.n	800806e <_dtoa_r+0x5b6>
 8008066:	ee15 3a10 	vmov	r3, s10
 800806a:	07db      	lsls	r3, r3, #31
 800806c:	d40f      	bmi.n	800808e <_dtoa_r+0x5d6>
 800806e:	9901      	ldr	r1, [sp, #4]
 8008070:	4648      	mov	r0, r9
 8008072:	f000 fb09 	bl	8008688 <_Bfree>
 8008076:	2300      	movs	r3, #0
 8008078:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800807a:	7033      	strb	r3, [r6, #0]
 800807c:	f108 0301 	add.w	r3, r8, #1
 8008080:	6013      	str	r3, [r2, #0]
 8008082:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008084:	2b00      	cmp	r3, #0
 8008086:	f000 824b 	beq.w	8008520 <_dtoa_r+0xa68>
 800808a:	601e      	str	r6, [r3, #0]
 800808c:	e248      	b.n	8008520 <_dtoa_r+0xa68>
 800808e:	f8cd 8014 	str.w	r8, [sp, #20]
 8008092:	4633      	mov	r3, r6
 8008094:	461e      	mov	r6, r3
 8008096:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800809a:	2a39      	cmp	r2, #57	@ 0x39
 800809c:	d106      	bne.n	80080ac <_dtoa_r+0x5f4>
 800809e:	429f      	cmp	r7, r3
 80080a0:	d1f8      	bne.n	8008094 <_dtoa_r+0x5dc>
 80080a2:	9a05      	ldr	r2, [sp, #20]
 80080a4:	3201      	adds	r2, #1
 80080a6:	9205      	str	r2, [sp, #20]
 80080a8:	2230      	movs	r2, #48	@ 0x30
 80080aa:	703a      	strb	r2, [r7, #0]
 80080ac:	781a      	ldrb	r2, [r3, #0]
 80080ae:	3201      	adds	r2, #1
 80080b0:	701a      	strb	r2, [r3, #0]
 80080b2:	e7b1      	b.n	8008018 <_dtoa_r+0x560>
 80080b4:	ee27 7b04 	vmul.f64	d7, d7, d4
 80080b8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80080bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080c0:	d1b5      	bne.n	800802e <_dtoa_r+0x576>
 80080c2:	e7d4      	b.n	800806e <_dtoa_r+0x5b6>
 80080c4:	080096e0 	.word	0x080096e0
 80080c8:	080096b8 	.word	0x080096b8
 80080cc:	9908      	ldr	r1, [sp, #32]
 80080ce:	2900      	cmp	r1, #0
 80080d0:	f000 80e9 	beq.w	80082a6 <_dtoa_r+0x7ee>
 80080d4:	9907      	ldr	r1, [sp, #28]
 80080d6:	2901      	cmp	r1, #1
 80080d8:	f300 80cb 	bgt.w	8008272 <_dtoa_r+0x7ba>
 80080dc:	2d00      	cmp	r5, #0
 80080de:	f000 80c4 	beq.w	800826a <_dtoa_r+0x7b2>
 80080e2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80080e6:	9e04      	ldr	r6, [sp, #16]
 80080e8:	461c      	mov	r4, r3
 80080ea:	9305      	str	r3, [sp, #20]
 80080ec:	9b04      	ldr	r3, [sp, #16]
 80080ee:	4413      	add	r3, r2
 80080f0:	9304      	str	r3, [sp, #16]
 80080f2:	9b06      	ldr	r3, [sp, #24]
 80080f4:	2101      	movs	r1, #1
 80080f6:	4413      	add	r3, r2
 80080f8:	4648      	mov	r0, r9
 80080fa:	9306      	str	r3, [sp, #24]
 80080fc:	f000 fb78 	bl	80087f0 <__i2b>
 8008100:	9b05      	ldr	r3, [sp, #20]
 8008102:	4605      	mov	r5, r0
 8008104:	b166      	cbz	r6, 8008120 <_dtoa_r+0x668>
 8008106:	9a06      	ldr	r2, [sp, #24]
 8008108:	2a00      	cmp	r2, #0
 800810a:	dd09      	ble.n	8008120 <_dtoa_r+0x668>
 800810c:	42b2      	cmp	r2, r6
 800810e:	9904      	ldr	r1, [sp, #16]
 8008110:	bfa8      	it	ge
 8008112:	4632      	movge	r2, r6
 8008114:	1a89      	subs	r1, r1, r2
 8008116:	9104      	str	r1, [sp, #16]
 8008118:	9906      	ldr	r1, [sp, #24]
 800811a:	1ab6      	subs	r6, r6, r2
 800811c:	1a8a      	subs	r2, r1, r2
 800811e:	9206      	str	r2, [sp, #24]
 8008120:	b30b      	cbz	r3, 8008166 <_dtoa_r+0x6ae>
 8008122:	9a08      	ldr	r2, [sp, #32]
 8008124:	2a00      	cmp	r2, #0
 8008126:	f000 80c5 	beq.w	80082b4 <_dtoa_r+0x7fc>
 800812a:	2c00      	cmp	r4, #0
 800812c:	f000 80bf 	beq.w	80082ae <_dtoa_r+0x7f6>
 8008130:	4629      	mov	r1, r5
 8008132:	4622      	mov	r2, r4
 8008134:	4648      	mov	r0, r9
 8008136:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008138:	f000 fc12 	bl	8008960 <__pow5mult>
 800813c:	9a01      	ldr	r2, [sp, #4]
 800813e:	4601      	mov	r1, r0
 8008140:	4605      	mov	r5, r0
 8008142:	4648      	mov	r0, r9
 8008144:	f000 fb6a 	bl	800881c <__multiply>
 8008148:	9901      	ldr	r1, [sp, #4]
 800814a:	9005      	str	r0, [sp, #20]
 800814c:	4648      	mov	r0, r9
 800814e:	f000 fa9b 	bl	8008688 <_Bfree>
 8008152:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008154:	1b1b      	subs	r3, r3, r4
 8008156:	f000 80b0 	beq.w	80082ba <_dtoa_r+0x802>
 800815a:	9905      	ldr	r1, [sp, #20]
 800815c:	461a      	mov	r2, r3
 800815e:	4648      	mov	r0, r9
 8008160:	f000 fbfe 	bl	8008960 <__pow5mult>
 8008164:	9001      	str	r0, [sp, #4]
 8008166:	2101      	movs	r1, #1
 8008168:	4648      	mov	r0, r9
 800816a:	f000 fb41 	bl	80087f0 <__i2b>
 800816e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008170:	4604      	mov	r4, r0
 8008172:	2b00      	cmp	r3, #0
 8008174:	f000 81da 	beq.w	800852c <_dtoa_r+0xa74>
 8008178:	461a      	mov	r2, r3
 800817a:	4601      	mov	r1, r0
 800817c:	4648      	mov	r0, r9
 800817e:	f000 fbef 	bl	8008960 <__pow5mult>
 8008182:	9b07      	ldr	r3, [sp, #28]
 8008184:	2b01      	cmp	r3, #1
 8008186:	4604      	mov	r4, r0
 8008188:	f300 80a0 	bgt.w	80082cc <_dtoa_r+0x814>
 800818c:	9b02      	ldr	r3, [sp, #8]
 800818e:	2b00      	cmp	r3, #0
 8008190:	f040 8096 	bne.w	80082c0 <_dtoa_r+0x808>
 8008194:	9b03      	ldr	r3, [sp, #12]
 8008196:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800819a:	2a00      	cmp	r2, #0
 800819c:	f040 8092 	bne.w	80082c4 <_dtoa_r+0x80c>
 80081a0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80081a4:	0d12      	lsrs	r2, r2, #20
 80081a6:	0512      	lsls	r2, r2, #20
 80081a8:	2a00      	cmp	r2, #0
 80081aa:	f000 808d 	beq.w	80082c8 <_dtoa_r+0x810>
 80081ae:	9b04      	ldr	r3, [sp, #16]
 80081b0:	3301      	adds	r3, #1
 80081b2:	9304      	str	r3, [sp, #16]
 80081b4:	9b06      	ldr	r3, [sp, #24]
 80081b6:	3301      	adds	r3, #1
 80081b8:	9306      	str	r3, [sp, #24]
 80081ba:	2301      	movs	r3, #1
 80081bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80081be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	f000 81b9 	beq.w	8008538 <_dtoa_r+0xa80>
 80081c6:	6922      	ldr	r2, [r4, #16]
 80081c8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80081cc:	6910      	ldr	r0, [r2, #16]
 80081ce:	f000 fac3 	bl	8008758 <__hi0bits>
 80081d2:	f1c0 0020 	rsb	r0, r0, #32
 80081d6:	9b06      	ldr	r3, [sp, #24]
 80081d8:	4418      	add	r0, r3
 80081da:	f010 001f 	ands.w	r0, r0, #31
 80081de:	f000 8081 	beq.w	80082e4 <_dtoa_r+0x82c>
 80081e2:	f1c0 0220 	rsb	r2, r0, #32
 80081e6:	2a04      	cmp	r2, #4
 80081e8:	dd73      	ble.n	80082d2 <_dtoa_r+0x81a>
 80081ea:	9b04      	ldr	r3, [sp, #16]
 80081ec:	f1c0 001c 	rsb	r0, r0, #28
 80081f0:	4403      	add	r3, r0
 80081f2:	9304      	str	r3, [sp, #16]
 80081f4:	9b06      	ldr	r3, [sp, #24]
 80081f6:	4406      	add	r6, r0
 80081f8:	4403      	add	r3, r0
 80081fa:	9306      	str	r3, [sp, #24]
 80081fc:	9b04      	ldr	r3, [sp, #16]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	dd05      	ble.n	800820e <_dtoa_r+0x756>
 8008202:	9901      	ldr	r1, [sp, #4]
 8008204:	461a      	mov	r2, r3
 8008206:	4648      	mov	r0, r9
 8008208:	f000 fc04 	bl	8008a14 <__lshift>
 800820c:	9001      	str	r0, [sp, #4]
 800820e:	9b06      	ldr	r3, [sp, #24]
 8008210:	2b00      	cmp	r3, #0
 8008212:	dd05      	ble.n	8008220 <_dtoa_r+0x768>
 8008214:	4621      	mov	r1, r4
 8008216:	461a      	mov	r2, r3
 8008218:	4648      	mov	r0, r9
 800821a:	f000 fbfb 	bl	8008a14 <__lshift>
 800821e:	4604      	mov	r4, r0
 8008220:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008222:	2b00      	cmp	r3, #0
 8008224:	d060      	beq.n	80082e8 <_dtoa_r+0x830>
 8008226:	9801      	ldr	r0, [sp, #4]
 8008228:	4621      	mov	r1, r4
 800822a:	f000 fc5f 	bl	8008aec <__mcmp>
 800822e:	2800      	cmp	r0, #0
 8008230:	da5a      	bge.n	80082e8 <_dtoa_r+0x830>
 8008232:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8008236:	9305      	str	r3, [sp, #20]
 8008238:	9901      	ldr	r1, [sp, #4]
 800823a:	2300      	movs	r3, #0
 800823c:	220a      	movs	r2, #10
 800823e:	4648      	mov	r0, r9
 8008240:	f000 fa44 	bl	80086cc <__multadd>
 8008244:	9b08      	ldr	r3, [sp, #32]
 8008246:	9001      	str	r0, [sp, #4]
 8008248:	2b00      	cmp	r3, #0
 800824a:	f000 8177 	beq.w	800853c <_dtoa_r+0xa84>
 800824e:	4629      	mov	r1, r5
 8008250:	2300      	movs	r3, #0
 8008252:	220a      	movs	r2, #10
 8008254:	4648      	mov	r0, r9
 8008256:	f000 fa39 	bl	80086cc <__multadd>
 800825a:	f1bb 0f00 	cmp.w	fp, #0
 800825e:	4605      	mov	r5, r0
 8008260:	dc6e      	bgt.n	8008340 <_dtoa_r+0x888>
 8008262:	9b07      	ldr	r3, [sp, #28]
 8008264:	2b02      	cmp	r3, #2
 8008266:	dc48      	bgt.n	80082fa <_dtoa_r+0x842>
 8008268:	e06a      	b.n	8008340 <_dtoa_r+0x888>
 800826a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800826c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008270:	e739      	b.n	80080e6 <_dtoa_r+0x62e>
 8008272:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 8008276:	42a3      	cmp	r3, r4
 8008278:	db07      	blt.n	800828a <_dtoa_r+0x7d2>
 800827a:	f1ba 0f00 	cmp.w	sl, #0
 800827e:	eba3 0404 	sub.w	r4, r3, r4
 8008282:	db0b      	blt.n	800829c <_dtoa_r+0x7e4>
 8008284:	9e04      	ldr	r6, [sp, #16]
 8008286:	4652      	mov	r2, sl
 8008288:	e72f      	b.n	80080ea <_dtoa_r+0x632>
 800828a:	1ae2      	subs	r2, r4, r3
 800828c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800828e:	9e04      	ldr	r6, [sp, #16]
 8008290:	4413      	add	r3, r2
 8008292:	930a      	str	r3, [sp, #40]	@ 0x28
 8008294:	4652      	mov	r2, sl
 8008296:	4623      	mov	r3, r4
 8008298:	2400      	movs	r4, #0
 800829a:	e726      	b.n	80080ea <_dtoa_r+0x632>
 800829c:	9a04      	ldr	r2, [sp, #16]
 800829e:	eba2 060a 	sub.w	r6, r2, sl
 80082a2:	2200      	movs	r2, #0
 80082a4:	e721      	b.n	80080ea <_dtoa_r+0x632>
 80082a6:	9e04      	ldr	r6, [sp, #16]
 80082a8:	9d08      	ldr	r5, [sp, #32]
 80082aa:	461c      	mov	r4, r3
 80082ac:	e72a      	b.n	8008104 <_dtoa_r+0x64c>
 80082ae:	9a01      	ldr	r2, [sp, #4]
 80082b0:	9205      	str	r2, [sp, #20]
 80082b2:	e752      	b.n	800815a <_dtoa_r+0x6a2>
 80082b4:	9901      	ldr	r1, [sp, #4]
 80082b6:	461a      	mov	r2, r3
 80082b8:	e751      	b.n	800815e <_dtoa_r+0x6a6>
 80082ba:	9b05      	ldr	r3, [sp, #20]
 80082bc:	9301      	str	r3, [sp, #4]
 80082be:	e752      	b.n	8008166 <_dtoa_r+0x6ae>
 80082c0:	2300      	movs	r3, #0
 80082c2:	e77b      	b.n	80081bc <_dtoa_r+0x704>
 80082c4:	9b02      	ldr	r3, [sp, #8]
 80082c6:	e779      	b.n	80081bc <_dtoa_r+0x704>
 80082c8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80082ca:	e778      	b.n	80081be <_dtoa_r+0x706>
 80082cc:	2300      	movs	r3, #0
 80082ce:	930b      	str	r3, [sp, #44]	@ 0x2c
 80082d0:	e779      	b.n	80081c6 <_dtoa_r+0x70e>
 80082d2:	d093      	beq.n	80081fc <_dtoa_r+0x744>
 80082d4:	9b04      	ldr	r3, [sp, #16]
 80082d6:	321c      	adds	r2, #28
 80082d8:	4413      	add	r3, r2
 80082da:	9304      	str	r3, [sp, #16]
 80082dc:	9b06      	ldr	r3, [sp, #24]
 80082de:	4416      	add	r6, r2
 80082e0:	4413      	add	r3, r2
 80082e2:	e78a      	b.n	80081fa <_dtoa_r+0x742>
 80082e4:	4602      	mov	r2, r0
 80082e6:	e7f5      	b.n	80082d4 <_dtoa_r+0x81c>
 80082e8:	f1ba 0f00 	cmp.w	sl, #0
 80082ec:	f8cd 8014 	str.w	r8, [sp, #20]
 80082f0:	46d3      	mov	fp, sl
 80082f2:	dc21      	bgt.n	8008338 <_dtoa_r+0x880>
 80082f4:	9b07      	ldr	r3, [sp, #28]
 80082f6:	2b02      	cmp	r3, #2
 80082f8:	dd1e      	ble.n	8008338 <_dtoa_r+0x880>
 80082fa:	f1bb 0f00 	cmp.w	fp, #0
 80082fe:	f47f addc 	bne.w	8007eba <_dtoa_r+0x402>
 8008302:	4621      	mov	r1, r4
 8008304:	465b      	mov	r3, fp
 8008306:	2205      	movs	r2, #5
 8008308:	4648      	mov	r0, r9
 800830a:	f000 f9df 	bl	80086cc <__multadd>
 800830e:	4601      	mov	r1, r0
 8008310:	4604      	mov	r4, r0
 8008312:	9801      	ldr	r0, [sp, #4]
 8008314:	f000 fbea 	bl	8008aec <__mcmp>
 8008318:	2800      	cmp	r0, #0
 800831a:	f77f adce 	ble.w	8007eba <_dtoa_r+0x402>
 800831e:	463e      	mov	r6, r7
 8008320:	2331      	movs	r3, #49	@ 0x31
 8008322:	f806 3b01 	strb.w	r3, [r6], #1
 8008326:	9b05      	ldr	r3, [sp, #20]
 8008328:	3301      	adds	r3, #1
 800832a:	9305      	str	r3, [sp, #20]
 800832c:	e5c9      	b.n	8007ec2 <_dtoa_r+0x40a>
 800832e:	f8cd 8014 	str.w	r8, [sp, #20]
 8008332:	4654      	mov	r4, sl
 8008334:	4625      	mov	r5, r4
 8008336:	e7f2      	b.n	800831e <_dtoa_r+0x866>
 8008338:	9b08      	ldr	r3, [sp, #32]
 800833a:	2b00      	cmp	r3, #0
 800833c:	f000 8102 	beq.w	8008544 <_dtoa_r+0xa8c>
 8008340:	2e00      	cmp	r6, #0
 8008342:	dd05      	ble.n	8008350 <_dtoa_r+0x898>
 8008344:	4629      	mov	r1, r5
 8008346:	4632      	mov	r2, r6
 8008348:	4648      	mov	r0, r9
 800834a:	f000 fb63 	bl	8008a14 <__lshift>
 800834e:	4605      	mov	r5, r0
 8008350:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008352:	2b00      	cmp	r3, #0
 8008354:	d058      	beq.n	8008408 <_dtoa_r+0x950>
 8008356:	6869      	ldr	r1, [r5, #4]
 8008358:	4648      	mov	r0, r9
 800835a:	f000 f955 	bl	8008608 <_Balloc>
 800835e:	4606      	mov	r6, r0
 8008360:	b928      	cbnz	r0, 800836e <_dtoa_r+0x8b6>
 8008362:	4b82      	ldr	r3, [pc, #520]	@ (800856c <_dtoa_r+0xab4>)
 8008364:	4602      	mov	r2, r0
 8008366:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800836a:	f7ff bbbe 	b.w	8007aea <_dtoa_r+0x32>
 800836e:	692a      	ldr	r2, [r5, #16]
 8008370:	3202      	adds	r2, #2
 8008372:	0092      	lsls	r2, r2, #2
 8008374:	f105 010c 	add.w	r1, r5, #12
 8008378:	300c      	adds	r0, #12
 800837a:	f000 fd6b 	bl	8008e54 <memcpy>
 800837e:	2201      	movs	r2, #1
 8008380:	4631      	mov	r1, r6
 8008382:	4648      	mov	r0, r9
 8008384:	f000 fb46 	bl	8008a14 <__lshift>
 8008388:	1c7b      	adds	r3, r7, #1
 800838a:	9304      	str	r3, [sp, #16]
 800838c:	eb07 030b 	add.w	r3, r7, fp
 8008390:	9309      	str	r3, [sp, #36]	@ 0x24
 8008392:	9b02      	ldr	r3, [sp, #8]
 8008394:	f003 0301 	and.w	r3, r3, #1
 8008398:	46a8      	mov	r8, r5
 800839a:	9308      	str	r3, [sp, #32]
 800839c:	4605      	mov	r5, r0
 800839e:	9b04      	ldr	r3, [sp, #16]
 80083a0:	9801      	ldr	r0, [sp, #4]
 80083a2:	4621      	mov	r1, r4
 80083a4:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80083a8:	f7ff fafd 	bl	80079a6 <quorem>
 80083ac:	4641      	mov	r1, r8
 80083ae:	9002      	str	r0, [sp, #8]
 80083b0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80083b4:	9801      	ldr	r0, [sp, #4]
 80083b6:	f000 fb99 	bl	8008aec <__mcmp>
 80083ba:	462a      	mov	r2, r5
 80083bc:	9006      	str	r0, [sp, #24]
 80083be:	4621      	mov	r1, r4
 80083c0:	4648      	mov	r0, r9
 80083c2:	f000 fbaf 	bl	8008b24 <__mdiff>
 80083c6:	68c2      	ldr	r2, [r0, #12]
 80083c8:	4606      	mov	r6, r0
 80083ca:	b9fa      	cbnz	r2, 800840c <_dtoa_r+0x954>
 80083cc:	4601      	mov	r1, r0
 80083ce:	9801      	ldr	r0, [sp, #4]
 80083d0:	f000 fb8c 	bl	8008aec <__mcmp>
 80083d4:	4602      	mov	r2, r0
 80083d6:	4631      	mov	r1, r6
 80083d8:	4648      	mov	r0, r9
 80083da:	920a      	str	r2, [sp, #40]	@ 0x28
 80083dc:	f000 f954 	bl	8008688 <_Bfree>
 80083e0:	9b07      	ldr	r3, [sp, #28]
 80083e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80083e4:	9e04      	ldr	r6, [sp, #16]
 80083e6:	ea42 0103 	orr.w	r1, r2, r3
 80083ea:	9b08      	ldr	r3, [sp, #32]
 80083ec:	4319      	orrs	r1, r3
 80083ee:	d10f      	bne.n	8008410 <_dtoa_r+0x958>
 80083f0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80083f4:	d028      	beq.n	8008448 <_dtoa_r+0x990>
 80083f6:	9b06      	ldr	r3, [sp, #24]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	dd02      	ble.n	8008402 <_dtoa_r+0x94a>
 80083fc:	9b02      	ldr	r3, [sp, #8]
 80083fe:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8008402:	f88b a000 	strb.w	sl, [fp]
 8008406:	e55e      	b.n	8007ec6 <_dtoa_r+0x40e>
 8008408:	4628      	mov	r0, r5
 800840a:	e7bd      	b.n	8008388 <_dtoa_r+0x8d0>
 800840c:	2201      	movs	r2, #1
 800840e:	e7e2      	b.n	80083d6 <_dtoa_r+0x91e>
 8008410:	9b06      	ldr	r3, [sp, #24]
 8008412:	2b00      	cmp	r3, #0
 8008414:	db04      	blt.n	8008420 <_dtoa_r+0x968>
 8008416:	9907      	ldr	r1, [sp, #28]
 8008418:	430b      	orrs	r3, r1
 800841a:	9908      	ldr	r1, [sp, #32]
 800841c:	430b      	orrs	r3, r1
 800841e:	d120      	bne.n	8008462 <_dtoa_r+0x9aa>
 8008420:	2a00      	cmp	r2, #0
 8008422:	ddee      	ble.n	8008402 <_dtoa_r+0x94a>
 8008424:	9901      	ldr	r1, [sp, #4]
 8008426:	2201      	movs	r2, #1
 8008428:	4648      	mov	r0, r9
 800842a:	f000 faf3 	bl	8008a14 <__lshift>
 800842e:	4621      	mov	r1, r4
 8008430:	9001      	str	r0, [sp, #4]
 8008432:	f000 fb5b 	bl	8008aec <__mcmp>
 8008436:	2800      	cmp	r0, #0
 8008438:	dc03      	bgt.n	8008442 <_dtoa_r+0x98a>
 800843a:	d1e2      	bne.n	8008402 <_dtoa_r+0x94a>
 800843c:	f01a 0f01 	tst.w	sl, #1
 8008440:	d0df      	beq.n	8008402 <_dtoa_r+0x94a>
 8008442:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008446:	d1d9      	bne.n	80083fc <_dtoa_r+0x944>
 8008448:	2339      	movs	r3, #57	@ 0x39
 800844a:	f88b 3000 	strb.w	r3, [fp]
 800844e:	4633      	mov	r3, r6
 8008450:	461e      	mov	r6, r3
 8008452:	3b01      	subs	r3, #1
 8008454:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008458:	2a39      	cmp	r2, #57	@ 0x39
 800845a:	d052      	beq.n	8008502 <_dtoa_r+0xa4a>
 800845c:	3201      	adds	r2, #1
 800845e:	701a      	strb	r2, [r3, #0]
 8008460:	e531      	b.n	8007ec6 <_dtoa_r+0x40e>
 8008462:	2a00      	cmp	r2, #0
 8008464:	dd07      	ble.n	8008476 <_dtoa_r+0x9be>
 8008466:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800846a:	d0ed      	beq.n	8008448 <_dtoa_r+0x990>
 800846c:	f10a 0301 	add.w	r3, sl, #1
 8008470:	f88b 3000 	strb.w	r3, [fp]
 8008474:	e527      	b.n	8007ec6 <_dtoa_r+0x40e>
 8008476:	9b04      	ldr	r3, [sp, #16]
 8008478:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800847a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800847e:	4293      	cmp	r3, r2
 8008480:	d029      	beq.n	80084d6 <_dtoa_r+0xa1e>
 8008482:	9901      	ldr	r1, [sp, #4]
 8008484:	2300      	movs	r3, #0
 8008486:	220a      	movs	r2, #10
 8008488:	4648      	mov	r0, r9
 800848a:	f000 f91f 	bl	80086cc <__multadd>
 800848e:	45a8      	cmp	r8, r5
 8008490:	9001      	str	r0, [sp, #4]
 8008492:	f04f 0300 	mov.w	r3, #0
 8008496:	f04f 020a 	mov.w	r2, #10
 800849a:	4641      	mov	r1, r8
 800849c:	4648      	mov	r0, r9
 800849e:	d107      	bne.n	80084b0 <_dtoa_r+0x9f8>
 80084a0:	f000 f914 	bl	80086cc <__multadd>
 80084a4:	4680      	mov	r8, r0
 80084a6:	4605      	mov	r5, r0
 80084a8:	9b04      	ldr	r3, [sp, #16]
 80084aa:	3301      	adds	r3, #1
 80084ac:	9304      	str	r3, [sp, #16]
 80084ae:	e776      	b.n	800839e <_dtoa_r+0x8e6>
 80084b0:	f000 f90c 	bl	80086cc <__multadd>
 80084b4:	4629      	mov	r1, r5
 80084b6:	4680      	mov	r8, r0
 80084b8:	2300      	movs	r3, #0
 80084ba:	220a      	movs	r2, #10
 80084bc:	4648      	mov	r0, r9
 80084be:	f000 f905 	bl	80086cc <__multadd>
 80084c2:	4605      	mov	r5, r0
 80084c4:	e7f0      	b.n	80084a8 <_dtoa_r+0x9f0>
 80084c6:	f1bb 0f00 	cmp.w	fp, #0
 80084ca:	bfcc      	ite	gt
 80084cc:	465e      	movgt	r6, fp
 80084ce:	2601      	movle	r6, #1
 80084d0:	443e      	add	r6, r7
 80084d2:	f04f 0800 	mov.w	r8, #0
 80084d6:	9901      	ldr	r1, [sp, #4]
 80084d8:	2201      	movs	r2, #1
 80084da:	4648      	mov	r0, r9
 80084dc:	f000 fa9a 	bl	8008a14 <__lshift>
 80084e0:	4621      	mov	r1, r4
 80084e2:	9001      	str	r0, [sp, #4]
 80084e4:	f000 fb02 	bl	8008aec <__mcmp>
 80084e8:	2800      	cmp	r0, #0
 80084ea:	dcb0      	bgt.n	800844e <_dtoa_r+0x996>
 80084ec:	d102      	bne.n	80084f4 <_dtoa_r+0xa3c>
 80084ee:	f01a 0f01 	tst.w	sl, #1
 80084f2:	d1ac      	bne.n	800844e <_dtoa_r+0x996>
 80084f4:	4633      	mov	r3, r6
 80084f6:	461e      	mov	r6, r3
 80084f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80084fc:	2a30      	cmp	r2, #48	@ 0x30
 80084fe:	d0fa      	beq.n	80084f6 <_dtoa_r+0xa3e>
 8008500:	e4e1      	b.n	8007ec6 <_dtoa_r+0x40e>
 8008502:	429f      	cmp	r7, r3
 8008504:	d1a4      	bne.n	8008450 <_dtoa_r+0x998>
 8008506:	9b05      	ldr	r3, [sp, #20]
 8008508:	3301      	adds	r3, #1
 800850a:	9305      	str	r3, [sp, #20]
 800850c:	2331      	movs	r3, #49	@ 0x31
 800850e:	703b      	strb	r3, [r7, #0]
 8008510:	e4d9      	b.n	8007ec6 <_dtoa_r+0x40e>
 8008512:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008514:	4f16      	ldr	r7, [pc, #88]	@ (8008570 <_dtoa_r+0xab8>)
 8008516:	b11b      	cbz	r3, 8008520 <_dtoa_r+0xa68>
 8008518:	f107 0308 	add.w	r3, r7, #8
 800851c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800851e:	6013      	str	r3, [r2, #0]
 8008520:	4638      	mov	r0, r7
 8008522:	b011      	add	sp, #68	@ 0x44
 8008524:	ecbd 8b02 	vpop	{d8}
 8008528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800852c:	9b07      	ldr	r3, [sp, #28]
 800852e:	2b01      	cmp	r3, #1
 8008530:	f77f ae2c 	ble.w	800818c <_dtoa_r+0x6d4>
 8008534:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008536:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008538:	2001      	movs	r0, #1
 800853a:	e64c      	b.n	80081d6 <_dtoa_r+0x71e>
 800853c:	f1bb 0f00 	cmp.w	fp, #0
 8008540:	f77f aed8 	ble.w	80082f4 <_dtoa_r+0x83c>
 8008544:	463e      	mov	r6, r7
 8008546:	9801      	ldr	r0, [sp, #4]
 8008548:	4621      	mov	r1, r4
 800854a:	f7ff fa2c 	bl	80079a6 <quorem>
 800854e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8008552:	f806 ab01 	strb.w	sl, [r6], #1
 8008556:	1bf2      	subs	r2, r6, r7
 8008558:	4593      	cmp	fp, r2
 800855a:	ddb4      	ble.n	80084c6 <_dtoa_r+0xa0e>
 800855c:	9901      	ldr	r1, [sp, #4]
 800855e:	2300      	movs	r3, #0
 8008560:	220a      	movs	r2, #10
 8008562:	4648      	mov	r0, r9
 8008564:	f000 f8b2 	bl	80086cc <__multadd>
 8008568:	9001      	str	r0, [sp, #4]
 800856a:	e7ec      	b.n	8008546 <_dtoa_r+0xa8e>
 800856c:	080095e4 	.word	0x080095e4
 8008570:	08009568 	.word	0x08009568

08008574 <_free_r>:
 8008574:	b538      	push	{r3, r4, r5, lr}
 8008576:	4605      	mov	r5, r0
 8008578:	2900      	cmp	r1, #0
 800857a:	d041      	beq.n	8008600 <_free_r+0x8c>
 800857c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008580:	1f0c      	subs	r4, r1, #4
 8008582:	2b00      	cmp	r3, #0
 8008584:	bfb8      	it	lt
 8008586:	18e4      	addlt	r4, r4, r3
 8008588:	f7fe fc38 	bl	8006dfc <__malloc_lock>
 800858c:	4a1d      	ldr	r2, [pc, #116]	@ (8008604 <_free_r+0x90>)
 800858e:	6813      	ldr	r3, [r2, #0]
 8008590:	b933      	cbnz	r3, 80085a0 <_free_r+0x2c>
 8008592:	6063      	str	r3, [r4, #4]
 8008594:	6014      	str	r4, [r2, #0]
 8008596:	4628      	mov	r0, r5
 8008598:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800859c:	f7fe bc34 	b.w	8006e08 <__malloc_unlock>
 80085a0:	42a3      	cmp	r3, r4
 80085a2:	d908      	bls.n	80085b6 <_free_r+0x42>
 80085a4:	6820      	ldr	r0, [r4, #0]
 80085a6:	1821      	adds	r1, r4, r0
 80085a8:	428b      	cmp	r3, r1
 80085aa:	bf01      	itttt	eq
 80085ac:	6819      	ldreq	r1, [r3, #0]
 80085ae:	685b      	ldreq	r3, [r3, #4]
 80085b0:	1809      	addeq	r1, r1, r0
 80085b2:	6021      	streq	r1, [r4, #0]
 80085b4:	e7ed      	b.n	8008592 <_free_r+0x1e>
 80085b6:	461a      	mov	r2, r3
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	b10b      	cbz	r3, 80085c0 <_free_r+0x4c>
 80085bc:	42a3      	cmp	r3, r4
 80085be:	d9fa      	bls.n	80085b6 <_free_r+0x42>
 80085c0:	6811      	ldr	r1, [r2, #0]
 80085c2:	1850      	adds	r0, r2, r1
 80085c4:	42a0      	cmp	r0, r4
 80085c6:	d10b      	bne.n	80085e0 <_free_r+0x6c>
 80085c8:	6820      	ldr	r0, [r4, #0]
 80085ca:	4401      	add	r1, r0
 80085cc:	1850      	adds	r0, r2, r1
 80085ce:	4283      	cmp	r3, r0
 80085d0:	6011      	str	r1, [r2, #0]
 80085d2:	d1e0      	bne.n	8008596 <_free_r+0x22>
 80085d4:	6818      	ldr	r0, [r3, #0]
 80085d6:	685b      	ldr	r3, [r3, #4]
 80085d8:	6053      	str	r3, [r2, #4]
 80085da:	4408      	add	r0, r1
 80085dc:	6010      	str	r0, [r2, #0]
 80085de:	e7da      	b.n	8008596 <_free_r+0x22>
 80085e0:	d902      	bls.n	80085e8 <_free_r+0x74>
 80085e2:	230c      	movs	r3, #12
 80085e4:	602b      	str	r3, [r5, #0]
 80085e6:	e7d6      	b.n	8008596 <_free_r+0x22>
 80085e8:	6820      	ldr	r0, [r4, #0]
 80085ea:	1821      	adds	r1, r4, r0
 80085ec:	428b      	cmp	r3, r1
 80085ee:	bf04      	itt	eq
 80085f0:	6819      	ldreq	r1, [r3, #0]
 80085f2:	685b      	ldreq	r3, [r3, #4]
 80085f4:	6063      	str	r3, [r4, #4]
 80085f6:	bf04      	itt	eq
 80085f8:	1809      	addeq	r1, r1, r0
 80085fa:	6021      	streq	r1, [r4, #0]
 80085fc:	6054      	str	r4, [r2, #4]
 80085fe:	e7ca      	b.n	8008596 <_free_r+0x22>
 8008600:	bd38      	pop	{r3, r4, r5, pc}
 8008602:	bf00      	nop
 8008604:	20000600 	.word	0x20000600

08008608 <_Balloc>:
 8008608:	b570      	push	{r4, r5, r6, lr}
 800860a:	69c6      	ldr	r6, [r0, #28]
 800860c:	4604      	mov	r4, r0
 800860e:	460d      	mov	r5, r1
 8008610:	b976      	cbnz	r6, 8008630 <_Balloc+0x28>
 8008612:	2010      	movs	r0, #16
 8008614:	f7fe fb48 	bl	8006ca8 <malloc>
 8008618:	4602      	mov	r2, r0
 800861a:	61e0      	str	r0, [r4, #28]
 800861c:	b920      	cbnz	r0, 8008628 <_Balloc+0x20>
 800861e:	4b18      	ldr	r3, [pc, #96]	@ (8008680 <_Balloc+0x78>)
 8008620:	4818      	ldr	r0, [pc, #96]	@ (8008684 <_Balloc+0x7c>)
 8008622:	216b      	movs	r1, #107	@ 0x6b
 8008624:	f000 fc24 	bl	8008e70 <__assert_func>
 8008628:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800862c:	6006      	str	r6, [r0, #0]
 800862e:	60c6      	str	r6, [r0, #12]
 8008630:	69e6      	ldr	r6, [r4, #28]
 8008632:	68f3      	ldr	r3, [r6, #12]
 8008634:	b183      	cbz	r3, 8008658 <_Balloc+0x50>
 8008636:	69e3      	ldr	r3, [r4, #28]
 8008638:	68db      	ldr	r3, [r3, #12]
 800863a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800863e:	b9b8      	cbnz	r0, 8008670 <_Balloc+0x68>
 8008640:	2101      	movs	r1, #1
 8008642:	fa01 f605 	lsl.w	r6, r1, r5
 8008646:	1d72      	adds	r2, r6, #5
 8008648:	0092      	lsls	r2, r2, #2
 800864a:	4620      	mov	r0, r4
 800864c:	f000 fc2e 	bl	8008eac <_calloc_r>
 8008650:	b160      	cbz	r0, 800866c <_Balloc+0x64>
 8008652:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008656:	e00e      	b.n	8008676 <_Balloc+0x6e>
 8008658:	2221      	movs	r2, #33	@ 0x21
 800865a:	2104      	movs	r1, #4
 800865c:	4620      	mov	r0, r4
 800865e:	f000 fc25 	bl	8008eac <_calloc_r>
 8008662:	69e3      	ldr	r3, [r4, #28]
 8008664:	60f0      	str	r0, [r6, #12]
 8008666:	68db      	ldr	r3, [r3, #12]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d1e4      	bne.n	8008636 <_Balloc+0x2e>
 800866c:	2000      	movs	r0, #0
 800866e:	bd70      	pop	{r4, r5, r6, pc}
 8008670:	6802      	ldr	r2, [r0, #0]
 8008672:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008676:	2300      	movs	r3, #0
 8008678:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800867c:	e7f7      	b.n	800866e <_Balloc+0x66>
 800867e:	bf00      	nop
 8008680:	08009575 	.word	0x08009575
 8008684:	080095f5 	.word	0x080095f5

08008688 <_Bfree>:
 8008688:	b570      	push	{r4, r5, r6, lr}
 800868a:	69c6      	ldr	r6, [r0, #28]
 800868c:	4605      	mov	r5, r0
 800868e:	460c      	mov	r4, r1
 8008690:	b976      	cbnz	r6, 80086b0 <_Bfree+0x28>
 8008692:	2010      	movs	r0, #16
 8008694:	f7fe fb08 	bl	8006ca8 <malloc>
 8008698:	4602      	mov	r2, r0
 800869a:	61e8      	str	r0, [r5, #28]
 800869c:	b920      	cbnz	r0, 80086a8 <_Bfree+0x20>
 800869e:	4b09      	ldr	r3, [pc, #36]	@ (80086c4 <_Bfree+0x3c>)
 80086a0:	4809      	ldr	r0, [pc, #36]	@ (80086c8 <_Bfree+0x40>)
 80086a2:	218f      	movs	r1, #143	@ 0x8f
 80086a4:	f000 fbe4 	bl	8008e70 <__assert_func>
 80086a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80086ac:	6006      	str	r6, [r0, #0]
 80086ae:	60c6      	str	r6, [r0, #12]
 80086b0:	b13c      	cbz	r4, 80086c2 <_Bfree+0x3a>
 80086b2:	69eb      	ldr	r3, [r5, #28]
 80086b4:	6862      	ldr	r2, [r4, #4]
 80086b6:	68db      	ldr	r3, [r3, #12]
 80086b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80086bc:	6021      	str	r1, [r4, #0]
 80086be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80086c2:	bd70      	pop	{r4, r5, r6, pc}
 80086c4:	08009575 	.word	0x08009575
 80086c8:	080095f5 	.word	0x080095f5

080086cc <__multadd>:
 80086cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086d0:	690d      	ldr	r5, [r1, #16]
 80086d2:	4607      	mov	r7, r0
 80086d4:	460c      	mov	r4, r1
 80086d6:	461e      	mov	r6, r3
 80086d8:	f101 0c14 	add.w	ip, r1, #20
 80086dc:	2000      	movs	r0, #0
 80086de:	f8dc 3000 	ldr.w	r3, [ip]
 80086e2:	b299      	uxth	r1, r3
 80086e4:	fb02 6101 	mla	r1, r2, r1, r6
 80086e8:	0c1e      	lsrs	r6, r3, #16
 80086ea:	0c0b      	lsrs	r3, r1, #16
 80086ec:	fb02 3306 	mla	r3, r2, r6, r3
 80086f0:	b289      	uxth	r1, r1
 80086f2:	3001      	adds	r0, #1
 80086f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80086f8:	4285      	cmp	r5, r0
 80086fa:	f84c 1b04 	str.w	r1, [ip], #4
 80086fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008702:	dcec      	bgt.n	80086de <__multadd+0x12>
 8008704:	b30e      	cbz	r6, 800874a <__multadd+0x7e>
 8008706:	68a3      	ldr	r3, [r4, #8]
 8008708:	42ab      	cmp	r3, r5
 800870a:	dc19      	bgt.n	8008740 <__multadd+0x74>
 800870c:	6861      	ldr	r1, [r4, #4]
 800870e:	4638      	mov	r0, r7
 8008710:	3101      	adds	r1, #1
 8008712:	f7ff ff79 	bl	8008608 <_Balloc>
 8008716:	4680      	mov	r8, r0
 8008718:	b928      	cbnz	r0, 8008726 <__multadd+0x5a>
 800871a:	4602      	mov	r2, r0
 800871c:	4b0c      	ldr	r3, [pc, #48]	@ (8008750 <__multadd+0x84>)
 800871e:	480d      	ldr	r0, [pc, #52]	@ (8008754 <__multadd+0x88>)
 8008720:	21ba      	movs	r1, #186	@ 0xba
 8008722:	f000 fba5 	bl	8008e70 <__assert_func>
 8008726:	6922      	ldr	r2, [r4, #16]
 8008728:	3202      	adds	r2, #2
 800872a:	f104 010c 	add.w	r1, r4, #12
 800872e:	0092      	lsls	r2, r2, #2
 8008730:	300c      	adds	r0, #12
 8008732:	f000 fb8f 	bl	8008e54 <memcpy>
 8008736:	4621      	mov	r1, r4
 8008738:	4638      	mov	r0, r7
 800873a:	f7ff ffa5 	bl	8008688 <_Bfree>
 800873e:	4644      	mov	r4, r8
 8008740:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008744:	3501      	adds	r5, #1
 8008746:	615e      	str	r6, [r3, #20]
 8008748:	6125      	str	r5, [r4, #16]
 800874a:	4620      	mov	r0, r4
 800874c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008750:	080095e4 	.word	0x080095e4
 8008754:	080095f5 	.word	0x080095f5

08008758 <__hi0bits>:
 8008758:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800875c:	4603      	mov	r3, r0
 800875e:	bf36      	itet	cc
 8008760:	0403      	lslcc	r3, r0, #16
 8008762:	2000      	movcs	r0, #0
 8008764:	2010      	movcc	r0, #16
 8008766:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800876a:	bf3c      	itt	cc
 800876c:	021b      	lslcc	r3, r3, #8
 800876e:	3008      	addcc	r0, #8
 8008770:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008774:	bf3c      	itt	cc
 8008776:	011b      	lslcc	r3, r3, #4
 8008778:	3004      	addcc	r0, #4
 800877a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800877e:	bf3c      	itt	cc
 8008780:	009b      	lslcc	r3, r3, #2
 8008782:	3002      	addcc	r0, #2
 8008784:	2b00      	cmp	r3, #0
 8008786:	db05      	blt.n	8008794 <__hi0bits+0x3c>
 8008788:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800878c:	f100 0001 	add.w	r0, r0, #1
 8008790:	bf08      	it	eq
 8008792:	2020      	moveq	r0, #32
 8008794:	4770      	bx	lr

08008796 <__lo0bits>:
 8008796:	6803      	ldr	r3, [r0, #0]
 8008798:	4602      	mov	r2, r0
 800879a:	f013 0007 	ands.w	r0, r3, #7
 800879e:	d00b      	beq.n	80087b8 <__lo0bits+0x22>
 80087a0:	07d9      	lsls	r1, r3, #31
 80087a2:	d421      	bmi.n	80087e8 <__lo0bits+0x52>
 80087a4:	0798      	lsls	r0, r3, #30
 80087a6:	bf49      	itett	mi
 80087a8:	085b      	lsrmi	r3, r3, #1
 80087aa:	089b      	lsrpl	r3, r3, #2
 80087ac:	2001      	movmi	r0, #1
 80087ae:	6013      	strmi	r3, [r2, #0]
 80087b0:	bf5c      	itt	pl
 80087b2:	6013      	strpl	r3, [r2, #0]
 80087b4:	2002      	movpl	r0, #2
 80087b6:	4770      	bx	lr
 80087b8:	b299      	uxth	r1, r3
 80087ba:	b909      	cbnz	r1, 80087c0 <__lo0bits+0x2a>
 80087bc:	0c1b      	lsrs	r3, r3, #16
 80087be:	2010      	movs	r0, #16
 80087c0:	b2d9      	uxtb	r1, r3
 80087c2:	b909      	cbnz	r1, 80087c8 <__lo0bits+0x32>
 80087c4:	3008      	adds	r0, #8
 80087c6:	0a1b      	lsrs	r3, r3, #8
 80087c8:	0719      	lsls	r1, r3, #28
 80087ca:	bf04      	itt	eq
 80087cc:	091b      	lsreq	r3, r3, #4
 80087ce:	3004      	addeq	r0, #4
 80087d0:	0799      	lsls	r1, r3, #30
 80087d2:	bf04      	itt	eq
 80087d4:	089b      	lsreq	r3, r3, #2
 80087d6:	3002      	addeq	r0, #2
 80087d8:	07d9      	lsls	r1, r3, #31
 80087da:	d403      	bmi.n	80087e4 <__lo0bits+0x4e>
 80087dc:	085b      	lsrs	r3, r3, #1
 80087de:	f100 0001 	add.w	r0, r0, #1
 80087e2:	d003      	beq.n	80087ec <__lo0bits+0x56>
 80087e4:	6013      	str	r3, [r2, #0]
 80087e6:	4770      	bx	lr
 80087e8:	2000      	movs	r0, #0
 80087ea:	4770      	bx	lr
 80087ec:	2020      	movs	r0, #32
 80087ee:	4770      	bx	lr

080087f0 <__i2b>:
 80087f0:	b510      	push	{r4, lr}
 80087f2:	460c      	mov	r4, r1
 80087f4:	2101      	movs	r1, #1
 80087f6:	f7ff ff07 	bl	8008608 <_Balloc>
 80087fa:	4602      	mov	r2, r0
 80087fc:	b928      	cbnz	r0, 800880a <__i2b+0x1a>
 80087fe:	4b05      	ldr	r3, [pc, #20]	@ (8008814 <__i2b+0x24>)
 8008800:	4805      	ldr	r0, [pc, #20]	@ (8008818 <__i2b+0x28>)
 8008802:	f240 1145 	movw	r1, #325	@ 0x145
 8008806:	f000 fb33 	bl	8008e70 <__assert_func>
 800880a:	2301      	movs	r3, #1
 800880c:	6144      	str	r4, [r0, #20]
 800880e:	6103      	str	r3, [r0, #16]
 8008810:	bd10      	pop	{r4, pc}
 8008812:	bf00      	nop
 8008814:	080095e4 	.word	0x080095e4
 8008818:	080095f5 	.word	0x080095f5

0800881c <__multiply>:
 800881c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008820:	4617      	mov	r7, r2
 8008822:	690a      	ldr	r2, [r1, #16]
 8008824:	693b      	ldr	r3, [r7, #16]
 8008826:	429a      	cmp	r2, r3
 8008828:	bfa8      	it	ge
 800882a:	463b      	movge	r3, r7
 800882c:	4689      	mov	r9, r1
 800882e:	bfa4      	itt	ge
 8008830:	460f      	movge	r7, r1
 8008832:	4699      	movge	r9, r3
 8008834:	693d      	ldr	r5, [r7, #16]
 8008836:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	6879      	ldr	r1, [r7, #4]
 800883e:	eb05 060a 	add.w	r6, r5, sl
 8008842:	42b3      	cmp	r3, r6
 8008844:	b085      	sub	sp, #20
 8008846:	bfb8      	it	lt
 8008848:	3101      	addlt	r1, #1
 800884a:	f7ff fedd 	bl	8008608 <_Balloc>
 800884e:	b930      	cbnz	r0, 800885e <__multiply+0x42>
 8008850:	4602      	mov	r2, r0
 8008852:	4b41      	ldr	r3, [pc, #260]	@ (8008958 <__multiply+0x13c>)
 8008854:	4841      	ldr	r0, [pc, #260]	@ (800895c <__multiply+0x140>)
 8008856:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800885a:	f000 fb09 	bl	8008e70 <__assert_func>
 800885e:	f100 0414 	add.w	r4, r0, #20
 8008862:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008866:	4623      	mov	r3, r4
 8008868:	2200      	movs	r2, #0
 800886a:	4573      	cmp	r3, lr
 800886c:	d320      	bcc.n	80088b0 <__multiply+0x94>
 800886e:	f107 0814 	add.w	r8, r7, #20
 8008872:	f109 0114 	add.w	r1, r9, #20
 8008876:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800887a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800887e:	9302      	str	r3, [sp, #8]
 8008880:	1beb      	subs	r3, r5, r7
 8008882:	3b15      	subs	r3, #21
 8008884:	f023 0303 	bic.w	r3, r3, #3
 8008888:	3304      	adds	r3, #4
 800888a:	3715      	adds	r7, #21
 800888c:	42bd      	cmp	r5, r7
 800888e:	bf38      	it	cc
 8008890:	2304      	movcc	r3, #4
 8008892:	9301      	str	r3, [sp, #4]
 8008894:	9b02      	ldr	r3, [sp, #8]
 8008896:	9103      	str	r1, [sp, #12]
 8008898:	428b      	cmp	r3, r1
 800889a:	d80c      	bhi.n	80088b6 <__multiply+0x9a>
 800889c:	2e00      	cmp	r6, #0
 800889e:	dd03      	ble.n	80088a8 <__multiply+0x8c>
 80088a0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d055      	beq.n	8008954 <__multiply+0x138>
 80088a8:	6106      	str	r6, [r0, #16]
 80088aa:	b005      	add	sp, #20
 80088ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088b0:	f843 2b04 	str.w	r2, [r3], #4
 80088b4:	e7d9      	b.n	800886a <__multiply+0x4e>
 80088b6:	f8b1 a000 	ldrh.w	sl, [r1]
 80088ba:	f1ba 0f00 	cmp.w	sl, #0
 80088be:	d01f      	beq.n	8008900 <__multiply+0xe4>
 80088c0:	46c4      	mov	ip, r8
 80088c2:	46a1      	mov	r9, r4
 80088c4:	2700      	movs	r7, #0
 80088c6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80088ca:	f8d9 3000 	ldr.w	r3, [r9]
 80088ce:	fa1f fb82 	uxth.w	fp, r2
 80088d2:	b29b      	uxth	r3, r3
 80088d4:	fb0a 330b 	mla	r3, sl, fp, r3
 80088d8:	443b      	add	r3, r7
 80088da:	f8d9 7000 	ldr.w	r7, [r9]
 80088de:	0c12      	lsrs	r2, r2, #16
 80088e0:	0c3f      	lsrs	r7, r7, #16
 80088e2:	fb0a 7202 	mla	r2, sl, r2, r7
 80088e6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80088ea:	b29b      	uxth	r3, r3
 80088ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80088f0:	4565      	cmp	r5, ip
 80088f2:	f849 3b04 	str.w	r3, [r9], #4
 80088f6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80088fa:	d8e4      	bhi.n	80088c6 <__multiply+0xaa>
 80088fc:	9b01      	ldr	r3, [sp, #4]
 80088fe:	50e7      	str	r7, [r4, r3]
 8008900:	9b03      	ldr	r3, [sp, #12]
 8008902:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008906:	3104      	adds	r1, #4
 8008908:	f1b9 0f00 	cmp.w	r9, #0
 800890c:	d020      	beq.n	8008950 <__multiply+0x134>
 800890e:	6823      	ldr	r3, [r4, #0]
 8008910:	4647      	mov	r7, r8
 8008912:	46a4      	mov	ip, r4
 8008914:	f04f 0a00 	mov.w	sl, #0
 8008918:	f8b7 b000 	ldrh.w	fp, [r7]
 800891c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008920:	fb09 220b 	mla	r2, r9, fp, r2
 8008924:	4452      	add	r2, sl
 8008926:	b29b      	uxth	r3, r3
 8008928:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800892c:	f84c 3b04 	str.w	r3, [ip], #4
 8008930:	f857 3b04 	ldr.w	r3, [r7], #4
 8008934:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008938:	f8bc 3000 	ldrh.w	r3, [ip]
 800893c:	fb09 330a 	mla	r3, r9, sl, r3
 8008940:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008944:	42bd      	cmp	r5, r7
 8008946:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800894a:	d8e5      	bhi.n	8008918 <__multiply+0xfc>
 800894c:	9a01      	ldr	r2, [sp, #4]
 800894e:	50a3      	str	r3, [r4, r2]
 8008950:	3404      	adds	r4, #4
 8008952:	e79f      	b.n	8008894 <__multiply+0x78>
 8008954:	3e01      	subs	r6, #1
 8008956:	e7a1      	b.n	800889c <__multiply+0x80>
 8008958:	080095e4 	.word	0x080095e4
 800895c:	080095f5 	.word	0x080095f5

08008960 <__pow5mult>:
 8008960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008964:	4615      	mov	r5, r2
 8008966:	f012 0203 	ands.w	r2, r2, #3
 800896a:	4607      	mov	r7, r0
 800896c:	460e      	mov	r6, r1
 800896e:	d007      	beq.n	8008980 <__pow5mult+0x20>
 8008970:	4c25      	ldr	r4, [pc, #148]	@ (8008a08 <__pow5mult+0xa8>)
 8008972:	3a01      	subs	r2, #1
 8008974:	2300      	movs	r3, #0
 8008976:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800897a:	f7ff fea7 	bl	80086cc <__multadd>
 800897e:	4606      	mov	r6, r0
 8008980:	10ad      	asrs	r5, r5, #2
 8008982:	d03d      	beq.n	8008a00 <__pow5mult+0xa0>
 8008984:	69fc      	ldr	r4, [r7, #28]
 8008986:	b97c      	cbnz	r4, 80089a8 <__pow5mult+0x48>
 8008988:	2010      	movs	r0, #16
 800898a:	f7fe f98d 	bl	8006ca8 <malloc>
 800898e:	4602      	mov	r2, r0
 8008990:	61f8      	str	r0, [r7, #28]
 8008992:	b928      	cbnz	r0, 80089a0 <__pow5mult+0x40>
 8008994:	4b1d      	ldr	r3, [pc, #116]	@ (8008a0c <__pow5mult+0xac>)
 8008996:	481e      	ldr	r0, [pc, #120]	@ (8008a10 <__pow5mult+0xb0>)
 8008998:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800899c:	f000 fa68 	bl	8008e70 <__assert_func>
 80089a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80089a4:	6004      	str	r4, [r0, #0]
 80089a6:	60c4      	str	r4, [r0, #12]
 80089a8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80089ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80089b0:	b94c      	cbnz	r4, 80089c6 <__pow5mult+0x66>
 80089b2:	f240 2171 	movw	r1, #625	@ 0x271
 80089b6:	4638      	mov	r0, r7
 80089b8:	f7ff ff1a 	bl	80087f0 <__i2b>
 80089bc:	2300      	movs	r3, #0
 80089be:	f8c8 0008 	str.w	r0, [r8, #8]
 80089c2:	4604      	mov	r4, r0
 80089c4:	6003      	str	r3, [r0, #0]
 80089c6:	f04f 0900 	mov.w	r9, #0
 80089ca:	07eb      	lsls	r3, r5, #31
 80089cc:	d50a      	bpl.n	80089e4 <__pow5mult+0x84>
 80089ce:	4631      	mov	r1, r6
 80089d0:	4622      	mov	r2, r4
 80089d2:	4638      	mov	r0, r7
 80089d4:	f7ff ff22 	bl	800881c <__multiply>
 80089d8:	4631      	mov	r1, r6
 80089da:	4680      	mov	r8, r0
 80089dc:	4638      	mov	r0, r7
 80089de:	f7ff fe53 	bl	8008688 <_Bfree>
 80089e2:	4646      	mov	r6, r8
 80089e4:	106d      	asrs	r5, r5, #1
 80089e6:	d00b      	beq.n	8008a00 <__pow5mult+0xa0>
 80089e8:	6820      	ldr	r0, [r4, #0]
 80089ea:	b938      	cbnz	r0, 80089fc <__pow5mult+0x9c>
 80089ec:	4622      	mov	r2, r4
 80089ee:	4621      	mov	r1, r4
 80089f0:	4638      	mov	r0, r7
 80089f2:	f7ff ff13 	bl	800881c <__multiply>
 80089f6:	6020      	str	r0, [r4, #0]
 80089f8:	f8c0 9000 	str.w	r9, [r0]
 80089fc:	4604      	mov	r4, r0
 80089fe:	e7e4      	b.n	80089ca <__pow5mult+0x6a>
 8008a00:	4630      	mov	r0, r6
 8008a02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a06:	bf00      	nop
 8008a08:	080096a8 	.word	0x080096a8
 8008a0c:	08009575 	.word	0x08009575
 8008a10:	080095f5 	.word	0x080095f5

08008a14 <__lshift>:
 8008a14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a18:	460c      	mov	r4, r1
 8008a1a:	6849      	ldr	r1, [r1, #4]
 8008a1c:	6923      	ldr	r3, [r4, #16]
 8008a1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008a22:	68a3      	ldr	r3, [r4, #8]
 8008a24:	4607      	mov	r7, r0
 8008a26:	4691      	mov	r9, r2
 8008a28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008a2c:	f108 0601 	add.w	r6, r8, #1
 8008a30:	42b3      	cmp	r3, r6
 8008a32:	db0b      	blt.n	8008a4c <__lshift+0x38>
 8008a34:	4638      	mov	r0, r7
 8008a36:	f7ff fde7 	bl	8008608 <_Balloc>
 8008a3a:	4605      	mov	r5, r0
 8008a3c:	b948      	cbnz	r0, 8008a52 <__lshift+0x3e>
 8008a3e:	4602      	mov	r2, r0
 8008a40:	4b28      	ldr	r3, [pc, #160]	@ (8008ae4 <__lshift+0xd0>)
 8008a42:	4829      	ldr	r0, [pc, #164]	@ (8008ae8 <__lshift+0xd4>)
 8008a44:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008a48:	f000 fa12 	bl	8008e70 <__assert_func>
 8008a4c:	3101      	adds	r1, #1
 8008a4e:	005b      	lsls	r3, r3, #1
 8008a50:	e7ee      	b.n	8008a30 <__lshift+0x1c>
 8008a52:	2300      	movs	r3, #0
 8008a54:	f100 0114 	add.w	r1, r0, #20
 8008a58:	f100 0210 	add.w	r2, r0, #16
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	4553      	cmp	r3, sl
 8008a60:	db33      	blt.n	8008aca <__lshift+0xb6>
 8008a62:	6920      	ldr	r0, [r4, #16]
 8008a64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008a68:	f104 0314 	add.w	r3, r4, #20
 8008a6c:	f019 091f 	ands.w	r9, r9, #31
 8008a70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008a74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008a78:	d02b      	beq.n	8008ad2 <__lshift+0xbe>
 8008a7a:	f1c9 0e20 	rsb	lr, r9, #32
 8008a7e:	468a      	mov	sl, r1
 8008a80:	2200      	movs	r2, #0
 8008a82:	6818      	ldr	r0, [r3, #0]
 8008a84:	fa00 f009 	lsl.w	r0, r0, r9
 8008a88:	4310      	orrs	r0, r2
 8008a8a:	f84a 0b04 	str.w	r0, [sl], #4
 8008a8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a92:	459c      	cmp	ip, r3
 8008a94:	fa22 f20e 	lsr.w	r2, r2, lr
 8008a98:	d8f3      	bhi.n	8008a82 <__lshift+0x6e>
 8008a9a:	ebac 0304 	sub.w	r3, ip, r4
 8008a9e:	3b15      	subs	r3, #21
 8008aa0:	f023 0303 	bic.w	r3, r3, #3
 8008aa4:	3304      	adds	r3, #4
 8008aa6:	f104 0015 	add.w	r0, r4, #21
 8008aaa:	4560      	cmp	r0, ip
 8008aac:	bf88      	it	hi
 8008aae:	2304      	movhi	r3, #4
 8008ab0:	50ca      	str	r2, [r1, r3]
 8008ab2:	b10a      	cbz	r2, 8008ab8 <__lshift+0xa4>
 8008ab4:	f108 0602 	add.w	r6, r8, #2
 8008ab8:	3e01      	subs	r6, #1
 8008aba:	4638      	mov	r0, r7
 8008abc:	612e      	str	r6, [r5, #16]
 8008abe:	4621      	mov	r1, r4
 8008ac0:	f7ff fde2 	bl	8008688 <_Bfree>
 8008ac4:	4628      	mov	r0, r5
 8008ac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008aca:	f842 0f04 	str.w	r0, [r2, #4]!
 8008ace:	3301      	adds	r3, #1
 8008ad0:	e7c5      	b.n	8008a5e <__lshift+0x4a>
 8008ad2:	3904      	subs	r1, #4
 8008ad4:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ad8:	f841 2f04 	str.w	r2, [r1, #4]!
 8008adc:	459c      	cmp	ip, r3
 8008ade:	d8f9      	bhi.n	8008ad4 <__lshift+0xc0>
 8008ae0:	e7ea      	b.n	8008ab8 <__lshift+0xa4>
 8008ae2:	bf00      	nop
 8008ae4:	080095e4 	.word	0x080095e4
 8008ae8:	080095f5 	.word	0x080095f5

08008aec <__mcmp>:
 8008aec:	690a      	ldr	r2, [r1, #16]
 8008aee:	4603      	mov	r3, r0
 8008af0:	6900      	ldr	r0, [r0, #16]
 8008af2:	1a80      	subs	r0, r0, r2
 8008af4:	b530      	push	{r4, r5, lr}
 8008af6:	d10e      	bne.n	8008b16 <__mcmp+0x2a>
 8008af8:	3314      	adds	r3, #20
 8008afa:	3114      	adds	r1, #20
 8008afc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008b00:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008b04:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008b08:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008b0c:	4295      	cmp	r5, r2
 8008b0e:	d003      	beq.n	8008b18 <__mcmp+0x2c>
 8008b10:	d205      	bcs.n	8008b1e <__mcmp+0x32>
 8008b12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008b16:	bd30      	pop	{r4, r5, pc}
 8008b18:	42a3      	cmp	r3, r4
 8008b1a:	d3f3      	bcc.n	8008b04 <__mcmp+0x18>
 8008b1c:	e7fb      	b.n	8008b16 <__mcmp+0x2a>
 8008b1e:	2001      	movs	r0, #1
 8008b20:	e7f9      	b.n	8008b16 <__mcmp+0x2a>
	...

08008b24 <__mdiff>:
 8008b24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b28:	4689      	mov	r9, r1
 8008b2a:	4606      	mov	r6, r0
 8008b2c:	4611      	mov	r1, r2
 8008b2e:	4648      	mov	r0, r9
 8008b30:	4614      	mov	r4, r2
 8008b32:	f7ff ffdb 	bl	8008aec <__mcmp>
 8008b36:	1e05      	subs	r5, r0, #0
 8008b38:	d112      	bne.n	8008b60 <__mdiff+0x3c>
 8008b3a:	4629      	mov	r1, r5
 8008b3c:	4630      	mov	r0, r6
 8008b3e:	f7ff fd63 	bl	8008608 <_Balloc>
 8008b42:	4602      	mov	r2, r0
 8008b44:	b928      	cbnz	r0, 8008b52 <__mdiff+0x2e>
 8008b46:	4b3f      	ldr	r3, [pc, #252]	@ (8008c44 <__mdiff+0x120>)
 8008b48:	f240 2137 	movw	r1, #567	@ 0x237
 8008b4c:	483e      	ldr	r0, [pc, #248]	@ (8008c48 <__mdiff+0x124>)
 8008b4e:	f000 f98f 	bl	8008e70 <__assert_func>
 8008b52:	2301      	movs	r3, #1
 8008b54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008b58:	4610      	mov	r0, r2
 8008b5a:	b003      	add	sp, #12
 8008b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b60:	bfbc      	itt	lt
 8008b62:	464b      	movlt	r3, r9
 8008b64:	46a1      	movlt	r9, r4
 8008b66:	4630      	mov	r0, r6
 8008b68:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008b6c:	bfba      	itte	lt
 8008b6e:	461c      	movlt	r4, r3
 8008b70:	2501      	movlt	r5, #1
 8008b72:	2500      	movge	r5, #0
 8008b74:	f7ff fd48 	bl	8008608 <_Balloc>
 8008b78:	4602      	mov	r2, r0
 8008b7a:	b918      	cbnz	r0, 8008b84 <__mdiff+0x60>
 8008b7c:	4b31      	ldr	r3, [pc, #196]	@ (8008c44 <__mdiff+0x120>)
 8008b7e:	f240 2145 	movw	r1, #581	@ 0x245
 8008b82:	e7e3      	b.n	8008b4c <__mdiff+0x28>
 8008b84:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008b88:	6926      	ldr	r6, [r4, #16]
 8008b8a:	60c5      	str	r5, [r0, #12]
 8008b8c:	f109 0310 	add.w	r3, r9, #16
 8008b90:	f109 0514 	add.w	r5, r9, #20
 8008b94:	f104 0e14 	add.w	lr, r4, #20
 8008b98:	f100 0b14 	add.w	fp, r0, #20
 8008b9c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008ba0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008ba4:	9301      	str	r3, [sp, #4]
 8008ba6:	46d9      	mov	r9, fp
 8008ba8:	f04f 0c00 	mov.w	ip, #0
 8008bac:	9b01      	ldr	r3, [sp, #4]
 8008bae:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008bb2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008bb6:	9301      	str	r3, [sp, #4]
 8008bb8:	fa1f f38a 	uxth.w	r3, sl
 8008bbc:	4619      	mov	r1, r3
 8008bbe:	b283      	uxth	r3, r0
 8008bc0:	1acb      	subs	r3, r1, r3
 8008bc2:	0c00      	lsrs	r0, r0, #16
 8008bc4:	4463      	add	r3, ip
 8008bc6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008bca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008bce:	b29b      	uxth	r3, r3
 8008bd0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008bd4:	4576      	cmp	r6, lr
 8008bd6:	f849 3b04 	str.w	r3, [r9], #4
 8008bda:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008bde:	d8e5      	bhi.n	8008bac <__mdiff+0x88>
 8008be0:	1b33      	subs	r3, r6, r4
 8008be2:	3b15      	subs	r3, #21
 8008be4:	f023 0303 	bic.w	r3, r3, #3
 8008be8:	3415      	adds	r4, #21
 8008bea:	3304      	adds	r3, #4
 8008bec:	42a6      	cmp	r6, r4
 8008bee:	bf38      	it	cc
 8008bf0:	2304      	movcc	r3, #4
 8008bf2:	441d      	add	r5, r3
 8008bf4:	445b      	add	r3, fp
 8008bf6:	461e      	mov	r6, r3
 8008bf8:	462c      	mov	r4, r5
 8008bfa:	4544      	cmp	r4, r8
 8008bfc:	d30e      	bcc.n	8008c1c <__mdiff+0xf8>
 8008bfe:	f108 0103 	add.w	r1, r8, #3
 8008c02:	1b49      	subs	r1, r1, r5
 8008c04:	f021 0103 	bic.w	r1, r1, #3
 8008c08:	3d03      	subs	r5, #3
 8008c0a:	45a8      	cmp	r8, r5
 8008c0c:	bf38      	it	cc
 8008c0e:	2100      	movcc	r1, #0
 8008c10:	440b      	add	r3, r1
 8008c12:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008c16:	b191      	cbz	r1, 8008c3e <__mdiff+0x11a>
 8008c18:	6117      	str	r7, [r2, #16]
 8008c1a:	e79d      	b.n	8008b58 <__mdiff+0x34>
 8008c1c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008c20:	46e6      	mov	lr, ip
 8008c22:	0c08      	lsrs	r0, r1, #16
 8008c24:	fa1c fc81 	uxtah	ip, ip, r1
 8008c28:	4471      	add	r1, lr
 8008c2a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008c2e:	b289      	uxth	r1, r1
 8008c30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008c34:	f846 1b04 	str.w	r1, [r6], #4
 8008c38:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008c3c:	e7dd      	b.n	8008bfa <__mdiff+0xd6>
 8008c3e:	3f01      	subs	r7, #1
 8008c40:	e7e7      	b.n	8008c12 <__mdiff+0xee>
 8008c42:	bf00      	nop
 8008c44:	080095e4 	.word	0x080095e4
 8008c48:	080095f5 	.word	0x080095f5

08008c4c <__d2b>:
 8008c4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008c50:	460f      	mov	r7, r1
 8008c52:	2101      	movs	r1, #1
 8008c54:	ec59 8b10 	vmov	r8, r9, d0
 8008c58:	4616      	mov	r6, r2
 8008c5a:	f7ff fcd5 	bl	8008608 <_Balloc>
 8008c5e:	4604      	mov	r4, r0
 8008c60:	b930      	cbnz	r0, 8008c70 <__d2b+0x24>
 8008c62:	4602      	mov	r2, r0
 8008c64:	4b23      	ldr	r3, [pc, #140]	@ (8008cf4 <__d2b+0xa8>)
 8008c66:	4824      	ldr	r0, [pc, #144]	@ (8008cf8 <__d2b+0xac>)
 8008c68:	f240 310f 	movw	r1, #783	@ 0x30f
 8008c6c:	f000 f900 	bl	8008e70 <__assert_func>
 8008c70:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008c74:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008c78:	b10d      	cbz	r5, 8008c7e <__d2b+0x32>
 8008c7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008c7e:	9301      	str	r3, [sp, #4]
 8008c80:	f1b8 0300 	subs.w	r3, r8, #0
 8008c84:	d023      	beq.n	8008cce <__d2b+0x82>
 8008c86:	4668      	mov	r0, sp
 8008c88:	9300      	str	r3, [sp, #0]
 8008c8a:	f7ff fd84 	bl	8008796 <__lo0bits>
 8008c8e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008c92:	b1d0      	cbz	r0, 8008cca <__d2b+0x7e>
 8008c94:	f1c0 0320 	rsb	r3, r0, #32
 8008c98:	fa02 f303 	lsl.w	r3, r2, r3
 8008c9c:	430b      	orrs	r3, r1
 8008c9e:	40c2      	lsrs	r2, r0
 8008ca0:	6163      	str	r3, [r4, #20]
 8008ca2:	9201      	str	r2, [sp, #4]
 8008ca4:	9b01      	ldr	r3, [sp, #4]
 8008ca6:	61a3      	str	r3, [r4, #24]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	bf0c      	ite	eq
 8008cac:	2201      	moveq	r2, #1
 8008cae:	2202      	movne	r2, #2
 8008cb0:	6122      	str	r2, [r4, #16]
 8008cb2:	b1a5      	cbz	r5, 8008cde <__d2b+0x92>
 8008cb4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008cb8:	4405      	add	r5, r0
 8008cba:	603d      	str	r5, [r7, #0]
 8008cbc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008cc0:	6030      	str	r0, [r6, #0]
 8008cc2:	4620      	mov	r0, r4
 8008cc4:	b003      	add	sp, #12
 8008cc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008cca:	6161      	str	r1, [r4, #20]
 8008ccc:	e7ea      	b.n	8008ca4 <__d2b+0x58>
 8008cce:	a801      	add	r0, sp, #4
 8008cd0:	f7ff fd61 	bl	8008796 <__lo0bits>
 8008cd4:	9b01      	ldr	r3, [sp, #4]
 8008cd6:	6163      	str	r3, [r4, #20]
 8008cd8:	3020      	adds	r0, #32
 8008cda:	2201      	movs	r2, #1
 8008cdc:	e7e8      	b.n	8008cb0 <__d2b+0x64>
 8008cde:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008ce2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008ce6:	6038      	str	r0, [r7, #0]
 8008ce8:	6918      	ldr	r0, [r3, #16]
 8008cea:	f7ff fd35 	bl	8008758 <__hi0bits>
 8008cee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008cf2:	e7e5      	b.n	8008cc0 <__d2b+0x74>
 8008cf4:	080095e4 	.word	0x080095e4
 8008cf8:	080095f5 	.word	0x080095f5

08008cfc <__sflush_r>:
 8008cfc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008d00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d04:	0716      	lsls	r6, r2, #28
 8008d06:	4605      	mov	r5, r0
 8008d08:	460c      	mov	r4, r1
 8008d0a:	d454      	bmi.n	8008db6 <__sflush_r+0xba>
 8008d0c:	684b      	ldr	r3, [r1, #4]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	dc02      	bgt.n	8008d18 <__sflush_r+0x1c>
 8008d12:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	dd48      	ble.n	8008daa <__sflush_r+0xae>
 8008d18:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d1a:	2e00      	cmp	r6, #0
 8008d1c:	d045      	beq.n	8008daa <__sflush_r+0xae>
 8008d1e:	2300      	movs	r3, #0
 8008d20:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008d24:	682f      	ldr	r7, [r5, #0]
 8008d26:	6a21      	ldr	r1, [r4, #32]
 8008d28:	602b      	str	r3, [r5, #0]
 8008d2a:	d030      	beq.n	8008d8e <__sflush_r+0x92>
 8008d2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008d2e:	89a3      	ldrh	r3, [r4, #12]
 8008d30:	0759      	lsls	r1, r3, #29
 8008d32:	d505      	bpl.n	8008d40 <__sflush_r+0x44>
 8008d34:	6863      	ldr	r3, [r4, #4]
 8008d36:	1ad2      	subs	r2, r2, r3
 8008d38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008d3a:	b10b      	cbz	r3, 8008d40 <__sflush_r+0x44>
 8008d3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008d3e:	1ad2      	subs	r2, r2, r3
 8008d40:	2300      	movs	r3, #0
 8008d42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d44:	6a21      	ldr	r1, [r4, #32]
 8008d46:	4628      	mov	r0, r5
 8008d48:	47b0      	blx	r6
 8008d4a:	1c43      	adds	r3, r0, #1
 8008d4c:	89a3      	ldrh	r3, [r4, #12]
 8008d4e:	d106      	bne.n	8008d5e <__sflush_r+0x62>
 8008d50:	6829      	ldr	r1, [r5, #0]
 8008d52:	291d      	cmp	r1, #29
 8008d54:	d82b      	bhi.n	8008dae <__sflush_r+0xb2>
 8008d56:	4a2a      	ldr	r2, [pc, #168]	@ (8008e00 <__sflush_r+0x104>)
 8008d58:	40ca      	lsrs	r2, r1
 8008d5a:	07d6      	lsls	r6, r2, #31
 8008d5c:	d527      	bpl.n	8008dae <__sflush_r+0xb2>
 8008d5e:	2200      	movs	r2, #0
 8008d60:	6062      	str	r2, [r4, #4]
 8008d62:	04d9      	lsls	r1, r3, #19
 8008d64:	6922      	ldr	r2, [r4, #16]
 8008d66:	6022      	str	r2, [r4, #0]
 8008d68:	d504      	bpl.n	8008d74 <__sflush_r+0x78>
 8008d6a:	1c42      	adds	r2, r0, #1
 8008d6c:	d101      	bne.n	8008d72 <__sflush_r+0x76>
 8008d6e:	682b      	ldr	r3, [r5, #0]
 8008d70:	b903      	cbnz	r3, 8008d74 <__sflush_r+0x78>
 8008d72:	6560      	str	r0, [r4, #84]	@ 0x54
 8008d74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008d76:	602f      	str	r7, [r5, #0]
 8008d78:	b1b9      	cbz	r1, 8008daa <__sflush_r+0xae>
 8008d7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008d7e:	4299      	cmp	r1, r3
 8008d80:	d002      	beq.n	8008d88 <__sflush_r+0x8c>
 8008d82:	4628      	mov	r0, r5
 8008d84:	f7ff fbf6 	bl	8008574 <_free_r>
 8008d88:	2300      	movs	r3, #0
 8008d8a:	6363      	str	r3, [r4, #52]	@ 0x34
 8008d8c:	e00d      	b.n	8008daa <__sflush_r+0xae>
 8008d8e:	2301      	movs	r3, #1
 8008d90:	4628      	mov	r0, r5
 8008d92:	47b0      	blx	r6
 8008d94:	4602      	mov	r2, r0
 8008d96:	1c50      	adds	r0, r2, #1
 8008d98:	d1c9      	bne.n	8008d2e <__sflush_r+0x32>
 8008d9a:	682b      	ldr	r3, [r5, #0]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d0c6      	beq.n	8008d2e <__sflush_r+0x32>
 8008da0:	2b1d      	cmp	r3, #29
 8008da2:	d001      	beq.n	8008da8 <__sflush_r+0xac>
 8008da4:	2b16      	cmp	r3, #22
 8008da6:	d11e      	bne.n	8008de6 <__sflush_r+0xea>
 8008da8:	602f      	str	r7, [r5, #0]
 8008daa:	2000      	movs	r0, #0
 8008dac:	e022      	b.n	8008df4 <__sflush_r+0xf8>
 8008dae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008db2:	b21b      	sxth	r3, r3
 8008db4:	e01b      	b.n	8008dee <__sflush_r+0xf2>
 8008db6:	690f      	ldr	r7, [r1, #16]
 8008db8:	2f00      	cmp	r7, #0
 8008dba:	d0f6      	beq.n	8008daa <__sflush_r+0xae>
 8008dbc:	0793      	lsls	r3, r2, #30
 8008dbe:	680e      	ldr	r6, [r1, #0]
 8008dc0:	bf08      	it	eq
 8008dc2:	694b      	ldreq	r3, [r1, #20]
 8008dc4:	600f      	str	r7, [r1, #0]
 8008dc6:	bf18      	it	ne
 8008dc8:	2300      	movne	r3, #0
 8008dca:	eba6 0807 	sub.w	r8, r6, r7
 8008dce:	608b      	str	r3, [r1, #8]
 8008dd0:	f1b8 0f00 	cmp.w	r8, #0
 8008dd4:	dde9      	ble.n	8008daa <__sflush_r+0xae>
 8008dd6:	6a21      	ldr	r1, [r4, #32]
 8008dd8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008dda:	4643      	mov	r3, r8
 8008ddc:	463a      	mov	r2, r7
 8008dde:	4628      	mov	r0, r5
 8008de0:	47b0      	blx	r6
 8008de2:	2800      	cmp	r0, #0
 8008de4:	dc08      	bgt.n	8008df8 <__sflush_r+0xfc>
 8008de6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008dee:	81a3      	strh	r3, [r4, #12]
 8008df0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008df4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008df8:	4407      	add	r7, r0
 8008dfa:	eba8 0800 	sub.w	r8, r8, r0
 8008dfe:	e7e7      	b.n	8008dd0 <__sflush_r+0xd4>
 8008e00:	20400001 	.word	0x20400001

08008e04 <_fflush_r>:
 8008e04:	b538      	push	{r3, r4, r5, lr}
 8008e06:	690b      	ldr	r3, [r1, #16]
 8008e08:	4605      	mov	r5, r0
 8008e0a:	460c      	mov	r4, r1
 8008e0c:	b913      	cbnz	r3, 8008e14 <_fflush_r+0x10>
 8008e0e:	2500      	movs	r5, #0
 8008e10:	4628      	mov	r0, r5
 8008e12:	bd38      	pop	{r3, r4, r5, pc}
 8008e14:	b118      	cbz	r0, 8008e1e <_fflush_r+0x1a>
 8008e16:	6a03      	ldr	r3, [r0, #32]
 8008e18:	b90b      	cbnz	r3, 8008e1e <_fflush_r+0x1a>
 8008e1a:	f7fe fcbb 	bl	8007794 <__sinit>
 8008e1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d0f3      	beq.n	8008e0e <_fflush_r+0xa>
 8008e26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008e28:	07d0      	lsls	r0, r2, #31
 8008e2a:	d404      	bmi.n	8008e36 <_fflush_r+0x32>
 8008e2c:	0599      	lsls	r1, r3, #22
 8008e2e:	d402      	bmi.n	8008e36 <_fflush_r+0x32>
 8008e30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e32:	f7fe fdb6 	bl	80079a2 <__retarget_lock_acquire_recursive>
 8008e36:	4628      	mov	r0, r5
 8008e38:	4621      	mov	r1, r4
 8008e3a:	f7ff ff5f 	bl	8008cfc <__sflush_r>
 8008e3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008e40:	07da      	lsls	r2, r3, #31
 8008e42:	4605      	mov	r5, r0
 8008e44:	d4e4      	bmi.n	8008e10 <_fflush_r+0xc>
 8008e46:	89a3      	ldrh	r3, [r4, #12]
 8008e48:	059b      	lsls	r3, r3, #22
 8008e4a:	d4e1      	bmi.n	8008e10 <_fflush_r+0xc>
 8008e4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e4e:	f7fe fda9 	bl	80079a4 <__retarget_lock_release_recursive>
 8008e52:	e7dd      	b.n	8008e10 <_fflush_r+0xc>

08008e54 <memcpy>:
 8008e54:	440a      	add	r2, r1
 8008e56:	4291      	cmp	r1, r2
 8008e58:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008e5c:	d100      	bne.n	8008e60 <memcpy+0xc>
 8008e5e:	4770      	bx	lr
 8008e60:	b510      	push	{r4, lr}
 8008e62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e66:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e6a:	4291      	cmp	r1, r2
 8008e6c:	d1f9      	bne.n	8008e62 <memcpy+0xe>
 8008e6e:	bd10      	pop	{r4, pc}

08008e70 <__assert_func>:
 8008e70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e72:	4614      	mov	r4, r2
 8008e74:	461a      	mov	r2, r3
 8008e76:	4b09      	ldr	r3, [pc, #36]	@ (8008e9c <__assert_func+0x2c>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4605      	mov	r5, r0
 8008e7c:	68d8      	ldr	r0, [r3, #12]
 8008e7e:	b14c      	cbz	r4, 8008e94 <__assert_func+0x24>
 8008e80:	4b07      	ldr	r3, [pc, #28]	@ (8008ea0 <__assert_func+0x30>)
 8008e82:	9100      	str	r1, [sp, #0]
 8008e84:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008e88:	4906      	ldr	r1, [pc, #24]	@ (8008ea4 <__assert_func+0x34>)
 8008e8a:	462b      	mov	r3, r5
 8008e8c:	f000 f842 	bl	8008f14 <fiprintf>
 8008e90:	f000 f852 	bl	8008f38 <abort>
 8008e94:	4b04      	ldr	r3, [pc, #16]	@ (8008ea8 <__assert_func+0x38>)
 8008e96:	461c      	mov	r4, r3
 8008e98:	e7f3      	b.n	8008e82 <__assert_func+0x12>
 8008e9a:	bf00      	nop
 8008e9c:	20000020 	.word	0x20000020
 8008ea0:	08009658 	.word	0x08009658
 8008ea4:	08009665 	.word	0x08009665
 8008ea8:	08009693 	.word	0x08009693

08008eac <_calloc_r>:
 8008eac:	b570      	push	{r4, r5, r6, lr}
 8008eae:	fba1 5402 	umull	r5, r4, r1, r2
 8008eb2:	b934      	cbnz	r4, 8008ec2 <_calloc_r+0x16>
 8008eb4:	4629      	mov	r1, r5
 8008eb6:	f7fd ff21 	bl	8006cfc <_malloc_r>
 8008eba:	4606      	mov	r6, r0
 8008ebc:	b928      	cbnz	r0, 8008eca <_calloc_r+0x1e>
 8008ebe:	4630      	mov	r0, r6
 8008ec0:	bd70      	pop	{r4, r5, r6, pc}
 8008ec2:	220c      	movs	r2, #12
 8008ec4:	6002      	str	r2, [r0, #0]
 8008ec6:	2600      	movs	r6, #0
 8008ec8:	e7f9      	b.n	8008ebe <_calloc_r+0x12>
 8008eca:	462a      	mov	r2, r5
 8008ecc:	4621      	mov	r1, r4
 8008ece:	f7fe fcda 	bl	8007886 <memset>
 8008ed2:	e7f4      	b.n	8008ebe <_calloc_r+0x12>

08008ed4 <__ascii_mbtowc>:
 8008ed4:	b082      	sub	sp, #8
 8008ed6:	b901      	cbnz	r1, 8008eda <__ascii_mbtowc+0x6>
 8008ed8:	a901      	add	r1, sp, #4
 8008eda:	b142      	cbz	r2, 8008eee <__ascii_mbtowc+0x1a>
 8008edc:	b14b      	cbz	r3, 8008ef2 <__ascii_mbtowc+0x1e>
 8008ede:	7813      	ldrb	r3, [r2, #0]
 8008ee0:	600b      	str	r3, [r1, #0]
 8008ee2:	7812      	ldrb	r2, [r2, #0]
 8008ee4:	1e10      	subs	r0, r2, #0
 8008ee6:	bf18      	it	ne
 8008ee8:	2001      	movne	r0, #1
 8008eea:	b002      	add	sp, #8
 8008eec:	4770      	bx	lr
 8008eee:	4610      	mov	r0, r2
 8008ef0:	e7fb      	b.n	8008eea <__ascii_mbtowc+0x16>
 8008ef2:	f06f 0001 	mvn.w	r0, #1
 8008ef6:	e7f8      	b.n	8008eea <__ascii_mbtowc+0x16>

08008ef8 <__ascii_wctomb>:
 8008ef8:	4603      	mov	r3, r0
 8008efa:	4608      	mov	r0, r1
 8008efc:	b141      	cbz	r1, 8008f10 <__ascii_wctomb+0x18>
 8008efe:	2aff      	cmp	r2, #255	@ 0xff
 8008f00:	d904      	bls.n	8008f0c <__ascii_wctomb+0x14>
 8008f02:	228a      	movs	r2, #138	@ 0x8a
 8008f04:	601a      	str	r2, [r3, #0]
 8008f06:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008f0a:	4770      	bx	lr
 8008f0c:	700a      	strb	r2, [r1, #0]
 8008f0e:	2001      	movs	r0, #1
 8008f10:	4770      	bx	lr
	...

08008f14 <fiprintf>:
 8008f14:	b40e      	push	{r1, r2, r3}
 8008f16:	b503      	push	{r0, r1, lr}
 8008f18:	4601      	mov	r1, r0
 8008f1a:	ab03      	add	r3, sp, #12
 8008f1c:	4805      	ldr	r0, [pc, #20]	@ (8008f34 <fiprintf+0x20>)
 8008f1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f22:	6800      	ldr	r0, [r0, #0]
 8008f24:	9301      	str	r3, [sp, #4]
 8008f26:	f000 f837 	bl	8008f98 <_vfiprintf_r>
 8008f2a:	b002      	add	sp, #8
 8008f2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f30:	b003      	add	sp, #12
 8008f32:	4770      	bx	lr
 8008f34:	20000020 	.word	0x20000020

08008f38 <abort>:
 8008f38:	b508      	push	{r3, lr}
 8008f3a:	2006      	movs	r0, #6
 8008f3c:	f000 fa00 	bl	8009340 <raise>
 8008f40:	2001      	movs	r0, #1
 8008f42:	f7f9 f8db 	bl	80020fc <_exit>

08008f46 <__sfputc_r>:
 8008f46:	6893      	ldr	r3, [r2, #8]
 8008f48:	3b01      	subs	r3, #1
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	b410      	push	{r4}
 8008f4e:	6093      	str	r3, [r2, #8]
 8008f50:	da08      	bge.n	8008f64 <__sfputc_r+0x1e>
 8008f52:	6994      	ldr	r4, [r2, #24]
 8008f54:	42a3      	cmp	r3, r4
 8008f56:	db01      	blt.n	8008f5c <__sfputc_r+0x16>
 8008f58:	290a      	cmp	r1, #10
 8008f5a:	d103      	bne.n	8008f64 <__sfputc_r+0x1e>
 8008f5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f60:	f000 b932 	b.w	80091c8 <__swbuf_r>
 8008f64:	6813      	ldr	r3, [r2, #0]
 8008f66:	1c58      	adds	r0, r3, #1
 8008f68:	6010      	str	r0, [r2, #0]
 8008f6a:	7019      	strb	r1, [r3, #0]
 8008f6c:	4608      	mov	r0, r1
 8008f6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f72:	4770      	bx	lr

08008f74 <__sfputs_r>:
 8008f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f76:	4606      	mov	r6, r0
 8008f78:	460f      	mov	r7, r1
 8008f7a:	4614      	mov	r4, r2
 8008f7c:	18d5      	adds	r5, r2, r3
 8008f7e:	42ac      	cmp	r4, r5
 8008f80:	d101      	bne.n	8008f86 <__sfputs_r+0x12>
 8008f82:	2000      	movs	r0, #0
 8008f84:	e007      	b.n	8008f96 <__sfputs_r+0x22>
 8008f86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f8a:	463a      	mov	r2, r7
 8008f8c:	4630      	mov	r0, r6
 8008f8e:	f7ff ffda 	bl	8008f46 <__sfputc_r>
 8008f92:	1c43      	adds	r3, r0, #1
 8008f94:	d1f3      	bne.n	8008f7e <__sfputs_r+0xa>
 8008f96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008f98 <_vfiprintf_r>:
 8008f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f9c:	460d      	mov	r5, r1
 8008f9e:	b09d      	sub	sp, #116	@ 0x74
 8008fa0:	4614      	mov	r4, r2
 8008fa2:	4698      	mov	r8, r3
 8008fa4:	4606      	mov	r6, r0
 8008fa6:	b118      	cbz	r0, 8008fb0 <_vfiprintf_r+0x18>
 8008fa8:	6a03      	ldr	r3, [r0, #32]
 8008faa:	b90b      	cbnz	r3, 8008fb0 <_vfiprintf_r+0x18>
 8008fac:	f7fe fbf2 	bl	8007794 <__sinit>
 8008fb0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008fb2:	07d9      	lsls	r1, r3, #31
 8008fb4:	d405      	bmi.n	8008fc2 <_vfiprintf_r+0x2a>
 8008fb6:	89ab      	ldrh	r3, [r5, #12]
 8008fb8:	059a      	lsls	r2, r3, #22
 8008fba:	d402      	bmi.n	8008fc2 <_vfiprintf_r+0x2a>
 8008fbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008fbe:	f7fe fcf0 	bl	80079a2 <__retarget_lock_acquire_recursive>
 8008fc2:	89ab      	ldrh	r3, [r5, #12]
 8008fc4:	071b      	lsls	r3, r3, #28
 8008fc6:	d501      	bpl.n	8008fcc <_vfiprintf_r+0x34>
 8008fc8:	692b      	ldr	r3, [r5, #16]
 8008fca:	b99b      	cbnz	r3, 8008ff4 <_vfiprintf_r+0x5c>
 8008fcc:	4629      	mov	r1, r5
 8008fce:	4630      	mov	r0, r6
 8008fd0:	f000 f938 	bl	8009244 <__swsetup_r>
 8008fd4:	b170      	cbz	r0, 8008ff4 <_vfiprintf_r+0x5c>
 8008fd6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008fd8:	07dc      	lsls	r4, r3, #31
 8008fda:	d504      	bpl.n	8008fe6 <_vfiprintf_r+0x4e>
 8008fdc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008fe0:	b01d      	add	sp, #116	@ 0x74
 8008fe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fe6:	89ab      	ldrh	r3, [r5, #12]
 8008fe8:	0598      	lsls	r0, r3, #22
 8008fea:	d4f7      	bmi.n	8008fdc <_vfiprintf_r+0x44>
 8008fec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008fee:	f7fe fcd9 	bl	80079a4 <__retarget_lock_release_recursive>
 8008ff2:	e7f3      	b.n	8008fdc <_vfiprintf_r+0x44>
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ff8:	2320      	movs	r3, #32
 8008ffa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008ffe:	f8cd 800c 	str.w	r8, [sp, #12]
 8009002:	2330      	movs	r3, #48	@ 0x30
 8009004:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80091b4 <_vfiprintf_r+0x21c>
 8009008:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800900c:	f04f 0901 	mov.w	r9, #1
 8009010:	4623      	mov	r3, r4
 8009012:	469a      	mov	sl, r3
 8009014:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009018:	b10a      	cbz	r2, 800901e <_vfiprintf_r+0x86>
 800901a:	2a25      	cmp	r2, #37	@ 0x25
 800901c:	d1f9      	bne.n	8009012 <_vfiprintf_r+0x7a>
 800901e:	ebba 0b04 	subs.w	fp, sl, r4
 8009022:	d00b      	beq.n	800903c <_vfiprintf_r+0xa4>
 8009024:	465b      	mov	r3, fp
 8009026:	4622      	mov	r2, r4
 8009028:	4629      	mov	r1, r5
 800902a:	4630      	mov	r0, r6
 800902c:	f7ff ffa2 	bl	8008f74 <__sfputs_r>
 8009030:	3001      	adds	r0, #1
 8009032:	f000 80a7 	beq.w	8009184 <_vfiprintf_r+0x1ec>
 8009036:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009038:	445a      	add	r2, fp
 800903a:	9209      	str	r2, [sp, #36]	@ 0x24
 800903c:	f89a 3000 	ldrb.w	r3, [sl]
 8009040:	2b00      	cmp	r3, #0
 8009042:	f000 809f 	beq.w	8009184 <_vfiprintf_r+0x1ec>
 8009046:	2300      	movs	r3, #0
 8009048:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800904c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009050:	f10a 0a01 	add.w	sl, sl, #1
 8009054:	9304      	str	r3, [sp, #16]
 8009056:	9307      	str	r3, [sp, #28]
 8009058:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800905c:	931a      	str	r3, [sp, #104]	@ 0x68
 800905e:	4654      	mov	r4, sl
 8009060:	2205      	movs	r2, #5
 8009062:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009066:	4853      	ldr	r0, [pc, #332]	@ (80091b4 <_vfiprintf_r+0x21c>)
 8009068:	f7f7 f8ea 	bl	8000240 <memchr>
 800906c:	9a04      	ldr	r2, [sp, #16]
 800906e:	b9d8      	cbnz	r0, 80090a8 <_vfiprintf_r+0x110>
 8009070:	06d1      	lsls	r1, r2, #27
 8009072:	bf44      	itt	mi
 8009074:	2320      	movmi	r3, #32
 8009076:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800907a:	0713      	lsls	r3, r2, #28
 800907c:	bf44      	itt	mi
 800907e:	232b      	movmi	r3, #43	@ 0x2b
 8009080:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009084:	f89a 3000 	ldrb.w	r3, [sl]
 8009088:	2b2a      	cmp	r3, #42	@ 0x2a
 800908a:	d015      	beq.n	80090b8 <_vfiprintf_r+0x120>
 800908c:	9a07      	ldr	r2, [sp, #28]
 800908e:	4654      	mov	r4, sl
 8009090:	2000      	movs	r0, #0
 8009092:	f04f 0c0a 	mov.w	ip, #10
 8009096:	4621      	mov	r1, r4
 8009098:	f811 3b01 	ldrb.w	r3, [r1], #1
 800909c:	3b30      	subs	r3, #48	@ 0x30
 800909e:	2b09      	cmp	r3, #9
 80090a0:	d94b      	bls.n	800913a <_vfiprintf_r+0x1a2>
 80090a2:	b1b0      	cbz	r0, 80090d2 <_vfiprintf_r+0x13a>
 80090a4:	9207      	str	r2, [sp, #28]
 80090a6:	e014      	b.n	80090d2 <_vfiprintf_r+0x13a>
 80090a8:	eba0 0308 	sub.w	r3, r0, r8
 80090ac:	fa09 f303 	lsl.w	r3, r9, r3
 80090b0:	4313      	orrs	r3, r2
 80090b2:	9304      	str	r3, [sp, #16]
 80090b4:	46a2      	mov	sl, r4
 80090b6:	e7d2      	b.n	800905e <_vfiprintf_r+0xc6>
 80090b8:	9b03      	ldr	r3, [sp, #12]
 80090ba:	1d19      	adds	r1, r3, #4
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	9103      	str	r1, [sp, #12]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	bfbb      	ittet	lt
 80090c4:	425b      	neglt	r3, r3
 80090c6:	f042 0202 	orrlt.w	r2, r2, #2
 80090ca:	9307      	strge	r3, [sp, #28]
 80090cc:	9307      	strlt	r3, [sp, #28]
 80090ce:	bfb8      	it	lt
 80090d0:	9204      	strlt	r2, [sp, #16]
 80090d2:	7823      	ldrb	r3, [r4, #0]
 80090d4:	2b2e      	cmp	r3, #46	@ 0x2e
 80090d6:	d10a      	bne.n	80090ee <_vfiprintf_r+0x156>
 80090d8:	7863      	ldrb	r3, [r4, #1]
 80090da:	2b2a      	cmp	r3, #42	@ 0x2a
 80090dc:	d132      	bne.n	8009144 <_vfiprintf_r+0x1ac>
 80090de:	9b03      	ldr	r3, [sp, #12]
 80090e0:	1d1a      	adds	r2, r3, #4
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	9203      	str	r2, [sp, #12]
 80090e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80090ea:	3402      	adds	r4, #2
 80090ec:	9305      	str	r3, [sp, #20]
 80090ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80091c4 <_vfiprintf_r+0x22c>
 80090f2:	7821      	ldrb	r1, [r4, #0]
 80090f4:	2203      	movs	r2, #3
 80090f6:	4650      	mov	r0, sl
 80090f8:	f7f7 f8a2 	bl	8000240 <memchr>
 80090fc:	b138      	cbz	r0, 800910e <_vfiprintf_r+0x176>
 80090fe:	9b04      	ldr	r3, [sp, #16]
 8009100:	eba0 000a 	sub.w	r0, r0, sl
 8009104:	2240      	movs	r2, #64	@ 0x40
 8009106:	4082      	lsls	r2, r0
 8009108:	4313      	orrs	r3, r2
 800910a:	3401      	adds	r4, #1
 800910c:	9304      	str	r3, [sp, #16]
 800910e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009112:	4829      	ldr	r0, [pc, #164]	@ (80091b8 <_vfiprintf_r+0x220>)
 8009114:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009118:	2206      	movs	r2, #6
 800911a:	f7f7 f891 	bl	8000240 <memchr>
 800911e:	2800      	cmp	r0, #0
 8009120:	d03f      	beq.n	80091a2 <_vfiprintf_r+0x20a>
 8009122:	4b26      	ldr	r3, [pc, #152]	@ (80091bc <_vfiprintf_r+0x224>)
 8009124:	bb1b      	cbnz	r3, 800916e <_vfiprintf_r+0x1d6>
 8009126:	9b03      	ldr	r3, [sp, #12]
 8009128:	3307      	adds	r3, #7
 800912a:	f023 0307 	bic.w	r3, r3, #7
 800912e:	3308      	adds	r3, #8
 8009130:	9303      	str	r3, [sp, #12]
 8009132:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009134:	443b      	add	r3, r7
 8009136:	9309      	str	r3, [sp, #36]	@ 0x24
 8009138:	e76a      	b.n	8009010 <_vfiprintf_r+0x78>
 800913a:	fb0c 3202 	mla	r2, ip, r2, r3
 800913e:	460c      	mov	r4, r1
 8009140:	2001      	movs	r0, #1
 8009142:	e7a8      	b.n	8009096 <_vfiprintf_r+0xfe>
 8009144:	2300      	movs	r3, #0
 8009146:	3401      	adds	r4, #1
 8009148:	9305      	str	r3, [sp, #20]
 800914a:	4619      	mov	r1, r3
 800914c:	f04f 0c0a 	mov.w	ip, #10
 8009150:	4620      	mov	r0, r4
 8009152:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009156:	3a30      	subs	r2, #48	@ 0x30
 8009158:	2a09      	cmp	r2, #9
 800915a:	d903      	bls.n	8009164 <_vfiprintf_r+0x1cc>
 800915c:	2b00      	cmp	r3, #0
 800915e:	d0c6      	beq.n	80090ee <_vfiprintf_r+0x156>
 8009160:	9105      	str	r1, [sp, #20]
 8009162:	e7c4      	b.n	80090ee <_vfiprintf_r+0x156>
 8009164:	fb0c 2101 	mla	r1, ip, r1, r2
 8009168:	4604      	mov	r4, r0
 800916a:	2301      	movs	r3, #1
 800916c:	e7f0      	b.n	8009150 <_vfiprintf_r+0x1b8>
 800916e:	ab03      	add	r3, sp, #12
 8009170:	9300      	str	r3, [sp, #0]
 8009172:	462a      	mov	r2, r5
 8009174:	4b12      	ldr	r3, [pc, #72]	@ (80091c0 <_vfiprintf_r+0x228>)
 8009176:	a904      	add	r1, sp, #16
 8009178:	4630      	mov	r0, r6
 800917a:	f7fd fed9 	bl	8006f30 <_printf_float>
 800917e:	4607      	mov	r7, r0
 8009180:	1c78      	adds	r0, r7, #1
 8009182:	d1d6      	bne.n	8009132 <_vfiprintf_r+0x19a>
 8009184:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009186:	07d9      	lsls	r1, r3, #31
 8009188:	d405      	bmi.n	8009196 <_vfiprintf_r+0x1fe>
 800918a:	89ab      	ldrh	r3, [r5, #12]
 800918c:	059a      	lsls	r2, r3, #22
 800918e:	d402      	bmi.n	8009196 <_vfiprintf_r+0x1fe>
 8009190:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009192:	f7fe fc07 	bl	80079a4 <__retarget_lock_release_recursive>
 8009196:	89ab      	ldrh	r3, [r5, #12]
 8009198:	065b      	lsls	r3, r3, #25
 800919a:	f53f af1f 	bmi.w	8008fdc <_vfiprintf_r+0x44>
 800919e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091a0:	e71e      	b.n	8008fe0 <_vfiprintf_r+0x48>
 80091a2:	ab03      	add	r3, sp, #12
 80091a4:	9300      	str	r3, [sp, #0]
 80091a6:	462a      	mov	r2, r5
 80091a8:	4b05      	ldr	r3, [pc, #20]	@ (80091c0 <_vfiprintf_r+0x228>)
 80091aa:	a904      	add	r1, sp, #16
 80091ac:	4630      	mov	r0, r6
 80091ae:	f7fe f947 	bl	8007440 <_printf_i>
 80091b2:	e7e4      	b.n	800917e <_vfiprintf_r+0x1e6>
 80091b4:	08009694 	.word	0x08009694
 80091b8:	0800969e 	.word	0x0800969e
 80091bc:	08006f31 	.word	0x08006f31
 80091c0:	08008f75 	.word	0x08008f75
 80091c4:	0800969a 	.word	0x0800969a

080091c8 <__swbuf_r>:
 80091c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091ca:	460e      	mov	r6, r1
 80091cc:	4614      	mov	r4, r2
 80091ce:	4605      	mov	r5, r0
 80091d0:	b118      	cbz	r0, 80091da <__swbuf_r+0x12>
 80091d2:	6a03      	ldr	r3, [r0, #32]
 80091d4:	b90b      	cbnz	r3, 80091da <__swbuf_r+0x12>
 80091d6:	f7fe fadd 	bl	8007794 <__sinit>
 80091da:	69a3      	ldr	r3, [r4, #24]
 80091dc:	60a3      	str	r3, [r4, #8]
 80091de:	89a3      	ldrh	r3, [r4, #12]
 80091e0:	071a      	lsls	r2, r3, #28
 80091e2:	d501      	bpl.n	80091e8 <__swbuf_r+0x20>
 80091e4:	6923      	ldr	r3, [r4, #16]
 80091e6:	b943      	cbnz	r3, 80091fa <__swbuf_r+0x32>
 80091e8:	4621      	mov	r1, r4
 80091ea:	4628      	mov	r0, r5
 80091ec:	f000 f82a 	bl	8009244 <__swsetup_r>
 80091f0:	b118      	cbz	r0, 80091fa <__swbuf_r+0x32>
 80091f2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80091f6:	4638      	mov	r0, r7
 80091f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091fa:	6823      	ldr	r3, [r4, #0]
 80091fc:	6922      	ldr	r2, [r4, #16]
 80091fe:	1a98      	subs	r0, r3, r2
 8009200:	6963      	ldr	r3, [r4, #20]
 8009202:	b2f6      	uxtb	r6, r6
 8009204:	4283      	cmp	r3, r0
 8009206:	4637      	mov	r7, r6
 8009208:	dc05      	bgt.n	8009216 <__swbuf_r+0x4e>
 800920a:	4621      	mov	r1, r4
 800920c:	4628      	mov	r0, r5
 800920e:	f7ff fdf9 	bl	8008e04 <_fflush_r>
 8009212:	2800      	cmp	r0, #0
 8009214:	d1ed      	bne.n	80091f2 <__swbuf_r+0x2a>
 8009216:	68a3      	ldr	r3, [r4, #8]
 8009218:	3b01      	subs	r3, #1
 800921a:	60a3      	str	r3, [r4, #8]
 800921c:	6823      	ldr	r3, [r4, #0]
 800921e:	1c5a      	adds	r2, r3, #1
 8009220:	6022      	str	r2, [r4, #0]
 8009222:	701e      	strb	r6, [r3, #0]
 8009224:	6962      	ldr	r2, [r4, #20]
 8009226:	1c43      	adds	r3, r0, #1
 8009228:	429a      	cmp	r2, r3
 800922a:	d004      	beq.n	8009236 <__swbuf_r+0x6e>
 800922c:	89a3      	ldrh	r3, [r4, #12]
 800922e:	07db      	lsls	r3, r3, #31
 8009230:	d5e1      	bpl.n	80091f6 <__swbuf_r+0x2e>
 8009232:	2e0a      	cmp	r6, #10
 8009234:	d1df      	bne.n	80091f6 <__swbuf_r+0x2e>
 8009236:	4621      	mov	r1, r4
 8009238:	4628      	mov	r0, r5
 800923a:	f7ff fde3 	bl	8008e04 <_fflush_r>
 800923e:	2800      	cmp	r0, #0
 8009240:	d0d9      	beq.n	80091f6 <__swbuf_r+0x2e>
 8009242:	e7d6      	b.n	80091f2 <__swbuf_r+0x2a>

08009244 <__swsetup_r>:
 8009244:	b538      	push	{r3, r4, r5, lr}
 8009246:	4b29      	ldr	r3, [pc, #164]	@ (80092ec <__swsetup_r+0xa8>)
 8009248:	4605      	mov	r5, r0
 800924a:	6818      	ldr	r0, [r3, #0]
 800924c:	460c      	mov	r4, r1
 800924e:	b118      	cbz	r0, 8009258 <__swsetup_r+0x14>
 8009250:	6a03      	ldr	r3, [r0, #32]
 8009252:	b90b      	cbnz	r3, 8009258 <__swsetup_r+0x14>
 8009254:	f7fe fa9e 	bl	8007794 <__sinit>
 8009258:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800925c:	0719      	lsls	r1, r3, #28
 800925e:	d422      	bmi.n	80092a6 <__swsetup_r+0x62>
 8009260:	06da      	lsls	r2, r3, #27
 8009262:	d407      	bmi.n	8009274 <__swsetup_r+0x30>
 8009264:	2209      	movs	r2, #9
 8009266:	602a      	str	r2, [r5, #0]
 8009268:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800926c:	81a3      	strh	r3, [r4, #12]
 800926e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009272:	e033      	b.n	80092dc <__swsetup_r+0x98>
 8009274:	0758      	lsls	r0, r3, #29
 8009276:	d512      	bpl.n	800929e <__swsetup_r+0x5a>
 8009278:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800927a:	b141      	cbz	r1, 800928e <__swsetup_r+0x4a>
 800927c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009280:	4299      	cmp	r1, r3
 8009282:	d002      	beq.n	800928a <__swsetup_r+0x46>
 8009284:	4628      	mov	r0, r5
 8009286:	f7ff f975 	bl	8008574 <_free_r>
 800928a:	2300      	movs	r3, #0
 800928c:	6363      	str	r3, [r4, #52]	@ 0x34
 800928e:	89a3      	ldrh	r3, [r4, #12]
 8009290:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009294:	81a3      	strh	r3, [r4, #12]
 8009296:	2300      	movs	r3, #0
 8009298:	6063      	str	r3, [r4, #4]
 800929a:	6923      	ldr	r3, [r4, #16]
 800929c:	6023      	str	r3, [r4, #0]
 800929e:	89a3      	ldrh	r3, [r4, #12]
 80092a0:	f043 0308 	orr.w	r3, r3, #8
 80092a4:	81a3      	strh	r3, [r4, #12]
 80092a6:	6923      	ldr	r3, [r4, #16]
 80092a8:	b94b      	cbnz	r3, 80092be <__swsetup_r+0x7a>
 80092aa:	89a3      	ldrh	r3, [r4, #12]
 80092ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80092b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092b4:	d003      	beq.n	80092be <__swsetup_r+0x7a>
 80092b6:	4621      	mov	r1, r4
 80092b8:	4628      	mov	r0, r5
 80092ba:	f000 f883 	bl	80093c4 <__smakebuf_r>
 80092be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092c2:	f013 0201 	ands.w	r2, r3, #1
 80092c6:	d00a      	beq.n	80092de <__swsetup_r+0x9a>
 80092c8:	2200      	movs	r2, #0
 80092ca:	60a2      	str	r2, [r4, #8]
 80092cc:	6962      	ldr	r2, [r4, #20]
 80092ce:	4252      	negs	r2, r2
 80092d0:	61a2      	str	r2, [r4, #24]
 80092d2:	6922      	ldr	r2, [r4, #16]
 80092d4:	b942      	cbnz	r2, 80092e8 <__swsetup_r+0xa4>
 80092d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80092da:	d1c5      	bne.n	8009268 <__swsetup_r+0x24>
 80092dc:	bd38      	pop	{r3, r4, r5, pc}
 80092de:	0799      	lsls	r1, r3, #30
 80092e0:	bf58      	it	pl
 80092e2:	6962      	ldrpl	r2, [r4, #20]
 80092e4:	60a2      	str	r2, [r4, #8]
 80092e6:	e7f4      	b.n	80092d2 <__swsetup_r+0x8e>
 80092e8:	2000      	movs	r0, #0
 80092ea:	e7f7      	b.n	80092dc <__swsetup_r+0x98>
 80092ec:	20000020 	.word	0x20000020

080092f0 <_raise_r>:
 80092f0:	291f      	cmp	r1, #31
 80092f2:	b538      	push	{r3, r4, r5, lr}
 80092f4:	4605      	mov	r5, r0
 80092f6:	460c      	mov	r4, r1
 80092f8:	d904      	bls.n	8009304 <_raise_r+0x14>
 80092fa:	2316      	movs	r3, #22
 80092fc:	6003      	str	r3, [r0, #0]
 80092fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009302:	bd38      	pop	{r3, r4, r5, pc}
 8009304:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009306:	b112      	cbz	r2, 800930e <_raise_r+0x1e>
 8009308:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800930c:	b94b      	cbnz	r3, 8009322 <_raise_r+0x32>
 800930e:	4628      	mov	r0, r5
 8009310:	f000 f830 	bl	8009374 <_getpid_r>
 8009314:	4622      	mov	r2, r4
 8009316:	4601      	mov	r1, r0
 8009318:	4628      	mov	r0, r5
 800931a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800931e:	f000 b817 	b.w	8009350 <_kill_r>
 8009322:	2b01      	cmp	r3, #1
 8009324:	d00a      	beq.n	800933c <_raise_r+0x4c>
 8009326:	1c59      	adds	r1, r3, #1
 8009328:	d103      	bne.n	8009332 <_raise_r+0x42>
 800932a:	2316      	movs	r3, #22
 800932c:	6003      	str	r3, [r0, #0]
 800932e:	2001      	movs	r0, #1
 8009330:	e7e7      	b.n	8009302 <_raise_r+0x12>
 8009332:	2100      	movs	r1, #0
 8009334:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009338:	4620      	mov	r0, r4
 800933a:	4798      	blx	r3
 800933c:	2000      	movs	r0, #0
 800933e:	e7e0      	b.n	8009302 <_raise_r+0x12>

08009340 <raise>:
 8009340:	4b02      	ldr	r3, [pc, #8]	@ (800934c <raise+0xc>)
 8009342:	4601      	mov	r1, r0
 8009344:	6818      	ldr	r0, [r3, #0]
 8009346:	f7ff bfd3 	b.w	80092f0 <_raise_r>
 800934a:	bf00      	nop
 800934c:	20000020 	.word	0x20000020

08009350 <_kill_r>:
 8009350:	b538      	push	{r3, r4, r5, lr}
 8009352:	4d07      	ldr	r5, [pc, #28]	@ (8009370 <_kill_r+0x20>)
 8009354:	2300      	movs	r3, #0
 8009356:	4604      	mov	r4, r0
 8009358:	4608      	mov	r0, r1
 800935a:	4611      	mov	r1, r2
 800935c:	602b      	str	r3, [r5, #0]
 800935e:	f7f8 febd 	bl	80020dc <_kill>
 8009362:	1c43      	adds	r3, r0, #1
 8009364:	d102      	bne.n	800936c <_kill_r+0x1c>
 8009366:	682b      	ldr	r3, [r5, #0]
 8009368:	b103      	cbz	r3, 800936c <_kill_r+0x1c>
 800936a:	6023      	str	r3, [r4, #0]
 800936c:	bd38      	pop	{r3, r4, r5, pc}
 800936e:	bf00      	nop
 8009370:	20000740 	.word	0x20000740

08009374 <_getpid_r>:
 8009374:	f7f8 beaa 	b.w	80020cc <_getpid>

08009378 <__swhatbuf_r>:
 8009378:	b570      	push	{r4, r5, r6, lr}
 800937a:	460c      	mov	r4, r1
 800937c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009380:	2900      	cmp	r1, #0
 8009382:	b096      	sub	sp, #88	@ 0x58
 8009384:	4615      	mov	r5, r2
 8009386:	461e      	mov	r6, r3
 8009388:	da0d      	bge.n	80093a6 <__swhatbuf_r+0x2e>
 800938a:	89a3      	ldrh	r3, [r4, #12]
 800938c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009390:	f04f 0100 	mov.w	r1, #0
 8009394:	bf14      	ite	ne
 8009396:	2340      	movne	r3, #64	@ 0x40
 8009398:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800939c:	2000      	movs	r0, #0
 800939e:	6031      	str	r1, [r6, #0]
 80093a0:	602b      	str	r3, [r5, #0]
 80093a2:	b016      	add	sp, #88	@ 0x58
 80093a4:	bd70      	pop	{r4, r5, r6, pc}
 80093a6:	466a      	mov	r2, sp
 80093a8:	f000 f848 	bl	800943c <_fstat_r>
 80093ac:	2800      	cmp	r0, #0
 80093ae:	dbec      	blt.n	800938a <__swhatbuf_r+0x12>
 80093b0:	9901      	ldr	r1, [sp, #4]
 80093b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80093b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80093ba:	4259      	negs	r1, r3
 80093bc:	4159      	adcs	r1, r3
 80093be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80093c2:	e7eb      	b.n	800939c <__swhatbuf_r+0x24>

080093c4 <__smakebuf_r>:
 80093c4:	898b      	ldrh	r3, [r1, #12]
 80093c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80093c8:	079d      	lsls	r5, r3, #30
 80093ca:	4606      	mov	r6, r0
 80093cc:	460c      	mov	r4, r1
 80093ce:	d507      	bpl.n	80093e0 <__smakebuf_r+0x1c>
 80093d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80093d4:	6023      	str	r3, [r4, #0]
 80093d6:	6123      	str	r3, [r4, #16]
 80093d8:	2301      	movs	r3, #1
 80093da:	6163      	str	r3, [r4, #20]
 80093dc:	b003      	add	sp, #12
 80093de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093e0:	ab01      	add	r3, sp, #4
 80093e2:	466a      	mov	r2, sp
 80093e4:	f7ff ffc8 	bl	8009378 <__swhatbuf_r>
 80093e8:	9f00      	ldr	r7, [sp, #0]
 80093ea:	4605      	mov	r5, r0
 80093ec:	4639      	mov	r1, r7
 80093ee:	4630      	mov	r0, r6
 80093f0:	f7fd fc84 	bl	8006cfc <_malloc_r>
 80093f4:	b948      	cbnz	r0, 800940a <__smakebuf_r+0x46>
 80093f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093fa:	059a      	lsls	r2, r3, #22
 80093fc:	d4ee      	bmi.n	80093dc <__smakebuf_r+0x18>
 80093fe:	f023 0303 	bic.w	r3, r3, #3
 8009402:	f043 0302 	orr.w	r3, r3, #2
 8009406:	81a3      	strh	r3, [r4, #12]
 8009408:	e7e2      	b.n	80093d0 <__smakebuf_r+0xc>
 800940a:	89a3      	ldrh	r3, [r4, #12]
 800940c:	6020      	str	r0, [r4, #0]
 800940e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009412:	81a3      	strh	r3, [r4, #12]
 8009414:	9b01      	ldr	r3, [sp, #4]
 8009416:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800941a:	b15b      	cbz	r3, 8009434 <__smakebuf_r+0x70>
 800941c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009420:	4630      	mov	r0, r6
 8009422:	f000 f81d 	bl	8009460 <_isatty_r>
 8009426:	b128      	cbz	r0, 8009434 <__smakebuf_r+0x70>
 8009428:	89a3      	ldrh	r3, [r4, #12]
 800942a:	f023 0303 	bic.w	r3, r3, #3
 800942e:	f043 0301 	orr.w	r3, r3, #1
 8009432:	81a3      	strh	r3, [r4, #12]
 8009434:	89a3      	ldrh	r3, [r4, #12]
 8009436:	431d      	orrs	r5, r3
 8009438:	81a5      	strh	r5, [r4, #12]
 800943a:	e7cf      	b.n	80093dc <__smakebuf_r+0x18>

0800943c <_fstat_r>:
 800943c:	b538      	push	{r3, r4, r5, lr}
 800943e:	4d07      	ldr	r5, [pc, #28]	@ (800945c <_fstat_r+0x20>)
 8009440:	2300      	movs	r3, #0
 8009442:	4604      	mov	r4, r0
 8009444:	4608      	mov	r0, r1
 8009446:	4611      	mov	r1, r2
 8009448:	602b      	str	r3, [r5, #0]
 800944a:	f7f8 fea7 	bl	800219c <_fstat>
 800944e:	1c43      	adds	r3, r0, #1
 8009450:	d102      	bne.n	8009458 <_fstat_r+0x1c>
 8009452:	682b      	ldr	r3, [r5, #0]
 8009454:	b103      	cbz	r3, 8009458 <_fstat_r+0x1c>
 8009456:	6023      	str	r3, [r4, #0]
 8009458:	bd38      	pop	{r3, r4, r5, pc}
 800945a:	bf00      	nop
 800945c:	20000740 	.word	0x20000740

08009460 <_isatty_r>:
 8009460:	b538      	push	{r3, r4, r5, lr}
 8009462:	4d06      	ldr	r5, [pc, #24]	@ (800947c <_isatty_r+0x1c>)
 8009464:	2300      	movs	r3, #0
 8009466:	4604      	mov	r4, r0
 8009468:	4608      	mov	r0, r1
 800946a:	602b      	str	r3, [r5, #0]
 800946c:	f7f8 fea6 	bl	80021bc <_isatty>
 8009470:	1c43      	adds	r3, r0, #1
 8009472:	d102      	bne.n	800947a <_isatty_r+0x1a>
 8009474:	682b      	ldr	r3, [r5, #0]
 8009476:	b103      	cbz	r3, 800947a <_isatty_r+0x1a>
 8009478:	6023      	str	r3, [r4, #0]
 800947a:	bd38      	pop	{r3, r4, r5, pc}
 800947c:	20000740 	.word	0x20000740

08009480 <_init>:
 8009480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009482:	bf00      	nop
 8009484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009486:	bc08      	pop	{r3}
 8009488:	469e      	mov	lr, r3
 800948a:	4770      	bx	lr

0800948c <_fini>:
 800948c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800948e:	bf00      	nop
 8009490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009492:	bc08      	pop	{r3}
 8009494:	469e      	mov	lr, r3
 8009496:	4770      	bx	lr
