/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [22:0] celloutsig_0_12z;
  wire [15:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  reg [14:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_21z;
  wire [14:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_46z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [17:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_17z;
  reg [9:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  reg [11:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[51] & in_data[88]);
  assign celloutsig_0_3z = ~(celloutsig_0_2z & in_data[18]);
  assign celloutsig_0_50z = ~(celloutsig_0_1z & celloutsig_0_30z[2]);
  assign celloutsig_0_51z = ~(celloutsig_0_50z & celloutsig_0_25z[5]);
  assign celloutsig_0_5z = ~(celloutsig_0_2z & in_data[14]);
  assign celloutsig_1_15z = ~(celloutsig_1_14z[0] & celloutsig_1_9z[3]);
  assign celloutsig_0_1z = ~(in_data[43] & in_data[64]);
  assign celloutsig_0_15z = ~(celloutsig_0_14z[2] & celloutsig_0_3z);
  assign celloutsig_0_27z = ~(celloutsig_0_1z & celloutsig_0_7z[0]);
  assign celloutsig_0_28z = ~(celloutsig_0_8z[2] & celloutsig_0_1z);
  assign celloutsig_0_29z = ~(celloutsig_0_27z & celloutsig_0_28z);
  assign celloutsig_0_52z = { celloutsig_0_46z[5:4], celloutsig_0_50z, celloutsig_0_15z } && { celloutsig_0_21z[4:2], celloutsig_0_11z };
  assign celloutsig_1_1z = celloutsig_1_0z && celloutsig_1_0z;
  assign celloutsig_1_13z = celloutsig_1_4z[10:5] && { celloutsig_1_8z[2:0], celloutsig_1_0z };
  assign celloutsig_0_10z = in_data[58:54] && celloutsig_0_9z[6:2];
  assign celloutsig_0_11z = celloutsig_0_9z && { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[67:54] && { in_data[83:72], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_4z = - { in_data[54:41], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_2z = - in_data[150:147];
  assign celloutsig_1_4z = - { celloutsig_1_3z[7:2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = - { celloutsig_1_4z[6], celloutsig_1_2z };
  assign celloutsig_1_8z = - { celloutsig_1_3z[3:2], celloutsig_1_0z };
  assign celloutsig_1_14z = - { in_data[112:105], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_1_17z = - { celloutsig_1_3z[8:1], celloutsig_1_15z };
  assign celloutsig_1_19z = - celloutsig_1_17z[6:3];
  assign celloutsig_0_7z = - { celloutsig_0_4z[2:0], celloutsig_0_3z };
  assign celloutsig_0_9z = - { celloutsig_0_4z[14:10], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_12z = - { celloutsig_0_4z[12:3], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_16z = - celloutsig_0_14z;
  assign celloutsig_0_46z = { celloutsig_0_13z[9:6], celloutsig_0_1z, celloutsig_0_28z } << celloutsig_0_12z[13:8];
  assign celloutsig_1_0z = in_data[143:141] << in_data[102:100];
  assign celloutsig_1_9z = in_data[131:121] << { celloutsig_1_3z[5:0], celloutsig_1_6z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } << in_data[76:74];
  assign celloutsig_1_12z = celloutsig_1_3z[10:8] << celloutsig_1_0z;
  assign celloutsig_0_8z = celloutsig_0_4z[13:7] << celloutsig_0_4z[7:1];
  assign celloutsig_0_13z = celloutsig_0_12z[21:6] << { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_14z = celloutsig_0_7z[3:1] << { celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_21z = celloutsig_0_12z[10:3] << { celloutsig_0_12z[3], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_0_25z = { celloutsig_0_9z[6:3], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_16z } << celloutsig_0_18z;
  assign celloutsig_0_30z = { celloutsig_0_12z[9:6], celloutsig_0_21z } << { celloutsig_0_21z[6:0], celloutsig_0_29z, celloutsig_0_7z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 12'h000;
    else if (!clkin_data[64]) celloutsig_1_3z = { in_data[114:107], celloutsig_1_1z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_18z = 10'h000;
    else if (!clkin_data[64]) celloutsig_1_18z = { celloutsig_1_14z[17:12], celloutsig_1_0z, celloutsig_1_13z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_18z = 15'h0000;
    else if (!clkin_data[32]) celloutsig_0_18z = in_data[75:61];
  assign { out_data[137:128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
