#! /usr/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd9198100 .scope module, "testbanch" "testbanch" 2 1;
 .timescale 0 0;
v0x7fffd91f5190_0 .var "clk", 0 0;
v0x7fffd91f5230_0 .var "rst", 0 0;
S_0x7fffd9179320 .scope module, "cpu_block" "cpu" 2 11, 3 1 0, S_0x7fffd9198100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
v0x7fffd91f44c0_0 .net "BSrc", 0 0, v0x7fffd91b5790_0;  1 drivers
v0x7fffd91f45d0_0 .net "ExtSel", 0 0, v0x7fffd9194030_0;  1 drivers
v0x7fffd91f4690_0 .net "MemRead", 0 0, v0x7fffd9194840_0;  1 drivers
v0x7fffd91f4780_0 .net "MemWrite", 0 0, v0x7fffd9194fa0_0;  1 drivers
v0x7fffd91f4870_0 .net "OpCode", 5 0, L_0x7fffd91f5fe0;  1 drivers
v0x7fffd91f49b0_0 .net "OpSel", 3 0, v0x7fffd9196830_0;  1 drivers
v0x7fffd91f4a50_0 .net "PCSrc", 1 0, v0x7fffd9196e20_0;  1 drivers
v0x7fffd91f4b10_0 .net "RegDst", 1 0, v0x7fffd91dcee0_0;  1 drivers
v0x7fffd91f4c20_0 .net "RegWrite", 0 0, v0x7fffd91dcfc0_0;  1 drivers
v0x7fffd91f4d50_0 .net "WBSrc", 0 0, v0x7fffd91dd080_0;  1 drivers
v0x7fffd91f4e40_0 .net "clk", 0 0, v0x7fffd91f5190_0;  1 drivers
v0x7fffd91f4ee0_0 .net "comFormat", 1 0, L_0x7fffd91f5ea0;  1 drivers
v0x7fffd91f4fa0_0 .net "rst", 0 0, v0x7fffd91f5230_0;  1 drivers
v0x7fffd91f5040_0 .net "zero", 0 0, L_0x7fffd9206af0;  1 drivers
S_0x7fffd919b620 .scope module, "control_flow_block" "controlFlow" 3 16, 4 1 0, S_0x7fffd9179320;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "OpCode"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 2 "PCSrc"
    .port_info 3 /OUTPUT 2 "RegDst"
    .port_info 4 /OUTPUT 1 "RegWrite"
    .port_info 5 /OUTPUT 1 "ExtSel"
    .port_info 6 /OUTPUT 4 "OpSel"
    .port_info 7 /OUTPUT 1 "BSrc"
    .port_info 8 /OUTPUT 1 "MemWrite"
    .port_info 9 /OUTPUT 1 "MemRead"
    .port_info 10 /OUTPUT 1 "WBSrc"
    .port_info 11 /OUTPUT 2 "comFormat"
L_0x7fffd91f5540 .functor OR 1, L_0x7fffd91f5400, L_0x7fffd91f54a0, C4<0>, C4<0>;
L_0x7fffd91f56a0 .functor OR 1, L_0x7fffd91f5540, L_0x7fffd91f5600, C4<0>, C4<0>;
L_0x7fffd91f5940 .functor OR 1, L_0x7fffd91f56a0, L_0x7fffd91f5850, C4<0>, C4<0>;
v0x7fffd91b5790_0 .var "BSrc", 0 0;
v0x7fffd9194030_0 .var "ExtSel", 0 0;
v0x7fffd9194840_0 .var "MemRead", 0 0;
v0x7fffd9194fa0_0 .var "MemWrite", 0 0;
v0x7fffd9196290_0 .net "OpCode", 5 0, L_0x7fffd91f5fe0;  alias, 1 drivers
v0x7fffd9196830_0 .var "OpSel", 3 0;
v0x7fffd9196e20_0 .var "PCSrc", 1 0;
v0x7fffd91dcee0_0 .var "RegDst", 1 0;
v0x7fffd91dcfc0_0 .var "RegWrite", 0 0;
v0x7fffd91dd080_0 .var "WBSrc", 0 0;
v0x7fffd91dd140_0 .net *"_s1", 0 0, L_0x7fffd91f5400;  1 drivers
v0x7fffd91dd220_0 .net *"_s11", 1 0, L_0x7fffd91f57b0;  1 drivers
L_0x7ff484790018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fffd91dd300_0 .net/2u *"_s12", 1 0, L_0x7ff484790018;  1 drivers
v0x7fffd91dd3e0_0 .net *"_s14", 0 0, L_0x7fffd91f5850;  1 drivers
v0x7fffd91dd4a0_0 .net *"_s16", 0 0, L_0x7fffd91f5940;  1 drivers
L_0x7ff484790060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fffd91dd560_0 .net/2u *"_s18", 1 0, L_0x7ff484790060;  1 drivers
v0x7fffd91dd640_0 .net *"_s21", 4 0, L_0x7fffd91f5a50;  1 drivers
L_0x7ff4847900a8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x7fffd91dd720_0 .net/2u *"_s22", 4 0, L_0x7ff4847900a8;  1 drivers
v0x7fffd91dd800_0 .net *"_s24", 0 0, L_0x7fffd91f5b30;  1 drivers
L_0x7ff4847900f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fffd91dd8c0_0 .net/2u *"_s26", 1 0, L_0x7ff4847900f0;  1 drivers
L_0x7ff484790138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd91dd9a0_0 .net/2u *"_s28", 1 0, L_0x7ff484790138;  1 drivers
v0x7fffd91dda80_0 .net *"_s3", 0 0, L_0x7fffd91f54a0;  1 drivers
v0x7fffd91ddb60_0 .net *"_s30", 1 0, L_0x7fffd91f5cc0;  1 drivers
v0x7fffd91ddc40_0 .net *"_s4", 0 0, L_0x7fffd91f5540;  1 drivers
v0x7fffd91ddd00_0 .net *"_s7", 0 0, L_0x7fffd91f5600;  1 drivers
v0x7fffd91ddde0_0 .net *"_s8", 0 0, L_0x7fffd91f56a0;  1 drivers
v0x7fffd91ddea0_0 .net "comFormat", 1 0, L_0x7fffd91f5ea0;  alias, 1 drivers
v0x7fffd91ddf80_0 .net "zero", 0 0, L_0x7fffd9206af0;  alias, 1 drivers
E_0x7fffd90fac40 .event edge, v0x7fffd9196290_0;
E_0x7fffd90faee0 .event edge, v0x7fffd91ddea0_0, v0x7fffd9196290_0;
E_0x7fffd90fcbd0 .event edge, v0x7fffd9196290_0, v0x7fffd91ddf80_0;
L_0x7fffd91f5400 .part L_0x7fffd91f5fe0, 5, 1;
L_0x7fffd91f54a0 .part L_0x7fffd91f5fe0, 3, 1;
L_0x7fffd91f5600 .part L_0x7fffd91f5fe0, 2, 1;
L_0x7fffd91f57b0 .part L_0x7fffd91f5fe0, 0, 2;
L_0x7fffd91f5850 .cmp/eq 2, L_0x7fffd91f57b0, L_0x7ff484790018;
L_0x7fffd91f5a50 .part L_0x7fffd91f5fe0, 1, 5;
L_0x7fffd91f5b30 .cmp/eq 5, L_0x7fffd91f5a50, L_0x7ff4847900a8;
L_0x7fffd91f5cc0 .functor MUXZ 2, L_0x7ff484790138, L_0x7ff4847900f0, L_0x7fffd91f5b30, C4<>;
L_0x7fffd91f5ea0 .functor MUXZ 2, L_0x7fffd91f5cc0, L_0x7ff484790060, L_0x7fffd91f5940, C4<>;
S_0x7fffd91de1c0 .scope module, "data_flow_block" "dataFlow" 3 17, 5 1 0, S_0x7fffd9179320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 2 "comFormat"
    .port_info 3 /INPUT 2 "PCSrc"
    .port_info 4 /INPUT 1 "RegWrite"
    .port_info 5 /INPUT 1 "MemWrite"
    .port_info 6 /INPUT 1 "MemRead"
    .port_info 7 /INPUT 2 "RegDst"
    .port_info 8 /INPUT 1 "ExtSel"
    .port_info 9 /INPUT 4 "OpSel"
    .port_info 10 /INPUT 1 "BSrc"
    .port_info 11 /INPUT 1 "WBSrc"
    .port_info 12 /OUTPUT 6 "OpCode"
    .port_info 13 /OUTPUT 1 "zero"
L_0x7fffd91f5fe0 .functor BUFZ 6, L_0x7fffd9206da0, C4<000000>, C4<000000>, C4<000000>;
L_0x7fffd91f62a0 .functor BUFZ 1, v0x7fffd91dcfc0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd91f6310 .functor BUFZ 1, v0x7fffd9194fa0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd91f6380 .functor BUFZ 1, v0x7fffd9194840_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd91f63f0 .functor BUFZ 4, v0x7fffd9196830_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7fffd91f64f0 .functor BUFZ 1, v0x7fffd91b5790_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd91f65a0 .functor BUFZ 2, v0x7fffd91dcee0_0, C4<00>, C4<00>, C4<00>;
L_0x7fffd91f6890 .functor BUFZ 1, v0x7fffd91dd080_0, C4<0>, C4<0>, C4<0>;
v0x7fffd91ef530_0 .net "BSrc", 0 0, v0x7fffd91b5790_0;  alias, 1 drivers
v0x7fffd91ef5f0_0 .net "DataAreg", 31 0, v0x7fffd91e6f40_0;  1 drivers
v0x7fffd91ef6e0_0 .net "DataBnew", 31 0, v0x7fffd91e0a00_0;  1 drivers
v0x7fffd91ef780_0 .net "DataBreg", 31 0, v0x7fffd91e7140_0;  1 drivers
v0x7fffd91ef890_0 .net "EXBSrc", 0 0, v0x7fffd91e6d90_0;  1 drivers
v0x7fffd91ef9d0_0 .net "EXMRead", 0 0, v0x7fffd91e72a0_0;  1 drivers
v0x7fffd91efa70_0 .net "EXOpSel", 3 0, v0x7fffd91e7640_0;  1 drivers
v0x7fffd91efb30_0 .net "EXRd", 4 0, v0x7fffd91e79d0_0;  1 drivers
v0x7fffd91efc20_0 .net "EXRegDst", 1 0, v0x7fffd91e7800_0;  1 drivers
v0x7fffd91efd70_0 .net "EXRs", 4 0, v0x7fffd91e7b50_0;  1 drivers
v0x7fffd91efe80_0 .net "EXRt", 4 0, v0x7fffd91e7d00_0;  1 drivers
v0x7fffd91effd0_0 .net "EX_MWrite", 0 0, v0x7fffd91e74e0_0;  1 drivers
v0x7fffd91f0070_0 .net "EX_RegWrite", 0 0, v0x7fffd91e7ed0_0;  1 drivers
v0x7fffd91f0160_0 .net "EX_WB", 0 0, v0x7fffd91e8010_0;  1 drivers
v0x7fffd91f0250_0 .net "EX_aluControl", 5 0, v0x7fffd91e8180_0;  1 drivers
v0x7fffd91f0360_0 .net "ExtSel", 0 0, v0x7fffd9194030_0;  alias, 1 drivers
v0x7fffd91f0450_0 .net "ForwardA", 1 0, v0x7fffd91e6230_0;  1 drivers
v0x7fffd91f0670_0 .net "ForwardB", 1 0, v0x7fffd91e6330_0;  1 drivers
v0x7fffd91f0780_0 .net "HazMuxCon", 0 0, v0x7fffd91df780_0;  1 drivers
v0x7fffd91f0820_0 .net "IFFlush", 0 0, L_0x7fffd91f61b0;  1 drivers
v0x7fffd91f08c0_0 .net "IFIDWrite", 0 0, v0x7fffd91dfa30_0;  1 drivers
v0x7fffd91f09b0_0 .net "InstReg", 31 0, v0x7fffd91e8eb0_0;  1 drivers
v0x7fffd91f0aa0_0 .net "MEM_MRead", 0 0, v0x7fffd91e46b0_0;  1 drivers
v0x7fffd91f0b90_0 .net "MEM_MWrite", 0 0, v0x7fffd91e4840_0;  1 drivers
v0x7fffd91f0c80_0 .net "MEM_RegWrite", 0 0, v0x7fffd91e4b80_0;  1 drivers
v0x7fffd91f0d20_0 .net "MEM_WB", 0 0, v0x7fffd91e4d00_0;  1 drivers
v0x7fffd91f0e10_0 .net "MEM_alu_out", 31 0, v0x7fffd91e44f0_0;  1 drivers
v0x7fffd91f0eb0_0 .net "MEM_rd", 4 0, v0x7fffd91e49e0_0;  1 drivers
v0x7fffd91f0f70_0 .net "MEM_write_data", 31 0, v0x7fffd91e4e80_0;  1 drivers
v0x7fffd91f1080_0 .net "MemRead", 0 0, v0x7fffd9194840_0;  alias, 1 drivers
v0x7fffd91f1120_0 .net "MemWrite", 0 0, v0x7fffd9194fa0_0;  alias, 1 drivers
v0x7fffd91f11c0_0 .net "OpCode", 5 0, L_0x7fffd91f5fe0;  alias, 1 drivers
v0x7fffd91f1260_0 .net "OpSel", 3 0, v0x7fffd9196830_0;  alias, 1 drivers
v0x7fffd91f1350_0 .net "PCSrc", 1 0, v0x7fffd9196e20_0;  alias, 1 drivers
v0x7fffd91f1440_0 .net "PCWrite", 0 0, v0x7fffd91dfaf0_0;  1 drivers
v0x7fffd91f1530_0 .net "PC_Plus4Reg", 31 0, v0x7fffd91e9070_0;  1 drivers
v0x7fffd91f15f0_0 .net "RegDst", 1 0, v0x7fffd91dcee0_0;  alias, 1 drivers
v0x7fffd91f1690_0 .net "RegWrite", 0 0, v0x7fffd91dcfc0_0;  alias, 1 drivers
v0x7fffd91f1730_0 .net "WBSrc", 0 0, v0x7fffd91dd080_0;  alias, 1 drivers
v0x7fffd91f17d0_0 .net "WB_RegWrite", 0 0, v0x7fffd91eb210_0;  1 drivers
v0x7fffd91f1870_0 .net "WB_WB", 0 0, v0x7fffd91eb3e0_0;  1 drivers
v0x7fffd91f1960_0 .net "WB_alu_out", 31 0, v0x7fffd91eacb0_0;  1 drivers
v0x7fffd91f1a50_0 .net "WB_mem_out", 31 0, v0x7fffd91eae90_0;  1 drivers
v0x7fffd91f1b40_0 .net "WB_rd", 4 0, v0x7fffd91eb060_0;  1 drivers
v0x7fffd91f1be0_0 .net *"_s13", 0 0, L_0x7fffd91f6310;  1 drivers
v0x7fffd91f1cc0_0 .net *"_s17", 0 0, L_0x7fffd91f6380;  1 drivers
L_0x7ff484790180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd91f1da0_0 .net/2u *"_s2", 1 0, L_0x7ff484790180;  1 drivers
v0x7fffd91f1e80_0 .net *"_s21", 3 0, L_0x7fffd91f63f0;  1 drivers
v0x7fffd91f1f60_0 .net *"_s25", 0 0, L_0x7fffd91f64f0;  1 drivers
v0x7fffd91f2040_0 .net *"_s29", 1 0, L_0x7fffd91f65a0;  1 drivers
v0x7fffd91f2120_0 .net *"_s34", 0 0, L_0x7fffd91f6890;  1 drivers
L_0x7ff4847901c8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd91f2200_0 .net/2u *"_s35", 10 0, L_0x7ff4847901c8;  1 drivers
v0x7fffd91f22e0_0 .net *"_s9", 0 0, L_0x7fffd91f62a0;  1 drivers
v0x7fffd91f23c0_0 .net "address", 25 0, L_0x7fffd9208960;  1 drivers
v0x7fffd91f24d0_0 .net "aluControl", 5 0, v0x7fffd91e1a10_0;  1 drivers
v0x7fffd91f25e0_0 .net "alu_in1", 31 0, v0x7fffd91e00b0_0;  1 drivers
v0x7fffd91f26f0_0 .net "alu_in2", 31 0, L_0x7fffd9209750;  1 drivers
v0x7fffd91f2800_0 .net "alu_out", 31 0, v0x7fffd91defe0_0;  1 drivers
v0x7fffd91f2910_0 .net "branching", 31 0, L_0x7fffd9209f00;  1 drivers
v0x7fffd91f2a20_0 .net "clk", 0 0, v0x7fffd91f5190_0;  alias, 1 drivers
v0x7fffd91f2ac0_0 .net "comFormat", 1 0, L_0x7fffd91f5ea0;  alias, 1 drivers
v0x7fffd91f2bd0_0 .net "command", 31 0, v0x7fffd91e98d0_0;  1 drivers
v0x7fffd91f2ce0_0 .net "control", 10 0, L_0x7fffd91f6610;  1 drivers
v0x7fffd91f2dc0_0 .net "funct", 5 0, L_0x7fffd92081e0;  1 drivers
v0x7fffd91f2ed0_0 .net "haz_control", 10 0, L_0x7fffd92069b0;  1 drivers
v0x7fffd91f3380_0 .net "imm", 15 0, L_0x7fffd9208630;  1 drivers
v0x7fffd91f3470_0 .net "imm_extended", 31 0, L_0x7fffd9209030;  1 drivers
v0x7fffd91f3510_0 .net "imm_valuereg", 31 0, v0x7fffd91e8410_0;  1 drivers
v0x7fffd91f3600_0 .net "jumping", 31 0, L_0x7fffd9208bb0;  1 drivers
v0x7fffd91f36f0_0 .net "muxout", 31 0, v0x7fffd91ef300_0;  1 drivers
v0x7fffd91f3790_0 .net "opcode", 5 0, L_0x7fffd9206da0;  1 drivers
v0x7fffd91f3830_0 .net "pc4", 31 0, L_0x7fffd9206c00;  1 drivers
v0x7fffd91f38d0_0 .net "pc_curr", 31 0, v0x7fffd91ec340_0;  1 drivers
v0x7fffd91f3a00_0 .net "pc_next", 31 0, v0x7fffd91ecb20_0;  1 drivers
v0x7fffd91f3aa0_0 .net "rd", 4 0, L_0x7fffd9207720;  1 drivers
v0x7fffd91f3b40_0 .net "read_data", 31 0, v0x7fffd91ea3c0_0;  1 drivers
v0x7fffd91f3c30_0 .net "rs", 4 0, L_0x7fffd92070a0;  1 drivers
v0x7fffd91f3d60_0 .net "rsdata", 31 0, v0x7fffd91ee270_0;  1 drivers
v0x7fffd91f3e00_0 .net "rst", 0 0, v0x7fffd91f5230_0;  alias, 1 drivers
v0x7fffd91f3ea0_0 .net "rt", 4 0, L_0x7fffd92073b0;  1 drivers
v0x7fffd91f3fd0_0 .net "rtdata", 31 0, v0x7fffd91ee410_0;  1 drivers
v0x7fffd91f4070_0 .net "shamt", 4 0, L_0x7fffd9207bd0;  1 drivers
v0x7fffd91f4110_0 .net "wdest", 4 0, v0x7fffd91ed280_0;  1 drivers
v0x7fffd91f4200_0 .net "zero", 0 0, L_0x7fffd9206af0;  alias, 1 drivers
L_0x7fffd91f61b0 .cmp/ne 2, v0x7fffd9196e20_0, L_0x7ff484790180;
LS_0x7fffd91f6610_0_0 .concat8 [ 1 1 1 4], L_0x7fffd91f62a0, L_0x7fffd91f6310, L_0x7fffd91f6380, L_0x7fffd91f63f0;
LS_0x7fffd91f6610_0_4 .concat8 [ 1 2 1 0], L_0x7fffd91f64f0, L_0x7fffd91f65a0, L_0x7fffd91f6890;
L_0x7fffd91f6610 .concat8 [ 7 4 0 0], LS_0x7fffd91f6610_0_0, LS_0x7fffd91f6610_0_4;
L_0x7fffd92069b0 .functor MUXZ 11, L_0x7ff4847901c8, L_0x7fffd91f6610, v0x7fffd91df780_0, C4<>;
L_0x7fffd9206af0 .cmp/eq 32, v0x7fffd91ee270_0, v0x7fffd91ee410_0;
L_0x7fffd9209160 .part L_0x7fffd92069b0, 10, 1;
L_0x7fffd9209250 .part L_0x7fffd92069b0, 0, 1;
L_0x7fffd92092f0 .part L_0x7fffd92069b0, 2, 1;
L_0x7fffd9209420 .part L_0x7fffd92069b0, 1, 1;
L_0x7fffd9209510 .part L_0x7fffd92069b0, 3, 4;
L_0x7fffd92095b0 .part L_0x7fffd92069b0, 7, 1;
L_0x7fffd92096b0 .part L_0x7fffd92069b0, 8, 2;
S_0x7fffd91de4c0 .scope module, "ALU_block" "ALU" 5 108, 6 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 6 "aluControl"
    .port_info 3 /OUTPUT 32 "out"
L_0x7fffd9207b60 .functor BUFZ 32, v0x7fffd91e00b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffd9206ca0 .functor BUFZ 32, L_0x7fffd9209750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd91de6d0_0 .net *"_s5", 0 0, L_0x7fffd9209880;  1 drivers
v0x7fffd91de7d0_0 .net *"_s9", 0 0, L_0x7fffd9209a50;  1 drivers
v0x7fffd91de8b0_0 .net "aluControl", 5 0, v0x7fffd91e8180_0;  alias, 1 drivers
v0x7fffd91de970_0 .net "in1", 31 0, v0x7fffd91e00b0_0;  alias, 1 drivers
v0x7fffd91dea50_0 .net/s "in1prepared", 31 0, L_0x7fffd9209920;  1 drivers
v0x7fffd91deb80_0 .net/s "in1signed", 31 0, L_0x7fffd9207b60;  1 drivers
v0x7fffd91dec60_0 .net "in2", 31 0, L_0x7fffd9209750;  alias, 1 drivers
v0x7fffd91ded40_0 .net/s "in2prepared", 31 0, L_0x7fffd9209b80;  1 drivers
v0x7fffd91dee20_0 .net/s "in2signed", 31 0, L_0x7fffd9206ca0;  1 drivers
o0x7ff4847e0948 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7fffd91def00_0 .net "opcode", 5 0, o0x7ff4847e0948;  0 drivers
v0x7fffd91defe0_0 .var "out", 31 0;
v0x7fffd91df0c0_0 .net "sub", 31 0, L_0x7fffd9209c20;  1 drivers
v0x7fffd91df1a0_0 .net "sum", 31 0, L_0x7fffd9209d30;  1 drivers
E_0x7fffd90fca80 .event edge, v0x7fffd91de8b0_0, v0x7fffd91df0c0_0, v0x7fffd91df1a0_0;
L_0x7fffd9209880 .part v0x7fffd91e8180_0, 0, 1;
L_0x7fffd9209920 .functor MUXZ 32, L_0x7fffd9207b60, v0x7fffd91e00b0_0, L_0x7fffd9209880, C4<>;
L_0x7fffd9209a50 .part v0x7fffd91e8180_0, 0, 1;
L_0x7fffd9209b80 .functor MUXZ 32, L_0x7fffd9206ca0, L_0x7fffd9209750, L_0x7fffd9209a50, C4<>;
L_0x7fffd9209c20 .arith/sub 32, L_0x7fffd9209920, L_0x7fffd9209b80;
L_0x7fffd9209d30 .arith/sum 32, L_0x7fffd9209920, L_0x7fffd9209b80;
S_0x7fffd91df300 .scope module, "HU" "HazardUnit" 5 134, 7 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "IDRegRs"
    .port_info 1 /INPUT 5 "IDRegRt"
    .port_info 2 /INPUT 5 "EXRegRt"
    .port_info 3 /INPUT 1 "EXMemRead"
    .port_info 4 /OUTPUT 1 "PCWrite"
    .port_info 5 /OUTPUT 1 "IFIDWrite"
    .port_info 6 /OUTPUT 1 "HazMuxCon"
v0x7fffd91df5c0_0 .net "EXMemRead", 0 0, v0x7fffd91e72a0_0;  alias, 1 drivers
v0x7fffd91df6a0_0 .net "EXRegRt", 4 0, v0x7fffd91e7d00_0;  alias, 1 drivers
v0x7fffd91df780_0 .var "HazMuxCon", 0 0;
v0x7fffd91df820_0 .net "IDRegRs", 4 0, L_0x7fffd92070a0;  alias, 1 drivers
v0x7fffd91df900_0 .net "IDRegRt", 4 0, L_0x7fffd92073b0;  alias, 1 drivers
v0x7fffd91dfa30_0 .var "IFIDWrite", 0 0;
v0x7fffd91dfaf0_0 .var "PCWrite", 0 0;
E_0x7fffd91df550 .event edge, v0x7fffd91df5c0_0, v0x7fffd91df6a0_0, v0x7fffd91df900_0, v0x7fffd91df820_0;
S_0x7fffd91dfcd0 .scope module, "MUX0" "BIGMUX2" 5 140, 8 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "A"
    .port_info 1 /INPUT 32 "X0"
    .port_info 2 /INPUT 32 "X1"
    .port_info 3 /INPUT 32 "X2"
    .port_info 4 /INPUT 32 "X3"
    .port_info 5 /OUTPUT 32 "Out"
v0x7fffd91dffb0_0 .net "A", 1 0, v0x7fffd91e6230_0;  alias, 1 drivers
v0x7fffd91e00b0_0 .var "Out", 31 0;
v0x7fffd91e0170_0 .net "X0", 31 0, v0x7fffd91e6f40_0;  alias, 1 drivers
v0x7fffd91e0210_0 .net "X1", 31 0, v0x7fffd91ef300_0;  alias, 1 drivers
v0x7fffd91e02f0_0 .net "X2", 31 0, v0x7fffd91e44f0_0;  alias, 1 drivers
L_0x7ff484790720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd91e0420_0 .net "X3", 31 0, L_0x7ff484790720;  1 drivers
E_0x7fffd91dff40/0 .event edge, v0x7fffd91e0170_0, v0x7fffd91e0210_0, v0x7fffd91e02f0_0, v0x7fffd91e0420_0;
E_0x7fffd91dff40/1 .event edge, v0x7fffd91dffb0_0;
E_0x7fffd91dff40 .event/or E_0x7fffd91dff40/0, E_0x7fffd91dff40/1;
S_0x7fffd91e0600 .scope module, "MUX1" "BIGMUX2" 5 141, 8 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "A"
    .port_info 1 /INPUT 32 "X0"
    .port_info 2 /INPUT 32 "X1"
    .port_info 3 /INPUT 32 "X2"
    .port_info 4 /INPUT 32 "X3"
    .port_info 5 /OUTPUT 32 "Out"
v0x7fffd91e0900_0 .net "A", 1 0, v0x7fffd91e6330_0;  alias, 1 drivers
v0x7fffd91e0a00_0 .var "Out", 31 0;
v0x7fffd91e0ae0_0 .net "X0", 31 0, v0x7fffd91e7140_0;  alias, 1 drivers
v0x7fffd91e0ba0_0 .net "X1", 31 0, v0x7fffd91ef300_0;  alias, 1 drivers
v0x7fffd91e0c60_0 .net "X2", 31 0, v0x7fffd91e44f0_0;  alias, 1 drivers
L_0x7ff484790768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd91e0d50_0 .net "X3", 31 0, L_0x7ff484790768;  1 drivers
E_0x7fffd91e0870/0 .event edge, v0x7fffd91e0ae0_0, v0x7fffd91e0210_0, v0x7fffd91e02f0_0, v0x7fffd91e0d50_0;
E_0x7fffd91e0870/1 .event edge, v0x7fffd91e0900_0;
E_0x7fffd91e0870 .event/or E_0x7fffd91e0870/0, E_0x7fffd91e0870/1;
S_0x7fffd91e0f10 .scope module, "PCImm_block" "PCImm" 5 111, 9 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /INPUT 32 "imm"
    .port_info 2 /OUTPUT 32 "out"
L_0x7ff4847906d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffd91e11a0_0 .net/2s *"_s0", 31 0, L_0x7ff4847906d8;  1 drivers
v0x7fffd91e12a0_0 .net/s *"_s3", 31 0, L_0x7fffd9209e10;  1 drivers
v0x7fffd91e1380_0 .net/s "imm", 31 0, L_0x7fffd9209030;  alias, 1 drivers
v0x7fffd91e1440_0 .net "out", 31 0, L_0x7fffd9209f00;  alias, 1 drivers
v0x7fffd91e1520_0 .net/s "pc", 31 0, v0x7fffd91ec340_0;  alias, 1 drivers
L_0x7fffd9209e10 .arith/mult 32, L_0x7fffd9209030, L_0x7ff4847906d8;
L_0x7fffd9209f00 .arith/sum 32, v0x7fffd91ec340_0, L_0x7fffd9209e10;
S_0x7fffd91e16d0 .scope module, "alu_dec_block" "ALUdecoder" 5 87, 10 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 4 "OpSel"
    .port_info 2 /OUTPUT 6 "aluControl"
v0x7fffd91e1930_0 .net "OpSel", 3 0, v0x7fffd9196830_0;  alias, 1 drivers
v0x7fffd91e1a10_0 .var "aluControl", 5 0;
v0x7fffd91e1ad0_0 .net "funct", 5 0, L_0x7fffd92081e0;  alias, 1 drivers
E_0x7fffd91c96a0 .event edge, v0x7fffd9196830_0, v0x7fffd91e1ad0_0;
S_0x7fffd91e1c10 .scope module, "decoder_block" "comDecoder" 5 79, 11 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "comFormat"
    .port_info 1 /INPUT 32 "com"
    .port_info 2 /OUTPUT 6 "opcode"
    .port_info 3 /OUTPUT 5 "rs"
    .port_info 4 /OUTPUT 5 "rt"
    .port_info 5 /OUTPUT 5 "rd"
    .port_info 6 /OUTPUT 5 "shamt"
    .port_info 7 /OUTPUT 6 "funct"
    .port_info 8 /OUTPUT 16 "imm"
    .port_info 9 /OUTPUT 26 "address"
L_0x7ff4847902e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fffd91e1de0_0 .net/2u *"_s12", 1 0, L_0x7ff4847902e8;  1 drivers
v0x7fffd91e1ec0_0 .net *"_s14", 0 0, L_0x7fffd92071e0;  1 drivers
v0x7fffd91e1f80_0 .net *"_s17", 4 0, L_0x7fffd92072d0;  1 drivers
L_0x7ff484790330 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fffd91e2040_0 .net/2u *"_s18", 4 0, L_0x7ff484790330;  1 drivers
L_0x7ff484790258 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fffd91e2120_0 .net/2u *"_s2", 1 0, L_0x7ff484790258;  1 drivers
L_0x7ff484790378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd91e2250_0 .net/2u *"_s22", 1 0, L_0x7ff484790378;  1 drivers
v0x7fffd91e2330_0 .net *"_s24", 0 0, L_0x7fffd9207540;  1 drivers
v0x7fffd91e23f0_0 .net *"_s27", 4 0, L_0x7fffd9207680;  1 drivers
L_0x7ff4847903c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fffd91e24d0_0 .net/2u *"_s28", 4 0, L_0x7ff4847903c0;  1 drivers
L_0x7ff484790408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd91e25b0_0 .net/2u *"_s32", 1 0, L_0x7ff484790408;  1 drivers
v0x7fffd91e2690_0 .net *"_s34", 0 0, L_0x7fffd92078c0;  1 drivers
v0x7fffd91e2750_0 .net *"_s37", 4 0, L_0x7fffd9207ac0;  1 drivers
L_0x7ff484790450 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fffd91e2830_0 .net/2u *"_s38", 4 0, L_0x7ff484790450;  1 drivers
v0x7fffd91e2910_0 .net *"_s4", 0 0, L_0x7fffd9206ed0;  1 drivers
L_0x7ff484790498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd91e29d0_0 .net/2u *"_s42", 1 0, L_0x7ff484790498;  1 drivers
v0x7fffd91e2ab0_0 .net *"_s44", 0 0, L_0x7fffd9207ec0;  1 drivers
v0x7fffd91e2b70_0 .net *"_s47", 5 0, L_0x7fffd9208030;  1 drivers
L_0x7ff4847904e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd91e2d60_0 .net/2u *"_s48", 5 0, L_0x7ff4847904e0;  1 drivers
L_0x7ff484790528 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fffd91e2e40_0 .net/2u *"_s52", 1 0, L_0x7ff484790528;  1 drivers
v0x7fffd91e2f20_0 .net *"_s54", 0 0, L_0x7fffd9208400;  1 drivers
v0x7fffd91e2fe0_0 .net *"_s57", 15 0, L_0x7fffd92084f0;  1 drivers
L_0x7ff484790570 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd91e30c0_0 .net/2u *"_s58", 15 0, L_0x7ff484790570;  1 drivers
L_0x7ff4847905b8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fffd91e31a0_0 .net/2u *"_s62", 1 0, L_0x7ff4847905b8;  1 drivers
v0x7fffd91e3280_0 .net *"_s64", 0 0, L_0x7fffd92087c0;  1 drivers
v0x7fffd91e3340_0 .net *"_s67", 25 0, L_0x7fffd9208590;  1 drivers
L_0x7ff484790600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd91e3420_0 .net/2u *"_s68", 25 0, L_0x7ff484790600;  1 drivers
v0x7fffd91e3500_0 .net *"_s7", 4 0, L_0x7fffd9206f70;  1 drivers
L_0x7ff4847902a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fffd91e35e0_0 .net/2u *"_s8", 4 0, L_0x7ff4847902a0;  1 drivers
v0x7fffd91e36c0_0 .net "address", 25 0, L_0x7fffd9208960;  alias, 1 drivers
v0x7fffd91e37a0_0 .net "com", 31 0, v0x7fffd91e8eb0_0;  alias, 1 drivers
v0x7fffd91e3880_0 .net "comFormat", 1 0, L_0x7fffd91f5ea0;  alias, 1 drivers
v0x7fffd91e3940_0 .net "funct", 5 0, L_0x7fffd92081e0;  alias, 1 drivers
v0x7fffd91e3a10_0 .net "imm", 15 0, L_0x7fffd9208630;  alias, 1 drivers
v0x7fffd91e3ad0_0 .net "opcode", 5 0, L_0x7fffd9206da0;  alias, 1 drivers
v0x7fffd91e3bb0_0 .net "rd", 4 0, L_0x7fffd9207720;  alias, 1 drivers
v0x7fffd91e3c90_0 .net "rs", 4 0, L_0x7fffd92070a0;  alias, 1 drivers
v0x7fffd91e3d80_0 .net "rt", 4 0, L_0x7fffd92073b0;  alias, 1 drivers
v0x7fffd91e3e50_0 .net "shamt", 4 0, L_0x7fffd9207bd0;  alias, 1 drivers
L_0x7fffd9206da0 .part v0x7fffd91e8eb0_0, 26, 6;
L_0x7fffd9206ed0 .cmp/ne 2, L_0x7fffd91f5ea0, L_0x7ff484790258;
L_0x7fffd9206f70 .part v0x7fffd91e8eb0_0, 21, 5;
L_0x7fffd92070a0 .functor MUXZ 5, L_0x7ff4847902a0, L_0x7fffd9206f70, L_0x7fffd9206ed0, C4<>;
L_0x7fffd92071e0 .cmp/ne 2, L_0x7fffd91f5ea0, L_0x7ff4847902e8;
L_0x7fffd92072d0 .part v0x7fffd91e8eb0_0, 16, 5;
L_0x7fffd92073b0 .functor MUXZ 5, L_0x7ff484790330, L_0x7fffd92072d0, L_0x7fffd92071e0, C4<>;
L_0x7fffd9207540 .cmp/eq 2, L_0x7fffd91f5ea0, L_0x7ff484790378;
L_0x7fffd9207680 .part v0x7fffd91e8eb0_0, 11, 5;
L_0x7fffd9207720 .functor MUXZ 5, L_0x7ff4847903c0, L_0x7fffd9207680, L_0x7fffd9207540, C4<>;
L_0x7fffd92078c0 .cmp/eq 2, L_0x7fffd91f5ea0, L_0x7ff484790408;
L_0x7fffd9207ac0 .part v0x7fffd91e8eb0_0, 6, 5;
L_0x7fffd9207bd0 .functor MUXZ 5, L_0x7ff484790450, L_0x7fffd9207ac0, L_0x7fffd92078c0, C4<>;
L_0x7fffd9207ec0 .cmp/eq 2, L_0x7fffd91f5ea0, L_0x7ff484790498;
L_0x7fffd9208030 .part v0x7fffd91e8eb0_0, 0, 6;
L_0x7fffd92081e0 .functor MUXZ 6, L_0x7ff4847904e0, L_0x7fffd9208030, L_0x7fffd9207ec0, C4<>;
L_0x7fffd9208400 .cmp/eq 2, L_0x7fffd91f5ea0, L_0x7ff484790528;
L_0x7fffd92084f0 .part v0x7fffd91e8eb0_0, 0, 16;
L_0x7fffd9208630 .functor MUXZ 16, L_0x7ff484790570, L_0x7fffd92084f0, L_0x7fffd9208400, C4<>;
L_0x7fffd92087c0 .cmp/eq 2, L_0x7fffd91f5ea0, L_0x7ff4847905b8;
L_0x7fffd9208590 .part v0x7fffd91e8eb0_0, 0, 26;
L_0x7fffd9208960 .functor MUXZ 26, L_0x7ff484790600, L_0x7fffd9208590, L_0x7fffd92087c0, C4<>;
S_0x7fffd91e4050 .scope module, "exmem" "EXMEM" 5 116, 12 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "WB"
    .port_info 3 /INPUT 1 "RegWrite"
    .port_info 4 /OUTPUT 1 "RegWritereg"
    .port_info 5 /INPUT 1 "MRead"
    .port_info 6 /INPUT 1 "MWrite"
    .port_info 7 /INPUT 32 "ALUOut"
    .port_info 8 /INPUT 5 "RegRD"
    .port_info 9 /INPUT 32 "WriteDataIn"
    .port_info 10 /OUTPUT 1 "MWritereg"
    .port_info 11 /OUTPUT 1 "MReadreg"
    .port_info 12 /OUTPUT 1 "WBreg"
    .port_info 13 /OUTPUT 32 "ALUreg"
    .port_info 14 /OUTPUT 5 "RegRDreg"
    .port_info 15 /OUTPUT 32 "WriteDataOut"
v0x7fffd91e43e0_0 .net "ALUOut", 31 0, v0x7fffd91defe0_0;  alias, 1 drivers
v0x7fffd91e44f0_0 .var "ALUreg", 31 0;
v0x7fffd91e45e0_0 .net "MRead", 0 0, v0x7fffd91e72a0_0;  alias, 1 drivers
v0x7fffd91e46b0_0 .var "MReadreg", 0 0;
v0x7fffd91e4750_0 .net "MWrite", 0 0, v0x7fffd91e74e0_0;  alias, 1 drivers
v0x7fffd91e4840_0 .var "MWritereg", 0 0;
v0x7fffd91e4900_0 .net "RegRD", 4 0, v0x7fffd91ed280_0;  alias, 1 drivers
v0x7fffd91e49e0_0 .var "RegRDreg", 4 0;
v0x7fffd91e4ac0_0 .net "RegWrite", 0 0, v0x7fffd91e7ed0_0;  alias, 1 drivers
v0x7fffd91e4b80_0 .var "RegWritereg", 0 0;
v0x7fffd91e4c40_0 .net "WB", 0 0, v0x7fffd91e8010_0;  alias, 1 drivers
v0x7fffd91e4d00_0 .var "WBreg", 0 0;
v0x7fffd91e4dc0_0 .net "WriteDataIn", 31 0, v0x7fffd91e0a00_0;  alias, 1 drivers
v0x7fffd91e4e80_0 .var "WriteDataOut", 31 0;
v0x7fffd91e4f40_0 .net "clock", 0 0, v0x7fffd91f5190_0;  alias, 1 drivers
v0x7fffd91e5000_0 .net "rst", 0 0, v0x7fffd91f5230_0;  alias, 1 drivers
E_0x7fffd91e4360 .event posedge, v0x7fffd91e5000_0, v0x7fffd91e4f40_0;
S_0x7fffd91e5350 .scope module, "extend_block" "immExtend" 5 86, 13 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "imm"
    .port_info 1 /INPUT 1 "ExtSel"
    .port_info 2 /OUTPUT 32 "out"
v0x7fffd91e54f0_0 .net "ExtSel", 0 0, v0x7fffd9194030_0;  alias, 1 drivers
v0x7fffd91e55e0_0 .net *"_s1", 0 0, L_0x7fffd9208c50;  1 drivers
v0x7fffd91e56a0_0 .net *"_s2", 15 0, L_0x7fffd9208cf0;  1 drivers
v0x7fffd91e5790_0 .net *"_s4", 31 0, L_0x7fffd9208ea0;  1 drivers
L_0x7ff484790690 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd91e5870_0 .net/2u *"_s6", 15 0, L_0x7ff484790690;  1 drivers
v0x7fffd91e59a0_0 .net *"_s8", 31 0, L_0x7fffd9208f40;  1 drivers
v0x7fffd91e5a80_0 .net "imm", 15 0, L_0x7fffd9208630;  alias, 1 drivers
v0x7fffd91e5b40_0 .net "out", 31 0, L_0x7fffd9209030;  alias, 1 drivers
L_0x7fffd9208c50 .part L_0x7fffd9208630, 15, 1;
LS_0x7fffd9208cf0_0_0 .concat [ 1 1 1 1], L_0x7fffd9208c50, L_0x7fffd9208c50, L_0x7fffd9208c50, L_0x7fffd9208c50;
LS_0x7fffd9208cf0_0_4 .concat [ 1 1 1 1], L_0x7fffd9208c50, L_0x7fffd9208c50, L_0x7fffd9208c50, L_0x7fffd9208c50;
LS_0x7fffd9208cf0_0_8 .concat [ 1 1 1 1], L_0x7fffd9208c50, L_0x7fffd9208c50, L_0x7fffd9208c50, L_0x7fffd9208c50;
LS_0x7fffd9208cf0_0_12 .concat [ 1 1 1 1], L_0x7fffd9208c50, L_0x7fffd9208c50, L_0x7fffd9208c50, L_0x7fffd9208c50;
L_0x7fffd9208cf0 .concat [ 4 4 4 4], LS_0x7fffd9208cf0_0_0, LS_0x7fffd9208cf0_0_4, LS_0x7fffd9208cf0_0_8, LS_0x7fffd9208cf0_0_12;
L_0x7fffd9208ea0 .concat [ 16 16 0 0], L_0x7fffd9208630, L_0x7fffd9208cf0;
L_0x7fffd9208f40 .concat [ 16 16 0 0], L_0x7fffd9208630, L_0x7ff484790690;
L_0x7fffd9209030 .functor MUXZ 32, L_0x7fffd9208f40, L_0x7fffd9208ea0, v0x7fffd9194030_0, C4<>;
S_0x7fffd91e5c70 .scope module, "forwarding_unit" "Forward" 5 142, 14 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "MEMRegRd"
    .port_info 1 /INPUT 5 "WBRegRd"
    .port_info 2 /INPUT 5 "EXRegRs"
    .port_info 3 /INPUT 5 "EXRegRt"
    .port_info 4 /INPUT 1 "MEM_RegWrite"
    .port_info 5 /INPUT 1 "WB_RegWrite"
    .port_info 6 /OUTPUT 2 "ForwardA"
    .port_info 7 /OUTPUT 2 "ForwardB"
v0x7fffd91e6040_0 .net "EXRegRs", 4 0, v0x7fffd91e7b50_0;  alias, 1 drivers
v0x7fffd91e6140_0 .net "EXRegRt", 4 0, v0x7fffd91e7d00_0;  alias, 1 drivers
v0x7fffd91e6230_0 .var "ForwardA", 1 0;
v0x7fffd91e6330_0 .var "ForwardB", 1 0;
v0x7fffd91e6400_0 .net "MEMRegRd", 4 0, v0x7fffd91e49e0_0;  alias, 1 drivers
v0x7fffd91e64f0_0 .net "MEM_RegWrite", 0 0, v0x7fffd91e4b80_0;  alias, 1 drivers
v0x7fffd91e65c0_0 .net "WBRegRd", 4 0, v0x7fffd91eb060_0;  alias, 1 drivers
v0x7fffd91e6660_0 .net "WB_RegWrite", 0 0, v0x7fffd91eb210_0;  alias, 1 drivers
E_0x7fffd91e5f60/0 .event edge, v0x7fffd91e4b80_0, v0x7fffd91e49e0_0, v0x7fffd91df6a0_0, v0x7fffd91e65c0_0;
E_0x7fffd91e5f60/1 .event edge, v0x7fffd91e6660_0;
E_0x7fffd91e5f60 .event/or E_0x7fffd91e5f60/0, E_0x7fffd91e5f60/1;
E_0x7fffd91e5fd0/0 .event edge, v0x7fffd91e65c0_0, v0x7fffd91e6660_0, v0x7fffd91e6040_0, v0x7fffd91e49e0_0;
E_0x7fffd91e5fd0/1 .event edge, v0x7fffd91e4b80_0;
E_0x7fffd91e5fd0 .event/or E_0x7fffd91e5fd0/0, E_0x7fffd91e5fd0/1;
S_0x7fffd91e6850 .scope module, "idex" "IDEX" 5 92, 15 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "WB"
    .port_info 3 /INPUT 1 "RegWrite"
    .port_info 4 /OUTPUT 1 "RegWritereg"
    .port_info 5 /INPUT 1 "MRead"
    .port_info 6 /INPUT 1 "MWrite"
    .port_info 7 /INPUT 4 "OPSEL"
    .port_info 8 /INPUT 1 "BSRC"
    .port_info 9 /INPUT 2 "RegDst"
    .port_info 10 /INPUT 32 "DataA"
    .port_info 11 /INPUT 32 "DataB"
    .port_info 12 /INPUT 32 "imm_value"
    .port_info 13 /INPUT 6 "aluControl"
    .port_info 14 /INPUT 5 "RegRs"
    .port_info 15 /INPUT 5 "RegRt"
    .port_info 16 /INPUT 5 "RegRd"
    .port_info 17 /OUTPUT 1 "WBreg"
    .port_info 18 /OUTPUT 1 "MReadreg"
    .port_info 19 /OUTPUT 1 "MWritereg"
    .port_info 20 /OUTPUT 4 "OPSELreg"
    .port_info 21 /OUTPUT 1 "BSRCreg"
    .port_info 22 /OUTPUT 2 "RegDstreg"
    .port_info 23 /OUTPUT 32 "DataAreg"
    .port_info 24 /OUTPUT 32 "DataBreg"
    .port_info 25 /OUTPUT 32 "imm_valuereg"
    .port_info 26 /OUTPUT 5 "RegRsreg"
    .port_info 27 /OUTPUT 5 "RegRtreg"
    .port_info 28 /OUTPUT 5 "RegRdreg"
    .port_info 29 /OUTPUT 6 "aluControlreg"
v0x7fffd91e6cb0_0 .net "BSRC", 0 0, L_0x7fffd92095b0;  1 drivers
v0x7fffd91e6d90_0 .var "BSRCreg", 0 0;
v0x7fffd91e6e50_0 .net "DataA", 31 0, v0x7fffd91ee270_0;  alias, 1 drivers
v0x7fffd91e6f40_0 .var "DataAreg", 31 0;
v0x7fffd91e7030_0 .net "DataB", 31 0, v0x7fffd91ee410_0;  alias, 1 drivers
v0x7fffd91e7140_0 .var "DataBreg", 31 0;
v0x7fffd91e7200_0 .net "MRead", 0 0, L_0x7fffd92092f0;  1 drivers
v0x7fffd91e72a0_0 .var "MReadreg", 0 0;
v0x7fffd91e7390_0 .net "MWrite", 0 0, L_0x7fffd9209420;  1 drivers
v0x7fffd91e74e0_0 .var "MWritereg", 0 0;
v0x7fffd91e7580_0 .net "OPSEL", 3 0, L_0x7fffd9209510;  1 drivers
v0x7fffd91e7640_0 .var "OPSELreg", 3 0;
v0x7fffd91e7720_0 .net "RegDst", 1 0, L_0x7fffd92096b0;  1 drivers
v0x7fffd91e7800_0 .var "RegDstreg", 1 0;
v0x7fffd91e78e0_0 .net "RegRd", 4 0, L_0x7fffd9207720;  alias, 1 drivers
v0x7fffd91e79d0_0 .var "RegRdreg", 4 0;
v0x7fffd91e7a90_0 .net "RegRs", 4 0, L_0x7fffd92070a0;  alias, 1 drivers
v0x7fffd91e7b50_0 .var "RegRsreg", 4 0;
v0x7fffd91e7c10_0 .net "RegRt", 4 0, L_0x7fffd92073b0;  alias, 1 drivers
v0x7fffd91e7d00_0 .var "RegRtreg", 4 0;
v0x7fffd91e7e10_0 .net "RegWrite", 0 0, L_0x7fffd9209250;  1 drivers
v0x7fffd91e7ed0_0 .var "RegWritereg", 0 0;
v0x7fffd91e7f70_0 .net "WB", 0 0, L_0x7fffd9209160;  1 drivers
v0x7fffd91e8010_0 .var "WBreg", 0 0;
v0x7fffd91e80b0_0 .net "aluControl", 5 0, v0x7fffd91e1a10_0;  alias, 1 drivers
v0x7fffd91e8180_0 .var "aluControlreg", 5 0;
v0x7fffd91e8250_0 .net "clock", 0 0, v0x7fffd91f5190_0;  alias, 1 drivers
v0x7fffd91e8320_0 .net "imm_value", 31 0, L_0x7fffd9209030;  alias, 1 drivers
v0x7fffd91e8410_0 .var "imm_valuereg", 31 0;
v0x7fffd91e84d0_0 .net "rst", 0 0, v0x7fffd91f5230_0;  alias, 1 drivers
S_0x7fffd91e8a10 .scope module, "ifid" "IFID" 5 72, 16 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "flush"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "IFIDWrite"
    .port_info 4 /INPUT 32 "PC_Plus4"
    .port_info 5 /INPUT 32 "Inst"
    .port_info 6 /OUTPUT 32 "InstReg"
    .port_info 7 /OUTPUT 32 "PC_Plus4Reg"
v0x7fffd91e8d00_0 .net "IFIDWrite", 0 0, v0x7fffd91dfa30_0;  alias, 1 drivers
v0x7fffd91e8df0_0 .net "Inst", 31 0, v0x7fffd91e98d0_0;  alias, 1 drivers
v0x7fffd91e8eb0_0 .var "InstReg", 31 0;
v0x7fffd91e8fb0_0 .net "PC_Plus4", 31 0, L_0x7fffd9206c00;  alias, 1 drivers
v0x7fffd91e9070_0 .var "PC_Plus4Reg", 31 0;
v0x7fffd91e91a0_0 .net "clock", 0 0, v0x7fffd91f5190_0;  alias, 1 drivers
v0x7fffd91e9290_0 .net "flush", 0 0, L_0x7fffd91f61b0;  alias, 1 drivers
v0x7fffd91e9350_0 .net "rst", 0 0, v0x7fffd91f5230_0;  alias, 1 drivers
S_0x7fffd91e9590 .scope module, "instruction_block" "instructionFlow" 5 68, 17 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "com"
v0x7fffd91e97f0_0 .net "addr", 31 0, v0x7fffd91ec340_0;  alias, 1 drivers
v0x7fffd91e98d0_0 .var "com", 31 0;
E_0x7fffd91e9770 .event edge, v0x7fffd91e1520_0;
S_0x7fffd91e99b0 .scope module, "jumpExtend_block" "jumpExtend" 5 82, 18 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "in"
    .port_info 1 /OUTPUT 32 "out"
L_0x7ff484790648 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd91e9bc0_0 .net/2u *"_s0", 5 0, L_0x7ff484790648;  1 drivers
v0x7fffd91e9cc0_0 .net "in", 25 0, L_0x7fffd9208960;  alias, 1 drivers
v0x7fffd91e9d80_0 .net "out", 31 0, L_0x7fffd9208bb0;  alias, 1 drivers
L_0x7fffd9208bb0 .concat [ 26 6 0 0], L_0x7fffd9208960, L_0x7ff484790648;
S_0x7fffd91e9eb0 .scope module, "memory_block" "memory" 5 123, 19 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "addr"
    .port_info 3 /INPUT 32 "wdata"
    .port_info 4 /INPUT 1 "wenable"
    .port_info 5 /INPUT 1 "renable"
    .port_info 6 /OUTPUT 32 "rdata"
v0x7fffd91ea170_0 .net "addr", 31 0, v0x7fffd91e44f0_0;  alias, 1 drivers
v0x7fffd91ea230_0 .net "clk", 0 0, v0x7fffd91f5190_0;  alias, 1 drivers
v0x7fffd91ea2f0 .array "mem", 15 0, 7 0;
v0x7fffd91ea3c0_0 .var "rdata", 31 0;
v0x7fffd91ea480_0 .net "renable", 0 0, v0x7fffd91e46b0_0;  alias, 1 drivers
v0x7fffd91ea570_0 .net "rst", 0 0, v0x7fffd91f5230_0;  alias, 1 drivers
v0x7fffd91ea610_0 .net "wdata", 31 0, v0x7fffd91e4e80_0;  alias, 1 drivers
v0x7fffd91ea6e0_0 .net "wenable", 0 0, v0x7fffd91e4840_0;  alias, 1 drivers
S_0x7fffd91ea890 .scope module, "memwb" "MEMWB" 5 126, 20 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "WB"
    .port_info 3 /INPUT 1 "RegWrite"
    .port_info 4 /OUTPUT 1 "RegWritereg"
    .port_info 5 /INPUT 32 "Memout"
    .port_info 6 /INPUT 32 "ALUOut"
    .port_info 7 /INPUT 5 "RegRD"
    .port_info 8 /OUTPUT 1 "WBreg"
    .port_info 9 /OUTPUT 32 "Memreg"
    .port_info 10 /OUTPUT 32 "ALUreg"
    .port_info 11 /OUTPUT 5 "RegRDreg"
v0x7fffd91eabd0_0 .net "ALUOut", 31 0, v0x7fffd91e44f0_0;  alias, 1 drivers
v0x7fffd91eacb0_0 .var "ALUreg", 31 0;
v0x7fffd91ead90_0 .net "Memout", 31 0, v0x7fffd91ea3c0_0;  alias, 1 drivers
v0x7fffd91eae90_0 .var "Memreg", 31 0;
v0x7fffd91eaf50_0 .net "RegRD", 4 0, v0x7fffd91e49e0_0;  alias, 1 drivers
v0x7fffd91eb060_0 .var "RegRDreg", 4 0;
v0x7fffd91eb120_0 .net "RegWrite", 0 0, v0x7fffd91e4b80_0;  alias, 1 drivers
v0x7fffd91eb210_0 .var "RegWritereg", 0 0;
v0x7fffd91eb2b0_0 .net "WB", 0 0, v0x7fffd91e4d00_0;  alias, 1 drivers
v0x7fffd91eb3e0_0 .var "WBreg", 0 0;
v0x7fffd91eb480_0 .net "clock", 0 0, v0x7fffd91f5190_0;  alias, 1 drivers
o0x7ff4847e3288 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffd91eb5b0_0 .net "rst", 0 0, o0x7ff4847e3288;  0 drivers
E_0x7fffd91ea080 .event posedge, v0x7fffd91eb5b0_0, v0x7fffd91e4f40_0;
S_0x7fffd91eb7b0 .scope module, "pc4_block" "PCinc4" 5 70, 21 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in"
    .port_info 1 /OUTPUT 32 "out"
L_0x7ff484790210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffd91ebaa0_0 .net/2u *"_s0", 31 0, L_0x7ff484790210;  1 drivers
v0x7fffd91ebba0_0 .net "in", 31 0, v0x7fffd91ec340_0;  alias, 1 drivers
v0x7fffd91ebc60_0 .net "out", 31 0, L_0x7fffd9206c00;  alias, 1 drivers
L_0x7fffd9206c00 .arith/sum 32, v0x7fffd91ec340_0, L_0x7ff484790210;
S_0x7fffd91ebd70 .scope module, "pc_block" "PC" 5 65, 22 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "newPC"
    .port_info 3 /OUTPUT 32 "pc"
    .port_info 4 /INPUT 1 "PCWrite"
P_0x7fffd91ebf40 .param/l "counterWidth" 1 22 3, +C4<00000000000000000000000000100000>;
v0x7fffd91ec040_0 .net "PCWrite", 0 0, v0x7fffd91dfaf0_0;  alias, 1 drivers
v0x7fffd91ec110_0 .net "clk", 0 0, v0x7fffd91f5190_0;  alias, 1 drivers
v0x7fffd91ec1b0_0 .net "newPC", 31 0, v0x7fffd91ecb20_0;  alias, 1 drivers
v0x7fffd91ec280_0 .net "pc", 31 0, v0x7fffd91ec340_0;  alias, 1 drivers
v0x7fffd91ec340_0 .var "programCounter", 31 0;
v0x7fffd91ec470_0 .net "rst", 0 0, v0x7fffd91f5230_0;  alias, 1 drivers
S_0x7fffd91ec5b0 .scope module, "pcmux_block" "PCmux" 5 84, 23 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "br"
    .port_info 1 /INPUT 32 "jump"
    .port_info 2 /INPUT 32 "pc4"
    .port_info 3 /INPUT 2 "PCSrc"
    .port_info 4 /OUTPUT 32 "out"
v0x7fffd91ec840_0 .net "PCSrc", 1 0, v0x7fffd9196e20_0;  alias, 1 drivers
v0x7fffd91ec950_0 .net "br", 31 0, L_0x7fffd9209f00;  alias, 1 drivers
v0x7fffd91eca20_0 .net "jump", 31 0, L_0x7fffd9208bb0;  alias, 1 drivers
v0x7fffd91ecb20_0 .var "out", 31 0;
v0x7fffd91ecbf0_0 .net "pc4", 31 0, L_0x7fffd9206c00;  alias, 1 drivers
E_0x7fffd91ec7b0 .event edge, v0x7fffd9196e20_0, v0x7fffd91e8fb0_0, v0x7fffd91e9d80_0, v0x7fffd91e1440_0;
S_0x7fffd91ecdb0 .scope module, "regWriteMUX_block" "regWriteMUX" 5 103, 24 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "r2"
    .port_info 1 /INPUT 5 "r3"
    .port_info 2 /INPUT 2 "RegDst"
    .port_info 3 /OUTPUT 5 "wn"
v0x7fffd91ed000_0 .net "RegDst", 1 0, v0x7fffd91e7800_0;  alias, 1 drivers
v0x7fffd91ed0e0_0 .net "r2", 4 0, v0x7fffd91e7d00_0;  alias, 1 drivers
v0x7fffd91ed180_0 .net "r3", 4 0, v0x7fffd91e79d0_0;  alias, 1 drivers
v0x7fffd91ed280_0 .var "wn", 4 0;
E_0x7fffd91ecf80 .event edge, v0x7fffd91e7800_0, v0x7fffd91e79d0_0, v0x7fffd91df6a0_0;
S_0x7fffd91ed3e0 .scope module, "regimmChoose_block" "regImmMUX" 5 105, 25 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "r2"
    .port_info 1 /INPUT 32 "imm"
    .port_info 2 /INPUT 1 "BSrc"
    .port_info 3 /OUTPUT 32 "out"
v0x7fffd91ed5b0_0 .net "BSrc", 0 0, v0x7fffd91e6d90_0;  alias, 1 drivers
v0x7fffd91ed6a0_0 .net "imm", 31 0, v0x7fffd91e8410_0;  alias, 1 drivers
v0x7fffd91ed770_0 .net "out", 31 0, L_0x7fffd9209750;  alias, 1 drivers
v0x7fffd91ed870_0 .net "r2", 31 0, v0x7fffd91e0a00_0;  alias, 1 drivers
L_0x7fffd9209750 .functor MUXZ 32, v0x7fffd91e0a00_0, v0x7fffd91e8410_0, v0x7fffd91e6d90_0, C4<>;
S_0x7fffd91ed9c0 .scope module, "register_block" "registerBlock" 5 89, 26 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 5 "r1"
    .port_info 3 /INPUT 5 "r2"
    .port_info 4 /INPUT 1 "write"
    .port_info 5 /INPUT 5 "wdest"
    .port_info 6 /INPUT 32 "wdata"
    .port_info 7 /OUTPUT 32 "r1value"
    .port_info 8 /OUTPUT 32 "r2value"
P_0x7fffd91edb90 .param/l "regBits" 1 26 3, +C4<00000000000000000000000000000101>;
P_0x7fffd91edbd0 .param/l "regCount" 1 26 4, +C4<00000000000000000000000000100000>;
P_0x7fffd91edc10 .param/l "regWidth" 1 26 5, +C4<00000000000000000000000000100000>;
v0x7fffd91ee0f0_0 .net "clk", 0 0, v0x7fffd91f5190_0;  alias, 1 drivers
v0x7fffd91ee1b0_0 .net "r1", 4 0, L_0x7fffd92070a0;  alias, 1 drivers
v0x7fffd91ee270_0 .var "r1value", 31 0;
v0x7fffd91ee370_0 .net "r2", 4 0, L_0x7fffd92073b0;  alias, 1 drivers
v0x7fffd91ee410_0 .var "r2value", 31 0;
v0x7fffd91ee520 .array "registers", 31 0, 31 0;
v0x7fffd91eead0_0 .net "rst", 0 0, v0x7fffd91f5230_0;  alias, 1 drivers
v0x7fffd91eeb70_0 .net "wdata", 31 0, v0x7fffd91ef300_0;  alias, 1 drivers
v0x7fffd91eec80_0 .net "wdest", 4 0, v0x7fffd91eb060_0;  alias, 1 drivers
v0x7fffd91eed40_0 .net "write", 0 0, v0x7fffd91eb210_0;  alias, 1 drivers
v0x7fffd91ee520_0 .array/port v0x7fffd91ee520, 0;
v0x7fffd91ee520_1 .array/port v0x7fffd91ee520, 1;
v0x7fffd91ee520_2 .array/port v0x7fffd91ee520, 2;
E_0x7fffd91edf70/0 .event edge, v0x7fffd91df820_0, v0x7fffd91ee520_0, v0x7fffd91ee520_1, v0x7fffd91ee520_2;
v0x7fffd91ee520_3 .array/port v0x7fffd91ee520, 3;
v0x7fffd91ee520_4 .array/port v0x7fffd91ee520, 4;
v0x7fffd91ee520_5 .array/port v0x7fffd91ee520, 5;
v0x7fffd91ee520_6 .array/port v0x7fffd91ee520, 6;
E_0x7fffd91edf70/1 .event edge, v0x7fffd91ee520_3, v0x7fffd91ee520_4, v0x7fffd91ee520_5, v0x7fffd91ee520_6;
v0x7fffd91ee520_7 .array/port v0x7fffd91ee520, 7;
v0x7fffd91ee520_8 .array/port v0x7fffd91ee520, 8;
v0x7fffd91ee520_9 .array/port v0x7fffd91ee520, 9;
v0x7fffd91ee520_10 .array/port v0x7fffd91ee520, 10;
E_0x7fffd91edf70/2 .event edge, v0x7fffd91ee520_7, v0x7fffd91ee520_8, v0x7fffd91ee520_9, v0x7fffd91ee520_10;
v0x7fffd91ee520_11 .array/port v0x7fffd91ee520, 11;
v0x7fffd91ee520_12 .array/port v0x7fffd91ee520, 12;
v0x7fffd91ee520_13 .array/port v0x7fffd91ee520, 13;
v0x7fffd91ee520_14 .array/port v0x7fffd91ee520, 14;
E_0x7fffd91edf70/3 .event edge, v0x7fffd91ee520_11, v0x7fffd91ee520_12, v0x7fffd91ee520_13, v0x7fffd91ee520_14;
v0x7fffd91ee520_15 .array/port v0x7fffd91ee520, 15;
v0x7fffd91ee520_16 .array/port v0x7fffd91ee520, 16;
v0x7fffd91ee520_17 .array/port v0x7fffd91ee520, 17;
v0x7fffd91ee520_18 .array/port v0x7fffd91ee520, 18;
E_0x7fffd91edf70/4 .event edge, v0x7fffd91ee520_15, v0x7fffd91ee520_16, v0x7fffd91ee520_17, v0x7fffd91ee520_18;
v0x7fffd91ee520_19 .array/port v0x7fffd91ee520, 19;
v0x7fffd91ee520_20 .array/port v0x7fffd91ee520, 20;
v0x7fffd91ee520_21 .array/port v0x7fffd91ee520, 21;
v0x7fffd91ee520_22 .array/port v0x7fffd91ee520, 22;
E_0x7fffd91edf70/5 .event edge, v0x7fffd91ee520_19, v0x7fffd91ee520_20, v0x7fffd91ee520_21, v0x7fffd91ee520_22;
v0x7fffd91ee520_23 .array/port v0x7fffd91ee520, 23;
v0x7fffd91ee520_24 .array/port v0x7fffd91ee520, 24;
v0x7fffd91ee520_25 .array/port v0x7fffd91ee520, 25;
v0x7fffd91ee520_26 .array/port v0x7fffd91ee520, 26;
E_0x7fffd91edf70/6 .event edge, v0x7fffd91ee520_23, v0x7fffd91ee520_24, v0x7fffd91ee520_25, v0x7fffd91ee520_26;
v0x7fffd91ee520_27 .array/port v0x7fffd91ee520, 27;
v0x7fffd91ee520_28 .array/port v0x7fffd91ee520, 28;
v0x7fffd91ee520_29 .array/port v0x7fffd91ee520, 29;
v0x7fffd91ee520_30 .array/port v0x7fffd91ee520, 30;
E_0x7fffd91edf70/7 .event edge, v0x7fffd91ee520_27, v0x7fffd91ee520_28, v0x7fffd91ee520_29, v0x7fffd91ee520_30;
v0x7fffd91ee520_31 .array/port v0x7fffd91ee520, 31;
E_0x7fffd91edf70/8 .event edge, v0x7fffd91ee520_31, v0x7fffd91df900_0;
E_0x7fffd91edf70 .event/or E_0x7fffd91edf70/0, E_0x7fffd91edf70/1, E_0x7fffd91edf70/2, E_0x7fffd91edf70/3, E_0x7fffd91edf70/4, E_0x7fffd91edf70/5, E_0x7fffd91edf70/6, E_0x7fffd91edf70/7, E_0x7fffd91edf70/8;
S_0x7fffd91eefa0 .scope module, "write_mux_block" "writeMUX" 5 131, 27 1 0, S_0x7fffd91de1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "outALU"
    .port_info 1 /INPUT 32 "memory"
    .port_info 2 /INPUT 1 "WBSrc"
    .port_info 3 /OUTPUT 32 "out"
v0x7fffd91ef1a0_0 .net "WBSrc", 0 0, v0x7fffd91eb3e0_0;  alias, 1 drivers
v0x7fffd91ef260_0 .net "memory", 31 0, v0x7fffd91eae90_0;  alias, 1 drivers
v0x7fffd91ef300_0 .var "out", 31 0;
v0x7fffd91ef3d0_0 .net "outALU", 31 0, v0x7fffd91eacb0_0;  alias, 1 drivers
E_0x7fffd91ef120 .event edge, v0x7fffd91eb3e0_0, v0x7fffd91eacb0_0, v0x7fffd91eae90_0;
    .scope S_0x7fffd919b620;
T_0 ;
    %wait E_0x7fffd90fcbd0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd9196e20_0, 0, 2;
    %load/vec4 v0x7fffd9196290_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd9196e20_0, 0, 2;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v0x7fffd91ddf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffd9196e20_0, 0, 2;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd9196e20_0, 0, 2;
T_0.4 ;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffd919b620;
T_1 ;
    %wait E_0x7fffd90fac40;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd91dcee0_0, 0, 2;
    %load/vec4 v0x7fffd9196290_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffd91dcee0_0, 0, 2;
T_1.0 ;
    %load/vec4 v0x7fffd9196290_0;
    %cmpi/e 1, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffd9196290_0;
    %parti/s 5, 1, 2;
    %cmpi/e 1, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd91dcee0_0, 0, 2;
T_1.2 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffd919b620;
T_2 ;
    %wait E_0x7fffd90fac40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd91dcfc0_0, 0, 1;
    %load/vec4 v0x7fffd9196290_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd91dcfc0_0, 0, 1;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd91dcfc0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd91dcfc0_0, 0, 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffd919b620;
T_3 ;
    %wait E_0x7fffd90fac40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd9194030_0, 0, 1;
    %load/vec4 v0x7fffd9196290_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd9194030_0, 0, 1;
    %jmp T_3.2;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd9194030_0, 0, 1;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffd919b620;
T_4 ;
    %wait E_0x7fffd90faee0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffd9196830_0, 0, 4;
    %load/vec4 v0x7fffd91ddea0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fffd9196290_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x7fffd9196830_0, 0, 4;
T_4.0 ;
    %load/vec4 v0x7fffd9196290_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fffd9196830_0, 0, 4;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fffd9196830_0, 0, 4;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fffd9196830_0, 0, 4;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffd919b620;
T_5 ;
    %wait E_0x7fffd90fac40;
    %load/vec4 v0x7fffd9196290_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x7fffd91b5790_0, 0, 1;
    %load/vec4 v0x7fffd9196290_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd91b5790_0, 0, 1;
    %jmp T_5.1;
T_5.1 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffd919b620;
T_6 ;
    %wait E_0x7fffd90fac40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd9194fa0_0, 0, 1;
    %load/vec4 v0x7fffd9196290_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd9194fa0_0, 0, 1;
    %jmp T_6.1;
T_6.1 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffd919b620;
T_7 ;
    %wait E_0x7fffd90fac40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd9194840_0, 0, 1;
    %load/vec4 v0x7fffd9196290_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd9194840_0, 0, 1;
    %jmp T_7.1;
T_7.1 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fffd919b620;
T_8 ;
    %wait E_0x7fffd90fac40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd91dd080_0, 0, 1;
    %load/vec4 v0x7fffd9196290_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd91dd080_0, 0, 1;
    %jmp T_8.1;
T_8.1 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffd91ebd70;
T_9 ;
    %wait E_0x7fffd91e4360;
    %load/vec4 v0x7fffd91ec470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd91ec340_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fffd91ec040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fffd91ec1b0_0;
    %assign/vec4 v0x7fffd91ec340_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffd91e9590;
T_10 ;
    %wait E_0x7fffd91e9770;
    %load/vec4 v0x7fffd91e97f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd91e98d0_0, 0;
    %jmp T_10.8;
T_10.0 ;
    %pushi/vec4 2348810240, 0, 32;
    %store/vec4 v0x7fffd91e98d0_0, 0, 32;
    %jmp T_10.8;
T_10.1 ;
    %pushi/vec4 536936453, 0, 32;
    %store/vec4 v0x7fffd91e98d0_0, 0, 32;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 537001989, 0, 32;
    %store/vec4 v0x7fffd91e98d0_0, 0, 32;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 2234400, 0, 32;
    %store/vec4 v0x7fffd91e98d0_0, 0, 32;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x7fffd91e98d0_0, 0, 32;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 270729217, 0, 32;
    %store/vec4 v0x7fffd91e98d0_0, 0, 32;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 134217734, 0, 32;
    %store/vec4 v0x7fffd91e98d0_0, 0, 32;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffd91e8a10;
T_11 ;
    %wait E_0x7fffd91e4360;
    %load/vec4 v0x7fffd91e9350_0;
    %load/vec4 v0x7fffd91e9290_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd91e8eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd91e9070_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fffd91e8d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7fffd91e8df0_0;
    %assign/vec4 v0x7fffd91e8eb0_0, 0;
    %load/vec4 v0x7fffd91e8fb0_0;
    %assign/vec4 v0x7fffd91e9070_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fffd91ec5b0;
T_12 ;
    %wait E_0x7fffd91ec7b0;
    %load/vec4 v0x7fffd91ec840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x7fffd91ecbf0_0;
    %store/vec4 v0x7fffd91ecb20_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x7fffd91eca20_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fffd91ecb20_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x7fffd91ec950_0;
    %store/vec4 v0x7fffd91ecb20_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd91ecb20_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffd91e16d0;
T_13 ;
    %wait E_0x7fffd91c96a0;
    %load/vec4 v0x7fffd91e1930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %pushi/vec4 4, 0, 3;
    %load/vec4 v0x7fffd91e1930_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffd91e1a10_0, 0, 6;
    %jmp T_13.5;
T_13.0 ;
    %load/vec4 v0x7fffd91e1ad0_0;
    %store/vec4 v0x7fffd91e1a10_0, 0, 6;
    %jmp T_13.5;
T_13.1 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x7fffd91e1a10_0, 0, 6;
    %jmp T_13.5;
T_13.2 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x7fffd91e1a10_0, 0, 6;
    %jmp T_13.5;
T_13.3 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffd91e1a10_0, 0, 6;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fffd91ed9c0;
T_14 ;
    %wait E_0x7fffd91edf70;
    %load/vec4 v0x7fffd91ee1b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffd91ee520, 4;
    %store/vec4 v0x7fffd91ee270_0, 0, 32;
    %load/vec4 v0x7fffd91ee370_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffd91ee520, 4;
    %store/vec4 v0x7fffd91ee410_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fffd91ed9c0;
T_15 ;
    %wait E_0x7fffd91e4360;
    %load/vec4 v0x7fffd91eead0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fffd91eed40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x7fffd91eeb70_0;
    %load/vec4 v0x7fffd91eec80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ee520, 0, 4;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fffd91e6850;
T_16 ;
    %wait E_0x7fffd91e4360;
    %load/vec4 v0x7fffd91e84d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd91e8010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd91e7ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd91e74e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd91e72a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd91e6d90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffd91e7640_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffd91e7800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd91e6f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd91e7140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd91e8410_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffd91e7b50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffd91e7d00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffd91e79d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fffd91e8180_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fffd91e7f70_0;
    %assign/vec4 v0x7fffd91e8010_0, 0;
    %load/vec4 v0x7fffd91e7e10_0;
    %assign/vec4 v0x7fffd91e7ed0_0, 0;
    %load/vec4 v0x7fffd91e7390_0;
    %assign/vec4 v0x7fffd91e74e0_0, 0;
    %load/vec4 v0x7fffd91e7200_0;
    %assign/vec4 v0x7fffd91e72a0_0, 0;
    %load/vec4 v0x7fffd91e6cb0_0;
    %assign/vec4 v0x7fffd91e6d90_0, 0;
    %load/vec4 v0x7fffd91e7580_0;
    %assign/vec4 v0x7fffd91e7640_0, 0;
    %load/vec4 v0x7fffd91e7720_0;
    %assign/vec4 v0x7fffd91e7800_0, 0;
    %load/vec4 v0x7fffd91e6e50_0;
    %assign/vec4 v0x7fffd91e6f40_0, 0;
    %load/vec4 v0x7fffd91e7030_0;
    %assign/vec4 v0x7fffd91e7140_0, 0;
    %load/vec4 v0x7fffd91e8320_0;
    %assign/vec4 v0x7fffd91e8410_0, 0;
    %load/vec4 v0x7fffd91e7a90_0;
    %assign/vec4 v0x7fffd91e7b50_0, 0;
    %load/vec4 v0x7fffd91e7c10_0;
    %assign/vec4 v0x7fffd91e7d00_0, 0;
    %load/vec4 v0x7fffd91e78e0_0;
    %assign/vec4 v0x7fffd91e79d0_0, 0;
    %load/vec4 v0x7fffd91e80b0_0;
    %assign/vec4 v0x7fffd91e8180_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fffd91ecdb0;
T_17 ;
    %wait E_0x7fffd91ecf80;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x7fffd91ed280_0, 0, 5;
    %load/vec4 v0x7fffd91ed000_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %jmp T_17.2;
T_17.0 ;
    %load/vec4 v0x7fffd91ed180_0;
    %store/vec4 v0x7fffd91ed280_0, 0, 5;
    %jmp T_17.2;
T_17.1 ;
    %load/vec4 v0x7fffd91ed0e0_0;
    %store/vec4 v0x7fffd91ed280_0, 0, 5;
    %jmp T_17.2;
T_17.2 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fffd91de4c0;
T_18 ;
    %wait E_0x7fffd90fca80;
    %load/vec4 v0x7fffd91de8b0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x7fffd91de8b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x7fffd91df0c0_0;
    %store/vec4 v0x7fffd91defe0_0, 0, 32;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x7fffd91df1a0_0;
    %store/vec4 v0x7fffd91defe0_0, 0, 32;
T_18.3 ;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fffd91de8b0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %jmp T_18.7;
T_18.4 ;
    %load/vec4 v0x7fffd91df1a0_0;
    %store/vec4 v0x7fffd91defe0_0, 0, 32;
    %jmp T_18.7;
T_18.5 ;
    %load/vec4 v0x7fffd91df1a0_0;
    %store/vec4 v0x7fffd91defe0_0, 0, 32;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x7fffd91df0c0_0;
    %store/vec4 v0x7fffd91defe0_0, 0, 32;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fffd91e4050;
T_19 ;
    %wait E_0x7fffd91e4360;
    %load/vec4 v0x7fffd91e5000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd91e4d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd91e4b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd91e46b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd91e4840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd91e44f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffd91e49e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd91e4e80_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fffd91e4c40_0;
    %assign/vec4 v0x7fffd91e4d00_0, 0;
    %load/vec4 v0x7fffd91e4ac0_0;
    %assign/vec4 v0x7fffd91e4b80_0, 0;
    %load/vec4 v0x7fffd91e45e0_0;
    %assign/vec4 v0x7fffd91e46b0_0, 0;
    %load/vec4 v0x7fffd91e4750_0;
    %assign/vec4 v0x7fffd91e4840_0, 0;
    %load/vec4 v0x7fffd91e43e0_0;
    %assign/vec4 v0x7fffd91e44f0_0, 0;
    %load/vec4 v0x7fffd91e4900_0;
    %assign/vec4 v0x7fffd91e49e0_0, 0;
    %load/vec4 v0x7fffd91e4dc0_0;
    %assign/vec4 v0x7fffd91e4e80_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fffd91e9eb0;
T_20 ;
    %wait E_0x7fffd91e4360;
    %load/vec4 v0x7fffd91ea570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ea2f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ea2f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ea2f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ea2f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ea2f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ea2f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ea2f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ea2f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ea2f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ea2f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ea2f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ea2f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ea2f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ea2f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ea2f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ea2f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd91ea3c0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fffd91ea6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x7fffd91ea610_0;
    %split/vec4 8;
    %load/vec4 v0x7fffd91ea170_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ea2f0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x7fffd91ea170_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ea2f0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x7fffd91ea170_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ea2f0, 0, 4;
    %ix/getv 3, v0x7fffd91ea170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd91ea2f0, 0, 4;
T_20.2 ;
    %load/vec4 v0x7fffd91ea480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %ix/getv 4, v0x7fffd91ea170_0;
    %load/vec4a v0x7fffd91ea2f0, 4;
    %load/vec4 v0x7fffd91ea170_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffd91ea2f0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffd91ea170_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffd91ea2f0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffd91ea170_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffd91ea2f0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffd91ea3c0_0, 0;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fffd91ea890;
T_21 ;
    %wait E_0x7fffd91ea080;
    %load/vec4 v0x7fffd91eb5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd91eb3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd91eb210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd91eae90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd91eacb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffd91eb060_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7fffd91eb2b0_0;
    %assign/vec4 v0x7fffd91eb3e0_0, 0;
    %load/vec4 v0x7fffd91eb120_0;
    %assign/vec4 v0x7fffd91eb210_0, 0;
    %load/vec4 v0x7fffd91ead90_0;
    %assign/vec4 v0x7fffd91eae90_0, 0;
    %load/vec4 v0x7fffd91eabd0_0;
    %assign/vec4 v0x7fffd91eacb0_0, 0;
    %load/vec4 v0x7fffd91eaf50_0;
    %assign/vec4 v0x7fffd91eb060_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fffd91eefa0;
T_22 ;
    %wait E_0x7fffd91ef120;
    %load/vec4 v0x7fffd91ef1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %jmp T_22.2;
T_22.0 ;
    %load/vec4 v0x7fffd91ef3d0_0;
    %store/vec4 v0x7fffd91ef300_0, 0, 32;
    %jmp T_22.2;
T_22.1 ;
    %load/vec4 v0x7fffd91ef260_0;
    %store/vec4 v0x7fffd91ef300_0, 0, 32;
    %jmp T_22.2;
T_22.2 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fffd91df300;
T_23 ;
    %wait E_0x7fffd91df550;
    %load/vec4 v0x7fffd91df5c0_0;
    %load/vec4 v0x7fffd91df6a0_0;
    %load/vec4 v0x7fffd91df820_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffd91df6a0_0;
    %load/vec4 v0x7fffd91df900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd91dfaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd91dfa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd91df780_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd91dfaf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd91dfa30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd91df780_0, 0, 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fffd91dfcd0;
T_24 ;
    %wait E_0x7fffd91dff40;
    %load/vec4 v0x7fffd91dffb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %jmp T_24.4;
T_24.0 ;
    %load/vec4 v0x7fffd91e0170_0;
    %assign/vec4 v0x7fffd91e00b0_0, 0;
    %jmp T_24.4;
T_24.1 ;
    %load/vec4 v0x7fffd91e0210_0;
    %assign/vec4 v0x7fffd91e00b0_0, 0;
    %jmp T_24.4;
T_24.2 ;
    %load/vec4 v0x7fffd91e02f0_0;
    %assign/vec4 v0x7fffd91e00b0_0, 0;
    %jmp T_24.4;
T_24.3 ;
    %load/vec4 v0x7fffd91e0420_0;
    %assign/vec4 v0x7fffd91e00b0_0, 0;
    %jmp T_24.4;
T_24.4 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fffd91e0600;
T_25 ;
    %wait E_0x7fffd91e0870;
    %load/vec4 v0x7fffd91e0900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %jmp T_25.4;
T_25.0 ;
    %load/vec4 v0x7fffd91e0ae0_0;
    %assign/vec4 v0x7fffd91e0a00_0, 0;
    %jmp T_25.4;
T_25.1 ;
    %load/vec4 v0x7fffd91e0ba0_0;
    %assign/vec4 v0x7fffd91e0a00_0, 0;
    %jmp T_25.4;
T_25.2 ;
    %load/vec4 v0x7fffd91e0c60_0;
    %assign/vec4 v0x7fffd91e0a00_0, 0;
    %jmp T_25.4;
T_25.3 ;
    %load/vec4 v0x7fffd91e0d50_0;
    %assign/vec4 v0x7fffd91e0a00_0, 0;
    %jmp T_25.4;
T_25.4 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7fffd91e5c70;
T_26 ;
    %wait E_0x7fffd91e5fd0;
    %load/vec4 v0x7fffd91e64f0_0;
    %load/vec4 v0x7fffd91e6400_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffd91e6400_0;
    %load/vec4 v0x7fffd91e6040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffd91e6230_0, 0, 2;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7fffd91e6660_0;
    %load/vec4 v0x7fffd91e65c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffd91e65c0_0;
    %load/vec4 v0x7fffd91e6040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fffd91e6400_0;
    %load/vec4 v0x7fffd91e6040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd91e6230_0, 0, 2;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd91e6230_0, 0, 2;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7fffd91e5c70;
T_27 ;
    %wait E_0x7fffd91e5f60;
    %load/vec4 v0x7fffd91e6660_0;
    %load/vec4 v0x7fffd91e65c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffd91e65c0_0;
    %load/vec4 v0x7fffd91e6140_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fffd91e6400_0;
    %load/vec4 v0x7fffd91e6140_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd91e6330_0, 0, 2;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7fffd91e64f0_0;
    %load/vec4 v0x7fffd91e6400_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffd91e6400_0;
    %load/vec4 v0x7fffd91e6140_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffd91e6330_0, 0, 2;
    %jmp T_27.3;
T_27.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd91e6330_0, 0, 2;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fffd9198100;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd91f5190_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x7fffd9198100;
T_29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd91f5230_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x7fffd9198100;
T_30 ;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd91f5230_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x7fffd9198100;
T_31 ;
    %delay 60, 0;
    %vpi_call 2 8 "$finish" {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x7fffd9198100;
T_32 ;
    %delay 1, 0;
    %load/vec4 v0x7fffd91f5190_0;
    %nor/r;
    %store/vec4 v0x7fffd91f5190_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fffd9198100;
T_33 ;
    %vpi_call 2 14 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars" {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 28;
    "N/A";
    "<interactive>";
    "testbanch.v";
    "cpu.v";
    "controlFlow.v";
    "dataFlow.v";
    "ALU.v";
    "hazard_detection.v";
    "BIGMUX2.v";
    "PCImm.v";
    "ALUdecoder.v";
    "comDecoder.v";
    "EXMEM.v";
    "immExtend.v";
    "forward.v";
    "IDEX.v";
    "IFID.v";
    "instructionFlow.v";
    "jumpExtend.v";
    "memory.v";
    "MEMWB.v";
    "PCinc4.v";
    "PC.v";
    "PCmux.v";
    "regWriteMUX.v";
    "regImmMUX.v";
    "registerBlock.v";
    "writeMUX.v";
