# Compile of d_latch.v failed with 1 errors.
# Compile of tb_d_latch.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of d_latch.v was successful.
# Compile of tb_d_latch.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_d_latch
# vsim -gui work.tb_d_latch 
# Start time: 19:03:59 on Sep 10,2023
# Loading work.tb_d_latch
# Loading work.d_latch
add wave -position end  sim:/tb_d_latch/d
add wave -position end  sim:/tb_d_latch/enable
add wave -position end  sim:/tb_d_latch/q
add wave -position end  sim:/tb_d_latch/q_not
run -all
#                    0 enable = 0, d = x, q = x, q_not = x
#                    2 enable = 0, d = 0, q = x, q_not = x
#                    3 enable = 0, d = 1, q = x, q_not = x
#                    4 enable = 0, d = 0, q = x, q_not = x
#                    5 enable = 0, d = 1, q = x, q_not = x
#                    6 enable = 1, d = 1, q = 1, q_not = 0
#                    6 enable = 1, d = 0, q = 0, q_not = 1
#                    7 enable = 1, d = 1, q = 1, q_not = 0
#                    8 enable = 0, d = 0, q = 1, q_not = 0
#                    9 enable = 0, d = 1, q = 1, q_not = 0
#                   11 enable = 0, d = 0, q = 1, q_not = 0
# ** Note: $finish    : C:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time47/tb_d_latch.v(39)
#    Time: 40 us  Iteration: 0  Instance: /tb_d_latch
# 1
# Break in Module tb_d_latch at C:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time47/tb_d_latch.v line 39
run -all
quit -sim
# End time: 19:16:47 on Sep 10,2023, Elapsed time: 0:12:48
# Errors: 0, Warnings: 6
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project project
# Compile of d_latch_rstn.v was successful.
# Compile of tb_d_latch_rstn.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_d_latch_rstn
# vsim -gui work.tb_d_latch_rstn 
# Start time: 19:17:26 on Sep 10,2023
# Loading work.tb_d_latch_rstn
# Loading work.d_latch_rstn
add wave -position end  sim:/tb_d_latch_rstn/d
add wave -position end  sim:/tb_d_latch_rstn/enable
add wave -position end  sim:/tb_d_latch_rstn/reset_n
add wave -position end  sim:/tb_d_latch_rstn/q
add wave -position end  sim:/tb_d_latch_rstn/q_not
run -all
#                    0 enable = 0, d = x, q = 0, q_not = 1
#                    2 enable = 0, d = 0, q = 0, q_not = 1
#                    3 enable = 0, d = 1, q = 0, q_not = 1
#                    4 enable = 0, d = 0, q = 0, q_not = 1
#                    5 enable = 0, d = 1, q = 0, q_not = 1
#                    6 enable = 1, d = 1, q = 0, q_not = 1
#                    6 enable = 1, d = 0, q = 0, q_not = 1
#                    7 enable = 1, d = 1, q = 1, q_not = 0
#                    8 enable = 0, d = 0, q = 1, q_not = 0
#                    9 enable = 0, d = 1, q = 0, q_not = 1
#                   11 enable = 0, d = 0, q = 0, q_not = 1
# ** Note: $finish    : C:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time48/tb_d_latch_rstn.v(41)
#    Time: 40 us  Iteration: 0  Instance: /tb_d_latch_rstn
# 1
# Break in Module tb_d_latch_rstn at C:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time48/tb_d_latch_rstn.v line 41
run -all
# End time: 19:29:18 on Sep 10,2023, Elapsed time: 0:11:52
# Errors: 0, Warnings: 5
