{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693506795491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693506795492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 31 15:33:15 2023 " "Processing started: Thu Aug 31 15:33:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693506795492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693506795492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FULLADD -c FULLADD " "Command: quartus_map --read_settings_files=on --write_settings_files=off FULLADD -c FULLADD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693506795492 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693506795588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693506795588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FULLADD.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FULLADD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULLADD " "Found entity 1: FULLADD" {  } { { "FULLADD.bdf" "" { Schematic "/home/ehg2004/intelFPGA_lite/projects/fulladd_pjct/FULLADD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693506800800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693506800800 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FULLADDER.bdf " "Can't analyze file -- file FULLADDER.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693506800800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_HEX_7SEG.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_HEX_7SEG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_HEX_7SEG-conv_HEX_7SEG_arch " "Found design unit 1: conv_HEX_7SEG-conv_HEX_7SEG_arch" {  } { { "conv_HEX_7SEG.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/fulladd_pjct/conv_HEX_7SEG.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693506800997 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_HEX_7SEG " "Found entity 1: conv_HEX_7SEG" {  } { { "conv_HEX_7SEG.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/fulladd_pjct/conv_HEX_7SEG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693506800997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693506800997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_add_sub-four_bit_add_sub_arch " "Found design unit 1: four_bit_add_sub-four_bit_add_sub_arch" {  } { { "four_bit_add_sub.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/fulladd_pjct/four_bit_add_sub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693506800997 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_add_sub " "Found entity 1: four_bit_add_sub" {  } { { "four_bit_add_sub.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/fulladd_pjct/four_bit_add_sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693506800997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693506800997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_inv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_inv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_inv-four_bit_inv_arch " "Found design unit 1: four_bit_inv-four_bit_inv_arch" {  } { { "four_bit_inv.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/fulladd_pjct/four_bit_inv.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693506800997 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_inv " "Found entity 1: four_bit_inv" {  } { { "four_bit_inv.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/fulladd_pjct/four_bit_inv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693506800997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693506800997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_add-four_bit_add_arch " "Found design unit 1: four_bit_add-four_bit_add_arch" {  } { { "four_bit_add.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/fulladd_pjct/four_bit_add.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693506800998 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_add " "Found entity 1: four_bit_add" {  } { { "four_bit_add.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/fulladd_pjct/four_bit_add.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693506800998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693506800998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_add_sub_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_add_sub_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_add_sub_b-four_bit_add_sub_b_arch " "Found design unit 1: four_bit_add_sub_b-four_bit_add_sub_b_arch" {  } { { "four_bit_add_sub_b.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/fulladd_pjct/four_bit_add_sub_b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693506800998 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_add_sub_b " "Found entity 1: four_bit_add_sub_b" {  } { { "four_bit_add_sub_b.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/fulladd_pjct/four_bit_add_sub_b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693506800998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693506800998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_HEX_7SEG_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_HEX_7SEG_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch " "Found design unit 1: conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/fulladd_pjct/conv_HEX_7SEG_v.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693506800998 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_HEX_7SEG_v " "Found entity 1: conv_HEX_7SEG_v" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/fulladd_pjct/conv_HEX_7SEG_v.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693506800998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693506800998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_sum_seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_sum_seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_sum_seven_seg-four_bit_sum_seven_seg_arch " "Found design unit 1: four_bit_sum_seven_seg-four_bit_sum_seven_seg_arch" {  } { { "four_bit_sum_seven_seg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/fulladd_pjct/four_bit_sum_seven_seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693506800998 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_sum_seven_seg " "Found entity 1: four_bit_sum_seven_seg" {  } { { "four_bit_sum_seven_seg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/fulladd_pjct/four_bit_sum_seven_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693506800998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693506800998 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "four_bit_sum_seven_seg " "Elaborating entity \"four_bit_sum_seven_seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693506801020 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 8 four_bit_sum_seven_seg.vhd(47) " "VHDL expression error at four_bit_sum_seven_seg.vhd(47): expression has 4 elements, but must have 8 elements" {  } { { "four_bit_sum_seven_seg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/fulladd_pjct/four_bit_sum_seven_seg.vhd" 47 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1693506801021 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693506801021 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "918 " "Peak virtual memory: 918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693506801062 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 31 15:33:21 2023 " "Processing ended: Thu Aug 31 15:33:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693506801062 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693506801062 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693506801062 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693506801062 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693506801651 ""}
