

================================================================
== Vivado HLS Report for 'Pool'
================================================================
* Date:           Wed Jun 16 10:07:38 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        pool_core
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.82|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   48|    ?|   49|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+------------------+----------------------+-----------+-----------+-----------+----------+
        |                         |         Latency        |       Iteration      |  Initiation Interval  |    Trip   |          |
        |        Loop Name        | min |        max       |        Latency       |  achieved |   target  |   Count   | Pipelined|
        +-------------------------+-----+------------------+----------------------+-----------+-----------+-----------+----------+
        |- Loop 1                 |    0|                 ?| 2 ~ 4752116027679272 |          -|          -| 0 ~ 65535 |    no    |
        | + Loop 1.1              |    0|  4752116027679270|    2 ~ 72512642522   |          -|          -| 0 ~ 65535 |    no    |
        |  ++ Loop 1.1.1          |    0|       72512642520|     13 ~ 1106472     |          -|          -| 0 ~ 65535 |    no    |
        |   +++ Loop 1.1.1.1      |    0|           1106445|       4 ~ 4339       |          -|          -|  0 ~ 255  |    no    |
        |    ++++ Loop 1.1.1.1.1  |    0|              4335|        2 ~ 17        |          -|          -|  0 ~ 255  |    no    |
        +-------------------------+-----+------------------+----------------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      5|      -|      -|
|Expression       |        -|      1|      0|   2227|
|FIFO             |        -|      -|      -|      -|
|Instance         |        2|      9|   6606|   9186|
|Memory           |        2|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    664|
|Register         |        -|      -|   1846|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        4|     15|   8452|  12077|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        3|     18|     24|     68|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |Pool_AXILiteS_s_axi_U    |Pool_AXILiteS_s_axi   |        0|      0|   242|   332|
    |Pool_dadddsub_64nfYi_U4  |Pool_dadddsub_64nfYi  |        0|      3|   445|  1149|
    |Pool_ddiv_64ns_64g8j_U5  |Pool_ddiv_64ns_64g8j  |        0|      0|  3211|  3658|
    |Pool_fadd_32ns_32bkb_U0  |Pool_fadd_32ns_32bkb  |        0|      2|   205|   390|
    |Pool_fcmp_32ns_32eOg_U3  |Pool_fcmp_32ns_32eOg  |        0|      0|    66|   239|
    |Pool_fdiv_32ns_32cud_U1  |Pool_fdiv_32ns_32cud  |        0|      0|   761|   994|
    |Pool_gmem_m_axi_U        |Pool_gmem_m_axi       |        2|      0|   512|   580|
    |Pool_mul_32s_16nsjbC_U9  |Pool_mul_32s_16nsjbC  |        0|      2|     0|     0|
    |Pool_mul_32s_16s_ibs_U8  |Pool_mul_32s_16s_ibs  |        0|      2|     0|     0|
    |Pool_sitodp_32ns_hbi_U6  |Pool_sitodp_32ns_hbi  |        0|      0|   412|   645|
    |Pool_sitodp_32ns_hbi_U7  |Pool_sitodp_32ns_hbi  |        0|      0|   412|   645|
    |Pool_sitofp_32ns_dEe_U2  |Pool_sitofp_32ns_dEe  |        0|      0|   340|   554|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        2|      9|  6606|  9186|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |Pool_mac_muladd_1lbW_U12  |Pool_mac_muladd_1lbW  | i0 * i1 + i2 |
    |Pool_mac_muladd_1lbW_U13  |Pool_mac_muladd_1lbW  | i0 * i1 + i2 |
    |Pool_mac_muladd_1lbW_U14  |Pool_mac_muladd_1lbW  | i0 * i1 + i2 |
    |Pool_mul_mul_16nskbM_U10  |Pool_mul_mul_16nskbM  |    i0 * i1   |
    |Pool_mul_mul_16nskbM_U11  |Pool_mul_mul_16nskbM  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +---------------+------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |      Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+------------------+---------+---+----+------+-----+------+-------------+
    |mask_table1_U  |Pool_mask_table1  |        2|  0|   0|    64|   52|     1|         3328|
    +---------------+------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                  |        2|  0|   0|    64|   52|     1|         3328|
    +---------------+------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |r_V_5_fu_487_p2                    |     *    |      1|  0|    0|           8|           8|
    |c_fu_1596_p2                       |     +    |      0|  0|   16|          16|           1|
    |exp_V_fu_741_p2                    |     +    |      0|  0|   16|          11|          12|
    |feature_in2_sum5_fu_1708_p2        |     +    |      0|  0|   32|          32|          32|
    |feature_in2_sum6_fu_1909_p2        |     +    |      0|  0|   32|          32|          32|
    |feature_in2_sum_fu_1701_p2         |     +    |      0|  0|   32|          32|          32|
    |feature_out4_sum_fu_1932_p2        |     +    |      0|  0|   16|          32|          32|
    |grp_fu_1923_p0                     |     +    |      0|  0|   32|          32|          32|
    |h_V_fu_1657_p2                     |     +    |      0|  0|   16|          16|          16|
    |i_fu_1616_p2                       |     +    |      0|  0|   16|          16|           1|
    |ii_fu_1647_p2                      |     +    |      0|  0|    8|           8|           1|
    |j_fu_1636_p2                       |     +    |      0|  0|   16|          16|           1|
    |jj_fu_1682_p2                      |     +    |      0|  0|    8|           8|           1|
    |next_mul9_fu_1602_p2               |     +    |      0|  0|   16|          16|          16|
    |next_mul_fu_1622_p2                |     +    |      0|  0|   16|          16|          16|
    |p_Val2_6_fu_938_p2                 |     +    |      0|  0|    3|           3|           3|
    |p_Val2_8_fu_590_p2                 |     +    |      0|  0|   64|          64|          64|
    |pos1_fu_979_p2                     |     +    |      0|  0|   12|           2|          12|
    |pos2_fu_988_p2                     |     +    |      0|  0|   12|           2|          12|
    |ret_V_1_fu_1522_p2                 |     +    |      0|  0|    2|           1|           2|
    |tmp_11_fu_797_p2                   |     +    |      0|  0|   12|           2|          12|
    |tmp_22_fu_903_p2                   |     +    |      0|  0|   12|           3|          12|
    |tmp_24_fu_831_p2                   |     +    |      0|  0|   16|          12|          12|
    |tmp_45_fu_1672_p2                  |     +    |      0|  0|   32|          32|          32|
    |tmp_46_fu_1928_p2                  |     +    |      0|  0|   16|          32|          32|
    |w_V_fu_1692_p2                     |     +    |      0|  0|   16|          16|          16|
    |F2_fu_775_p2                       |     -    |      0|  0|   12|          11|          12|
    |man_V_1_fu_763_p2                  |     -    |      0|  0|   54|           1|          54|
    |tmp_12_fu_803_p2                   |     -    |      0|  0|   12|           1|          12|
    |Range1_all_ones_1_fu_1037_p2       |    and   |      0|  0|    1|           1|           1|
    |Range1_all_ones_2_i_41_fu_1323_p2  |    and   |      0|  0|    1|           1|           1|
    |Range1_all_ones_2_mu_fu_1296_p2    |    and   |      0|  0|    1|           1|           1|
    |Range1_all_ones_fu_1213_p2         |    and   |      0|  0|    1|           1|           1|
    |brmerge121_demorgan_s_fu_1397_p2   |    and   |      0|  0|    1|           1|           1|
    |carry_1_i_fu_1178_p2               |    and   |      0|  0|    1|           1|           1|
    |deleted_zeros_0_not_s_fu_1375_p2   |    and   |      0|  0|    1|           1|           1|
    |or_cond115_i_fu_1197_p2            |    and   |      0|  0|    1|           1|           1|
    |or_cond117_i_fu_1209_p2            |    and   |      0|  0|    1|           1|           1|
    |or_cond_i_fu_562_p2                |    and   |      0|  0|    1|           1|           1|
    |overflow_fu_1391_p2                |    and   |      0|  0|    1|           1|           1|
    |p_122_i_fu_1223_p2                 |    and   |      0|  0|    1|           1|           1|
    |sel_tmp11_fu_1109_p2               |    and   |      0|  0|    1|           1|           1|
    |sel_tmp15_fu_1352_p2               |    and   |      0|  0|    1|           1|           1|
    |sel_tmp16_fu_1357_p2               |    and   |      0|  0|    1|           1|           1|
    |sel_tmp1_i_fu_666_p2               |    and   |      0|  0|    1|           1|           1|
    |sel_tmp20_fu_1487_p2               |    and   |      0|  0|    1|           1|           1|
    |sel_tmp2_fu_958_p2                 |    and   |      0|  0|    1|           1|           1|
    |sel_tmp3_fu_1133_p2                |    and   |      0|  0|    1|           1|           1|
    |sel_tmp6_fu_968_p2                 |    and   |      0|  0|    1|           1|           1|
    |sel_tmp8_fu_1149_p2                |    and   |      0|  0|    1|           1|           1|
    |sel_tmp8_i_fu_699_p2               |    and   |      0|  0|    1|           1|           1|
    |tmp10_fu_1031_p2                   |    and   |      0|  0|    1|           1|           1|
    |tmp12_fu_1346_p2                   |    and   |      0|  0|    1|           1|           1|
    |tmp37_fu_1481_p2                   |    and   |      0|  0|    1|           1|           1|
    |tmp_55_fu_1887_p2                  |    and   |      0|  0|    1|           1|           1|
    |tmp_58_fu_1893_p2                  |    and   |      0|  0|    1|           1|           1|
    |tmp_65_fu_1796_p2                  |    and   |      0|  0|    1|           1|           1|
    |tmp_68_fu_1802_p2                  |    and   |      0|  0|    1|           1|           1|
    |underflow_fu_1414_p2               |    and   |      0|  0|    1|           1|           1|
    |xs_sig_V_fu_641_p2                 |    and   |      0|  0|   71|          52|          52|
    |tmp_18_fu_878_p2                   |   ashr   |      0|  0|  160|          54|          54|
    |tmp_28_fu_1021_p2                  |   ashr   |      0|  0|  160|          54|          54|
    |QUAN_INC_fu_791_p2                 |   icmp   |      0|  0|    4|          11|           1|
    |Range1_all_zeros_1_fu_1091_p2      |   icmp   |      0|  0|   19|          54|           1|
    |Range2_all_ones_fu_1073_p2         |   icmp   |      0|  0|   19|          54|          54|
    |exitcond1_fu_1611_p2               |   icmp   |      0|  0|    6|          16|          16|
    |exitcond2_fu_1642_p2               |   icmp   |      0|  0|    3|           8|           8|
    |exitcond3_fu_1677_p2               |   icmp   |      0|  0|    3|           8|           8|
    |exitcond4_fu_1591_p2               |   icmp   |      0|  0|    6|          16|          16|
    |exitcond_fu_1631_p2                |   icmp   |      0|  0|    6|          16|          16|
    |icmp_fu_974_p2                     |   icmp   |      0|  0|    4|          11|           1|
    |notlhs1_fu_1851_p2                 |   icmp   |      0|  0|    3|           8|           2|
    |notlhs2_fu_1869_p2                 |   icmp   |      0|  0|    3|           8|           2|
    |notlhs3_fu_1778_p2                 |   icmp   |      0|  0|    3|           8|           2|
    |notlhs_fu_1760_p2                  |   icmp   |      0|  0|    3|           8|           2|
    |notrhs1_fu_1857_p2                 |   icmp   |      0|  0|    8|          23|           1|
    |notrhs2_fu_1875_p2                 |   icmp   |      0|  0|    8|          23|           1|
    |notrhs3_fu_1784_p2                 |   icmp   |      0|  0|    8|          23|           1|
    |notrhs_fu_1766_p2                  |   icmp   |      0|  0|    8|          23|           1|
    |sel_tmp5_fu_963_p2                 |   icmp   |      0|  0|    5|          12|           1|
    |tmp_10_fu_769_p2                   |   icmp   |      0|  0|   22|          63|           1|
    |tmp_13_fu_855_p2                   |   icmp   |      0|  0|    5|          12|           1|
    |tmp_15_fu_864_p2                   |   icmp   |      0|  0|    5|          12|           6|
    |tmp_16_fu_869_p2                   |   icmp   |      0|  0|    5|          12|           2|
    |tmp_21_fu_817_p2                   |   icmp   |      0|  0|    5|          12|           6|
    |tmp_25_fu_997_p2                   |   icmp   |      0|  0|    5|          12|           6|
    |tmp_29_fu_1051_p2                  |   icmp   |      0|  0|    5|          12|           6|
    |tmp_31_fu_1079_p2                  |   icmp   |      0|  0|   19|          54|           1|
    |tmp_32_fu_1085_p2                  |   icmp   |      0|  0|    5|          12|           6|
    |tmp_37_fu_1555_p2                  |   icmp   |      0|  0|    1|           2|           1|
    |tmp_3_i_fu_547_p2                  |   icmp   |      0|  0|    4|          11|          11|
    |tmp_41_fu_1560_p2                  |   icmp   |      0|  0|    1|           2|           1|
    |tmp_4_i_fu_552_p2                  |   icmp   |      0|  0|   18|          52|           1|
    |tmp_9_i_fu_557_p2                  |   icmp   |      0|  0|    4|          11|           1|
    |tmp_i_fu_542_p2                    |   icmp   |      0|  0|    4|          11|          10|
    |Range2_V_1_fu_1061_p2              |   lshr   |      0|  0|  160|          54|          54|
    |r_V_fu_1067_p2                     |   lshr   |      0|  0|  160|           2|          54|
    |ap_condition_391                   |    or    |      0|  0|    1|           1|           1|
    |brmerge123_i_fu_1290_p2            |    or    |      0|  0|    1|           1|           1|
    |brmerge_fu_1434_p2                 |    or    |      0|  0|    1|           1|           1|
    |brmerge_i_fu_1380_p2               |    or    |      0|  0|    1|           1|           1|
    |brmerge_i_i_fu_1419_p2             |    or    |      0|  0|    1|           1|           1|
    |carry_1_not_i_fu_1279_p2           |    or    |      0|  0|    1|           1|           1|
    |deleted_ones_0_i_fu_1340_p2        |    or    |      0|  0|    1|           1|           1|
    |p_119_i_fu_1228_p2                 |    or    |      0|  0|    1|           1|           1|
    |p_120_i_fu_1309_p2                 |    or    |      0|  0|    1|           1|           1|
    |sel_tmp10_fu_1103_p2               |    or    |      0|  0|    1|           1|           1|
    |sel_tmp57_demorgan_fu_1465_p2      |    or    |      0|  0|    1|           1|           1|
    |sel_tmp5_demorgan_i_fu_680_p2      |    or    |      0|  0|    1|           1|           1|
    |sel_tmp_i_fu_661_p2                |    or    |      0|  0|    1|           1|           1|
    |tmp11_fu_1274_p2                   |    or    |      0|  0|    1|           1|           1|
    |tmp13_fu_1429_p2                   |    or    |      0|  0|    1|           1|           1|
    |tmp66_demorgan_fu_1168_p2          |    or    |      0|  0|    1|           1|           1|
    |tmp_35_fu_1453_p2                  |    or    |      0|  0|    1|           1|           1|
    |tmp_42_fu_1573_p2                  |    or    |      0|  0|    1|           1|           1|
    |tmp_53_fu_1863_p2                  |    or    |      0|  0|    1|           1|           1|
    |tmp_54_fu_1881_p2                  |    or    |      0|  0|    1|           1|           1|
    |tmp_63_fu_1772_p2                  |    or    |      0|  0|    1|           1|           1|
    |tmp_64_fu_1790_p2                  |    or    |      0|  0|    1|           1|           1|
    |xs_sign_V_fu_624_p2                |    or    |      0|  0|    1|           1|           1|
    |Range1_all_ones_2_i_fu_1237_p3     |  select  |      0|  0|    1|           1|           1|
    |Range1_all_zeros_2_i_fu_1252_p3    |  select  |      0|  0|    1|           1|           1|
    |Range2_all_ones_1_i_fu_1202_p3     |  select  |      0|  0|    1|           1|           1|
    |deleted_ones_fu_1315_p3            |  select  |      0|  0|    1|           1|           1|
    |deleted_zeros_fu_1260_p3           |  select  |      0|  0|    1|           1|           1|
    |feature_in_load_1_su_fu_1898_p3    |  select  |      0|  0|   32|           1|          32|
    |p_1_fu_1536_p3                     |  select  |      0|  0|    2|           1|           2|
    |p_5_fu_888_p3                      |  select  |      0|  0|    2|           1|           2|
    |p_Val2_12_mux_fu_1439_p3           |  select  |      0|  0|    3|           1|           2|
    |p_Val2_16_fu_847_p3                |  select  |      0|  0|   54|           1|          54|
    |p_Val2_5_fu_895_p3                 |  select  |      0|  0|    3|           1|           3|
    |p_Val2_7_fu_1161_p3                |  select  |      0|  0|    3|           1|           3|
    |p_Val2_s_42_fu_1446_p3             |  select  |      0|  0|    4|           1|           1|
    |p_s_fu_1528_p3                     |  select  |      0|  0|    2|           1|           2|
    |p_sum_fu_1579_p3                   |  select  |      0|  0|   32|           1|          32|
    |qb_fu_920_p3                       |  select  |      0|  0|    1|           1|           1|
    |sel_tmp12_fu_1232_p3               |  select  |      0|  0|    1|           1|           1|
    |sel_tmp13_fu_1245_p3               |  select  |      0|  0|    1|           1|           1|
    |sel_tmp17_fu_1458_p3               |  select  |      0|  0|    3|           1|           3|
    |sel_tmp18_fu_1469_p3               |  select  |      0|  0|    3|           1|           3|
    |sel_tmp2_i_fu_672_p3               |  select  |      0|  0|   64|           1|          64|
    |sel_tmp4_fu_1137_p3                |  select  |      0|  0|    3|           1|           3|
    |sel_tmp6_i_fu_686_p3               |  select  |      0|  0|   64|           1|          64|
    |sel_tmp9_fu_1154_p3                |  select  |      0|  0|    3|           1|           3|
    |sel_tmp_fu_1127_p3                 |  select  |      0|  0|    3|           1|           3|
    |sh_amt_fu_809_p3                   |  select  |      0|  0|   12|           1|          12|
    |sign_assign_fu_1361_p3             |  select  |      0|  0|    1|           1|           1|
    |sum_3_feature_in_loa_fu_1807_p3    |  select  |      0|  0|   32|           1|          32|
    |sum_fu_1565_p3                     |  select  |      0|  0|   31|           1|           1|
    |tmp67_cast_cast_fu_823_p3          |  select  |      0|  0|    2|           1|           2|
    |v_assign_fu_704_p3                 |  select  |      0|  0|   64|           1|          64|
    |wout_V_fu_1492_p3                  |  select  |      0|  0|    3|           1|           3|
    |xs_exp_V_fu_618_p3                 |  select  |      0|  0|   11|           1|          11|
    |xs_sig_V_1_fu_629_p3               |  select  |      0|  0|   52|           1|          52|
    |tmp_20_fu_1118_p2                  |    shl   |      0|  0|   88|          32|          32|
    |Range1_all_zeros_fu_1218_p2        |    xor   |      0|  0|    2|           1|           2|
    |Range2_all_ones_1_no_fu_1284_p2    |    xor   |      0|  0|    2|           1|           2|
    |brmerge121_i_fu_1409_p2            |    xor   |      0|  0|    2|           1|           2|
    |deleted_zeros_not_fu_1369_p2       |    xor   |      0|  0|    2|           1|           2|
    |rev1_fu_1192_p2                    |    xor   |      0|  0|    2|           1|           2|
    |rev_fu_1011_p2                     |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp14_fu_1335_p2               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp18_not_fu_1268_p2           |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp19_fu_1476_p2               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp1_fu_952_p2                 |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp7_fu_1144_p2                |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp7_i_fu_694_p2               |    xor   |      0|  0|    2|           1|           2|
    |sign_assign_not_fu_1424_p2         |    xor   |      0|  0|    2|           1|           2|
    |tmp9_fu_1172_p2                    |    xor   |      0|  0|    2|           1|           2|
    |tmp_33_fu_1329_p2                  |    xor   |      0|  0|    2|           1|           2|
    |tmp_33_not_fu_1097_p2              |    xor   |      0|  0|    2|           1|           2|
    |tmp_34_fu_1386_p2                  |    xor   |      0|  0|    2|           1|           2|
    |tmp_5_i_fu_635_p2                  |    xor   |      0|  0|   71|          52|           2|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                              |          |      1|  0| 2227|        1497|        1565|
    +-----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  238|        108|    1|        108|
    |ap_sig_ioackin_gmem_ARREADY  |    1|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY  |    1|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY   |    1|          2|    1|          2|
    |gmem_ARADDR                  |   32|          4|   32|        128|
    |gmem_blk_n_AR                |    1|          2|    1|          2|
    |gmem_blk_n_AW                |    1|          2|    1|          2|
    |gmem_blk_n_B                 |    1|          2|    1|          2|
    |gmem_blk_n_R                 |    1|          2|    1|          2|
    |gmem_blk_n_W                 |    1|          2|    1|          2|
    |grp_fu_422_opcode            |    2|          3|    2|          6|
    |grp_fu_422_p0                |   64|          3|   64|        192|
    |grp_fu_422_p1                |   64|          3|   64|        192|
    |grp_fu_431_p0                |   32|          3|   32|         96|
    |i_op_assign_1_reg_332        |   32|          2|   32|         64|
    |i_op_assign_2_reg_309        |   16|          2|   16|         32|
    |i_op_assign_3_reg_342        |    8|          2|    8|         16|
    |i_op_assign_4_reg_365        |    8|          2|    8|         16|
    |i_op_assign_s_reg_286        |   16|          2|   16|         32|
    |op_assign_s_reg_275          |   16|          2|   16|         32|
    |phi_mul8_reg_297             |   16|          2|   16|         32|
    |phi_mul_reg_320              |   16|          2|   16|         32|
    |sum_3_be_reg_376             |   32|          4|   32|        128|
    |sum_3_reg_353                |   32|          2|   32|         64|
    |sum_5_reg_392                |   32|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  664|        164|  427|       1250|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |CHin_V_read_reg_1998            |   16|   0|   16|          0|
    |F2_reg_2146                     |   12|   0|   12|          0|
    |Kx_V_read_reg_1986              |    8|   0|    8|          0|
    |Ky_V_read_reg_1980              |    8|   0|    8|          0|
    |QUAN_INC_reg_2155               |    1|   0|    1|          0|
    |Range1_all_ones_1_reg_2249      |    1|   0|    1|          0|
    |Range1_all_zeros_1_reg_2277     |    1|   0|    1|          0|
    |Range2_all_ones_reg_2267        |    1|   0|    1|          0|
    |Win_V_read_reg_1993             |   16|   0|   16|          0|
    |Wout_V_reg_2325                 |   16|   0|   16|          0|
    |ap_CS_fsm                       |  107|   0|  107|          0|
    |ap_reg_ioackin_gmem_ARREADY     |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY     |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY      |    1|   0|    1|          0|
    |brmerge121_demorgan_s_reg_2307  |    1|   0|    1|          0|
    |c_reg_2372                      |   16|   0|   16|          0|
    |feature_in1_reg_2009            |   30|   0|   30|          0|
    |feature_in2_sum5_reg_2453       |   32|   0|   32|          0|
    |feature_in2_sum6_reg_2490       |   32|   0|   32|          0|
    |feature_in2_sum_reg_2448        |   32|   0|   32|          0|
    |feature_out3_reg_2004           |   30|   0|   30|          0|
    |feature_out4_sum_reg_2521       |   32|   0|   32|          0|
    |i_op_assign_16_cast_reg_2400    |   16|   0|   32|         16|
    |i_op_assign_18_cast_reg_2363    |   16|   0|   32|         16|
    |i_op_assign_1_reg_332           |   32|   0|   32|          0|
    |i_op_assign_2_reg_309           |   16|   0|   16|          0|
    |i_op_assign_3_reg_342           |    8|   0|    8|          0|
    |i_op_assign_4_reg_365           |    8|   0|    8|          0|
    |i_op_assign_reg_2035            |   64|   0|   64|          0|
    |i_op_assign_s_reg_286           |   16|   0|   16|          0|
    |i_reg_2385                      |   16|   0|   16|          0|
    |icmp_reg_2224                   |    1|   0|    1|          0|
    |ii_reg_2416                     |    8|   0|    8|          0|
    |isneg_reg_2118                  |    1|   0|    1|          0|
    |j_reg_2408                      |   16|   0|   16|          0|
    |jj_reg_2436                     |    8|   0|    8|          0|
    |lhs_V_reg_2055                  |    8|   0|   16|          8|
    |loc_V_1_reg_2082                |   52|   0|   52|          0|
    |loc_V_reg_2074                  |   11|   0|   11|          0|
    |man_V_1_reg_2133                |   54|   0|   54|          0|
    |mode_V_read_reg_1974            |    2|   0|    2|          0|
    |next_mul9_reg_2377              |   16|   0|   16|          0|
    |next_mul_reg_2395               |   16|   0|   16|          0|
    |op_assign_s_reg_275             |   16|   0|   16|          0|
    |overflow_reg_2301               |    1|   0|    1|          0|
    |p_4_reg_2390                    |   32|   0|   32|          0|
    |p_Result_17_reg_2128            |   52|   0|   54|          2|
    |p_Result_s_reg_2065             |    1|   0|    1|          0|
    |p_Val2_6_reg_2199               |    3|   0|    3|          0|
    |p_Val2_7_reg_2288               |    3|   0|    3|          0|
    |p_sum_reg_2353                  |   18|   0|   32|         14|
    |phi_mul8_reg_297                |   16|   0|   16|          0|
    |phi_mul_reg_320                 |   16|   0|   16|          0|
    |pos1_reg_2230                   |   12|   0|   12|          0|
    |r_V_5_reg_2060                  |   16|   0|   16|          0|
    |reg_437                         |   64|   0|   64|          0|
    |reg_442                         |   32|   0|   32|          0|
    |rev_reg_2242                    |    1|   0|    1|          0|
    |rhs_V_1_reg_2336                |   16|   0|   32|         16|
    |rhs_V_reg_2050                  |    8|   0|   16|          8|
    |sel_tmp11_reg_2282              |    1|   0|    1|          0|
    |sel_tmp2_reg_2211               |    1|   0|    1|          0|
    |sel_tmp6_i_reg_2113             |   64|   0|   64|          0|
    |sel_tmp6_reg_2217               |    1|   0|    1|          0|
    |sh_amt_cast_reg_2177            |   32|   0|   32|          0|
    |sh_amt_reg_2160                 |   12|   0|   12|          0|
    |sign_assign_reg_2295            |    1|   0|    1|          0|
    |sum_2_reg_2501                  |   32|   0|   32|          0|
    |sum_3_be_reg_376                |   32|   0|   32|          0|
    |sum_3_reg_353                   |   32|   0|   32|          0|
    |sum_5_reg_392                   |   32|   0|   32|          0|
    |tmp1_reg_2516                   |   32|   0|   32|          0|
    |tmp48_reg_2358                  |   32|   0|   32|          0|
    |tmp_10_reg_2138                 |    1|   0|    1|          0|
    |tmp_13_reg_2182                 |    1|   0|    1|          0|
    |tmp_14_reg_2318                 |   30|   0|   32|          2|
    |tmp_21_reg_2167                 |    1|   0|    1|          0|
    |tmp_25_reg_2235                 |    1|   0|    1|          0|
    |tmp_27_reg_2093                 |   63|   0|   63|          0|
    |tmp_29_reg_2261                 |    1|   0|    1|          0|
    |tmp_31_reg_2272                 |    1|   0|    1|          0|
    |tmp_36_reg_2331                 |   16|   0|   32|         16|
    |tmp_37_reg_2344                 |    1|   0|    1|          0|
    |tmp_3_i_reg_2108                |    1|   0|    1|          0|
    |tmp_3_reg_2040                  |   64|   0|   64|          0|
    |tmp_40_reg_2348                 |   32|   0|   32|          0|
    |tmp_45_reg_2426                 |   32|   0|   32|          0|
    |tmp_56_reg_2475                 |    1|   0|    1|          0|
    |tmp_59_reg_2187                 |    3|   0|    3|          0|
    |tmp_66_reg_2470                 |    1|   0|    1|          0|
    |tmp_6_reg_2019                  |   64|   0|   64|          0|
    |tmp_76_reg_2193                 |    1|   0|    1|          0|
    |tmp_77_reg_2205                 |    1|   0|    1|          0|
    |tmp_78_reg_2172                 |   11|   0|   11|          0|
    |tmp_7_reg_2045                  |   64|   0|   64|          0|
    |tmp_82_reg_2256                 |    1|   0|    1|          0|
    |tmp_8_reg_2313                  |   30|   0|   32|          2|
    |tmp_i_reg_2103                  |    1|   0|    1|          0|
    |tmp_s_reg_2024                  |   16|   0|   32|         16|
    |w_V_reg_2441                    |   16|   0|   16|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           | 1846|   0| 1962|        116|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     Pool     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     Pool     | return value |
|interrupt               | out |    1| ap_ctrl_hs |     Pool     | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 107
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / (!exitcond4)
50 --> 
	51  / (!exitcond1)
	49  / (exitcond1)
51 --> 
	52  / (!exitcond)
	50  / (exitcond)
52 --> 
	53  / (!exitcond2)
	83  / (exitcond2 & tmp_37)
	97  / (exitcond2 & !tmp_37)
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / (!exitcond3 & mode_V_read == 1) | (!exitcond3 & mode_V_read == 2)
	67  / (!exitcond3 & mode_V_read == 0)
	82  / (!exitcond3 & mode_V_read == 3)
	52  / (exitcond3)
56 --> 
	57  / (mode_V_read == 1) | (mode_V_read == 2)
57 --> 
	58  / (mode_V_read == 1) | (mode_V_read == 2)
58 --> 
	59  / (mode_V_read == 1) | (mode_V_read == 2)
59 --> 
	60  / (mode_V_read == 1) | (mode_V_read == 2)
60 --> 
	61  / (mode_V_read == 1) | (mode_V_read == 2)
61 --> 
	62  / (mode_V_read == 1) | (mode_V_read == 2)
62 --> 
	63  / (mode_V_read == 1) | (mode_V_read == 2)
63 --> 
	64  / (mode_V_read == 1) | (mode_V_read == 2)
64 --> 
	65  / (mode_V_read == 1) | (mode_V_read == 2)
65 --> 
	66  / (mode_V_read == 1) | (mode_V_read == 2)
66 --> 
	82  / (mode_V_read == 1) | (mode_V_read == 2)
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	55  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	51  / true
* FSM state operations: 

 <State 1>: 7.28ns
ST_1: feature_out_read (13)  [1/1] 1.00ns
_ifconv:0  %feature_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_out)

ST_1: feature_in_read (14)  [1/1] 1.00ns
_ifconv:1  %feature_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_in)

ST_1: mode_V_read (15)  [1/1] 1.00ns
_ifconv:2  %mode_V_read = call i2 @_ssdm_op_Read.s_axilite.i2(i2 %mode_V)

ST_1: Sx_V_read (16)  [1/1] 1.00ns
_ifconv:3  %Sx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Sx_V)

ST_1: Ky_V_read (17)  [1/1] 1.00ns
_ifconv:4  %Ky_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Ky_V)

ST_1: Kx_V_read (18)  [1/1] 1.00ns
_ifconv:5  %Kx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Kx_V)

ST_1: Win_V_read (19)  [1/1] 1.00ns
_ifconv:6  %Win_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Win_V)

ST_1: CHin_V_read (20)  [1/1] 1.00ns
_ifconv:7  %CHin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHin_V)

ST_1: feature_out3 (21)  [1/1] 0.00ns
_ifconv:8  %feature_out3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_out_read, i32 2, i32 31)

ST_1: feature_in1 (23)  [1/1] 0.00ns
_ifconv:10  %feature_in1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_in_read, i32 2, i32 31)

ST_1: tmp_5 (52)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:39  %tmp_5 = zext i8 %Sx_V_read to i32

ST_1: tmp_6 (53)  [6/6] 6.28ns  loc: pool_core/pool_core.cpp:23
_ifconv:40  %tmp_6 = sitofp i32 %tmp_5 to double


 <State 2>: 6.28ns
ST_2: tmp_6 (53)  [5/6] 6.28ns  loc: pool_core/pool_core.cpp:23
_ifconv:40  %tmp_6 = sitofp i32 %tmp_5 to double


 <State 3>: 6.28ns
ST_3: tmp_6 (53)  [4/6] 6.28ns  loc: pool_core/pool_core.cpp:23
_ifconv:40  %tmp_6 = sitofp i32 %tmp_5 to double


 <State 4>: 6.28ns
ST_4: tmp_6 (53)  [3/6] 6.28ns  loc: pool_core/pool_core.cpp:23
_ifconv:40  %tmp_6 = sitofp i32 %tmp_5 to double


 <State 5>: 6.28ns
ST_5: tmp_6 (53)  [2/6] 6.28ns  loc: pool_core/pool_core.cpp:23
_ifconv:40  %tmp_6 = sitofp i32 %tmp_5 to double


 <State 6>: 6.28ns
ST_6: tmp_6 (53)  [1/6] 6.28ns  loc: pool_core/pool_core.cpp:23
_ifconv:40  %tmp_6 = sitofp i32 %tmp_5 to double


 <State 7>: 8.62ns
ST_7: tmp_7 (54)  [31/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 8>: 8.62ns
ST_8: tmp_7 (54)  [30/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 9>: 8.62ns
ST_9: tmp_7 (54)  [29/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 10>: 8.62ns
ST_10: tmp_7 (54)  [28/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 11>: 8.62ns
ST_11: tmp_7 (54)  [27/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 12>: 8.62ns
ST_12: tmp_7 (54)  [26/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 13>: 8.62ns
ST_13: tmp_7 (54)  [25/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 14>: 8.62ns
ST_14: tmp_7 (54)  [24/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 15>: 8.62ns
ST_15: tmp_7 (54)  [23/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 16>: 8.62ns
ST_16: tmp_7 (54)  [22/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 17>: 8.62ns
ST_17: tmp_7 (54)  [21/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 18>: 8.62ns
ST_18: tmp_7 (54)  [20/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 19>: 8.62ns
ST_19: tmp_7 (54)  [19/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 20>: 8.62ns
ST_20: tmp_7 (54)  [18/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 21>: 8.62ns
ST_21: tmp_7 (54)  [17/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 22>: 8.62ns
ST_22: tmp_7 (54)  [16/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 23>: 8.62ns
ST_23: tmp_7 (54)  [15/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 24>: 8.62ns
ST_24: tmp_7 (54)  [14/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 25>: 8.62ns
ST_25: tmp_7 (54)  [13/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 26>: 8.62ns
ST_26: tmp_7 (54)  [12/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 27>: 8.62ns
ST_27: tmp_s (47)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:34  %tmp_s = zext i16 %Win_V_read to i32

ST_27: i_op_assign (48)  [6/6] 6.28ns  loc: pool_core/pool_core.cpp:23
_ifconv:35  %i_op_assign = sitofp i32 %tmp_s to double

ST_27: tmp_2 (49)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:36  %tmp_2 = zext i8 %Kx_V_read to i32

ST_27: tmp_3 (50)  [6/6] 6.28ns  loc: pool_core/pool_core.cpp:23
_ifconv:37  %tmp_3 = sitofp i32 %tmp_2 to double

ST_27: tmp_7 (54)  [11/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 28>: 8.62ns
ST_28: i_op_assign (48)  [5/6] 6.28ns  loc: pool_core/pool_core.cpp:23
_ifconv:35  %i_op_assign = sitofp i32 %tmp_s to double

ST_28: tmp_3 (50)  [5/6] 6.28ns  loc: pool_core/pool_core.cpp:23
_ifconv:37  %tmp_3 = sitofp i32 %tmp_2 to double

ST_28: tmp_7 (54)  [10/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 29>: 8.62ns
ST_29: i_op_assign (48)  [4/6] 6.28ns  loc: pool_core/pool_core.cpp:23
_ifconv:35  %i_op_assign = sitofp i32 %tmp_s to double

ST_29: tmp_3 (50)  [4/6] 6.28ns  loc: pool_core/pool_core.cpp:23
_ifconv:37  %tmp_3 = sitofp i32 %tmp_2 to double

ST_29: tmp_7 (54)  [9/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 30>: 8.62ns
ST_30: i_op_assign (48)  [3/6] 6.28ns  loc: pool_core/pool_core.cpp:23
_ifconv:35  %i_op_assign = sitofp i32 %tmp_s to double

ST_30: tmp_3 (50)  [3/6] 6.28ns  loc: pool_core/pool_core.cpp:23
_ifconv:37  %tmp_3 = sitofp i32 %tmp_2 to double

ST_30: tmp_7 (54)  [8/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 31>: 8.62ns
ST_31: i_op_assign (48)  [2/6] 6.28ns  loc: pool_core/pool_core.cpp:23
_ifconv:35  %i_op_assign = sitofp i32 %tmp_s to double

ST_31: tmp_3 (50)  [2/6] 6.28ns  loc: pool_core/pool_core.cpp:23
_ifconv:37  %tmp_3 = sitofp i32 %tmp_2 to double

ST_31: tmp_7 (54)  [7/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 32>: 8.62ns
ST_32: i_op_assign (48)  [1/6] 6.28ns  loc: pool_core/pool_core.cpp:23
_ifconv:35  %i_op_assign = sitofp i32 %tmp_s to double

ST_32: tmp_3 (50)  [1/6] 6.28ns  loc: pool_core/pool_core.cpp:23
_ifconv:37  %tmp_3 = sitofp i32 %tmp_2 to double

ST_32: tmp_7 (54)  [6/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 33>: 8.62ns
ST_33: tmp_4 (51)  [5/5] 8.23ns  loc: pool_core/pool_core.cpp:23
_ifconv:38  %tmp_4 = fsub double %i_op_assign, %tmp_3

ST_33: tmp_7 (54)  [5/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 34>: 8.62ns
ST_34: tmp_4 (51)  [4/5] 8.23ns  loc: pool_core/pool_core.cpp:23
_ifconv:38  %tmp_4 = fsub double %i_op_assign, %tmp_3

ST_34: tmp_7 (54)  [4/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 35>: 8.62ns
ST_35: tmp_4 (51)  [3/5] 8.23ns  loc: pool_core/pool_core.cpp:23
_ifconv:38  %tmp_4 = fsub double %i_op_assign, %tmp_3

ST_35: tmp_7 (54)  [3/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 36>: 8.62ns
ST_36: tmp_4 (51)  [2/5] 8.23ns  loc: pool_core/pool_core.cpp:23
_ifconv:38  %tmp_4 = fsub double %i_op_assign, %tmp_3

ST_36: tmp_7 (54)  [2/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 37>: 8.62ns
ST_37: tmp_4 (51)  [1/5] 8.23ns  loc: pool_core/pool_core.cpp:23
_ifconv:38  %tmp_4 = fsub double %i_op_assign, %tmp_3

ST_37: tmp_7 (54)  [1/31] 8.62ns  loc: pool_core/pool_core.cpp:23
_ifconv:41  %tmp_7 = fdiv double 1.000000e+00, %tmp_6


 <State 38>: 8.23ns
ST_38: x_assign (55)  [5/5] 8.23ns  loc: pool_core/pool_core.cpp:23
_ifconv:42  %x_assign = fadd double %tmp_4, %tmp_7


 <State 39>: 8.23ns
ST_39: x_assign (55)  [4/5] 8.23ns  loc: pool_core/pool_core.cpp:23
_ifconv:42  %x_assign = fadd double %tmp_4, %tmp_7


 <State 40>: 8.23ns
ST_40: x_assign (55)  [3/5] 8.23ns  loc: pool_core/pool_core.cpp:23
_ifconv:42  %x_assign = fadd double %tmp_4, %tmp_7


 <State 41>: 8.23ns
ST_41: x_assign (55)  [2/5] 8.23ns  loc: pool_core/pool_core.cpp:23
_ifconv:42  %x_assign = fadd double %tmp_4, %tmp_7


 <State 42>: 8.23ns
ST_42: x_assign (55)  [1/5] 8.23ns  loc: pool_core/pool_core.cpp:23
_ifconv:42  %x_assign = fadd double %tmp_4, %tmp_7

ST_42: rhs_V (238)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:45
_ifconv:225  %rhs_V = zext i8 %Ky_V_read to i16

ST_42: lhs_V (239)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:46
_ifconv:226  %lhs_V = zext i8 %Kx_V_read to i16

ST_42: r_V_5 (240)  [1/1] 6.38ns  loc: pool_core/pool_core.cpp:56
_ifconv:227  %r_V_5 = mul i16 %rhs_V, %lhs_V


 <State 43>: 6.41ns
ST_43: p_Val2_s (56)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:469->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:167->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23
_ifconv:43  %p_Val2_s = bitcast double %x_assign to i64

ST_43: p_Result_s (57)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:167->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23
_ifconv:44  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

ST_43: loc_V (58)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:471->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:167->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23
_ifconv:45  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

ST_43: loc_V_1 (59)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:472->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:167->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23
_ifconv:46  %loc_V_1 = trunc i64 %p_Val2_s to i52

ST_43: index_V (65)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:181->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23
_ifconv:52  %index_V = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 57) nounwind

ST_43: tmp_6_i (66)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:182->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23
_ifconv:53  %tmp_6_i = zext i6 %index_V to i32

ST_43: mask_table1_addr (67)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:182->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23
_ifconv:54  %mask_table1_addr = getelementptr [64 x i52]* @mask_table1, i32 0, i32 %tmp_6_i

ST_43: mask (68)  [2/2] 2.39ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:182->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23
_ifconv:55  %mask = load i52* %mask_table1_addr, align 8

ST_43: tmp_27 (72)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:186->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23
_ifconv:59  %tmp_27 = trunc i64 %p_Val2_s to i63

ST_43: tmp_39 (241)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:56
_ifconv:228  %tmp_39 = zext i16 %r_V_5 to i32

ST_43: tmp_40 (242)  [6/6] 6.41ns  loc: pool_core/pool_core.cpp:56
_ifconv:229  %tmp_40 = sitofp i32 %tmp_39 to float


 <State 44>: 8.53ns
ST_44: tmp_i (60)  [1/1] 2.11ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:169->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23
_ifconv:47  %tmp_i = icmp ult i11 %loc_V, 1023

ST_44: tmp_3_i (61)  [1/1] 2.11ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:175->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23
_ifconv:48  %tmp_3_i = icmp ugt i11 %loc_V, -973

ST_44: tmp_4_i (62)  [1/1] 2.64ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:170->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23
_ifconv:49  %tmp_4_i = icmp eq i52 %loc_V_1, 0

ST_44: tmp_9_i (63)  [1/1] 2.11ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:170->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23
_ifconv:50  %tmp_9_i = icmp eq i11 %loc_V, 0

ST_44: or_cond_i (64)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:170->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23 (grouped into LUT with out node sel_tmp2_i)
_ifconv:51  %or_cond_i = and i1 %tmp_4_i, %tmp_9_i

ST_44: mask (68)  [1/2] 2.39ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:182->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23
_ifconv:55  %mask = load i52* %mask_table1_addr, align 8

ST_44: mask_i_cast (69)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:182->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23
_ifconv:56  %mask_i_cast = zext i52 %mask to i64

ST_44: p_Result_13 (70)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls_math.h:256->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23 (grouped into LUT with out node sel_tmp2_i)
_ifconv:57  %p_Result_13 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %p_Result_s, i63 0) nounwind

ST_44: ret_i_i_i_i (71)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls_math.h:256->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:173->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23 (grouped into LUT with out node sel_tmp2_i)
_ifconv:58  %ret_i_i_i_i = bitcast i64 %p_Result_13 to double

ST_44: p_Result_14 (73)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:186->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23
_ifconv:60  %p_Result_14 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_27) nounwind

ST_44: p_Val2_8 (74)  [1/1] 3.40ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:186->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23
_ifconv:61  %p_Val2_8 = add i64 %p_Result_14, %mask_i_cast

ST_44: p_Result_15 (75)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:186->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23 (grouped into LUT with out node ret_i_i_i)
_ifconv:62  %p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_8, i32 63)

ST_44: loc_V_2 (76)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:186->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23 (grouped into LUT with out node ret_i_i_i)
_ifconv:63  %loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_8, i32 52, i32 62) nounwind

ST_44: loc_V_3 (77)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:186->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23 (grouped into LUT with out node ret_i_i_i)
_ifconv:64  %loc_V_3 = trunc i64 %p_Val2_8 to i52

ST_44: xs_exp_V (78)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:488->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:190->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23 (grouped into LUT with out node ret_i_i_i)
_ifconv:65  %xs_exp_V = select i1 %p_Result_s, i11 %loc_V, i11 %loc_V_2

ST_44: xs_sign_V (79)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:487->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:190->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23 (grouped into LUT with out node ret_i_i_i)
_ifconv:66  %xs_sign_V = or i1 %p_Result_s, %p_Result_15

ST_44: xs_sig_V_1 (80)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:167->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23 (grouped into LUT with out node ret_i_i_i)
_ifconv:67  %xs_sig_V_1 = select i1 %p_Result_s, i52 %loc_V_1, i52 %loc_V_3

ST_44: tmp_5_i (81)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:189->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23 (grouped into LUT with out node ret_i_i_i)
_ifconv:68  %tmp_5_i = xor i52 %mask, -1

ST_44: xs_sig_V (82)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:189->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23 (grouped into LUT with out node ret_i_i_i)
_ifconv:69  %xs_sig_V = and i52 %xs_sig_V_1, %tmp_5_i

ST_44: p_Result_16 (83)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:489->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:190->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23 (grouped into LUT with out node ret_i_i_i)
_ifconv:70  %p_Result_16 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %xs_sign_V, i11 %xs_exp_V, i52 %xs_sig_V) nounwind

ST_44: ret_i_i_i (84)  [1/1] 1.37ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:190->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:71  %ret_i_i_i = bitcast i64 %p_Result_16 to double

ST_44: sel_tmp_i (85)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:167->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23 (grouped into LUT with out node sel_tmp2_i)
_ifconv:72  %sel_tmp_i = or i1 %p_Result_s, %or_cond_i

ST_44: sel_tmp1_i (86)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:167->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23 (grouped into LUT with out node sel_tmp2_i)
_ifconv:73  %sel_tmp1_i = and i1 %sel_tmp_i, %tmp_i

ST_44: sel_tmp2_i (87)  [1/1] 1.37ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:167->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:74  %sel_tmp2_i = select i1 %sel_tmp1_i, double %ret_i_i_i_i, double 1.000000e+00

ST_44: sel_tmp5_demorgan_i (88)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:169->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23 (grouped into LUT with out node sel_tmp6_i)
_ifconv:75  %sel_tmp5_demorgan_i = or i1 %tmp_i, %tmp_3_i

ST_44: sel_tmp6_i (89)  [1/1] 1.37ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:169->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:76  %sel_tmp6_i = select i1 %sel_tmp5_demorgan_i, double %sel_tmp2_i, double %ret_i_i_i

ST_44: tmp_40 (242)  [5/6] 6.41ns  loc: pool_core/pool_core.cpp:56
_ifconv:229  %tmp_40 = sitofp i32 %tmp_39 to float


 <State 45>: 8.06ns
ST_45: sel_tmp7_i (90)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:169->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23 (grouped into LUT with out node v_assign)
_ifconv:77  %sel_tmp7_i = xor i1 %tmp_i, true

ST_45: sel_tmp8_i (91)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:175->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23 (grouped into LUT with out node v_assign)
_ifconv:78  %sel_tmp8_i = and i1 %tmp_3_i, %sel_tmp7_i

ST_45: v_assign (92)  [1/1] 1.37ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:175->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:79  %v_assign = select i1 %sel_tmp8_i, double %x_assign, double %sel_tmp6_i

ST_45: ireg_V (93)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:80  %ireg_V = bitcast double %v_assign to i64

ST_45: tmp_38 (94)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:81  %tmp_38 = trunc i64 %ireg_V to i63

ST_45: isneg (95)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:82  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

ST_45: exp_tmp_V (96)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:83  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

ST_45: tmp_9 (97)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:84  %tmp_9 = zext i11 %exp_tmp_V to i12

ST_45: exp_V (98)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23
_ifconv:85  %exp_V = add i12 -1023, %tmp_9

ST_45: tmp_48 (99)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:86  %tmp_48 = trunc i64 %ireg_V to i52

ST_45: tmp_1 (100)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:87  %tmp_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_48)

ST_45: p_Result_17 (101)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:88  %p_Result_17 = zext i53 %tmp_1 to i54

ST_45: man_V_1 (102)  [1/1] 3.16ns  loc: pool_core/pool_core.cpp:23
_ifconv:89  %man_V_1 = sub i54 0, %p_Result_17

ST_45: tmp_10 (104)  [1/1] 2.70ns  loc: pool_core/pool_core.cpp:23
_ifconv:91  %tmp_10 = icmp eq i63 %tmp_38, 0

ST_45: F2 (105)  [1/1] 1.84ns  loc: pool_core/pool_core.cpp:23
_ifconv:92  %F2 = sub i12 1075, %tmp_9

ST_45: tmp_57 (106)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:93  %tmp_57 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %F2, i32 1, i32 11)

ST_45: QUAN_INC (107)  [1/1] 2.11ns  loc: pool_core/pool_core.cpp:23
_ifconv:94  %QUAN_INC = icmp sgt i11 %tmp_57, 0

ST_45: tmp_11 (108)  [1/1] 1.84ns  loc: pool_core/pool_core.cpp:23
_ifconv:95  %tmp_11 = add i12 -1, %F2

ST_45: tmp_12 (109)  [1/1] 1.84ns  loc: pool_core/pool_core.cpp:23
_ifconv:96  %tmp_12 = sub i12 1, %F2

ST_45: sh_amt (110)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23
_ifconv:97  %sh_amt = select i1 %QUAN_INC, i12 %tmp_11, i12 %tmp_12

ST_45: tmp_21 (124)  [1/1] 2.14ns  loc: pool_core/pool_core.cpp:23
_ifconv:111  %tmp_21 = icmp sgt i12 %tmp_11, 54

ST_45: tmp67_cast_cast (147)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23
_ifconv:134  %tmp67_cast_cast = select i1 %QUAN_INC, i12 2, i12 1

ST_45: tmp_24 (148)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23
_ifconv:135  %tmp_24 = add i12 %exp_V, %tmp67_cast_cast

ST_45: tmp_78 (149)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:136  %tmp_78 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %tmp_24, i32 1, i32 11)

ST_45: tmp_40 (242)  [4/6] 6.41ns  loc: pool_core/pool_core.cpp:56
_ifconv:229  %tmp_40 = sitofp i32 %tmp_39 to float


 <State 46>: 8.05ns
ST_46: p_Val2_16 (103)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23
_ifconv:90  %p_Val2_16 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_17

ST_46: sh_amt_cast (111)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:98  %sh_amt_cast = sext i12 %sh_amt to i32

ST_46: tmp_13 (112)  [1/1] 2.14ns  loc: pool_core/pool_core.cpp:23
_ifconv:99  %tmp_13 = icmp eq i12 %F2, 1

ST_46: tmp_59 (113)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:100  %tmp_59 = trunc i54 %p_Val2_16 to i3

ST_46: tmp_15 (114)  [1/1] 2.14ns  loc: pool_core/pool_core.cpp:23
_ifconv:101  %tmp_15 = icmp ult i12 %sh_amt, 54

ST_46: tmp_16 (115)  [1/1] 2.14ns  loc: pool_core/pool_core.cpp:23
_ifconv:102  %tmp_16 = icmp ult i12 %sh_amt, 3

ST_46: tmp_17 (116)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node p_Val2_5)
_ifconv:103  %tmp_17 = zext i32 %sh_amt_cast to i54

ST_46: tmp_18 (117)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node p_Val2_5)
_ifconv:104  %tmp_18 = ashr i54 %p_Val2_16, %tmp_17

ST_46: tmp_67 (118)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node p_Val2_5)
_ifconv:105  %tmp_67 = trunc i54 %tmp_18 to i3

ST_46: p_5 (119)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node p_Val2_5)
_ifconv:106  %p_5 = select i1 %isneg, i3 -1, i3 0

ST_46: p_Val2_5 (123)  [1/1] 3.56ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:110  %p_Val2_5 = select i1 %tmp_15, i3 %tmp_67, i3 %p_5

ST_46: tmp_22 (125)  [1/1] 1.84ns  loc: pool_core/pool_core.cpp:23
_ifconv:112  %tmp_22 = add i12 -2, %F2

ST_46: tmp_27_cast (126)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node p_Val2_6)
_ifconv:113  %tmp_27_cast = sext i12 %tmp_22 to i32

ST_46: tmp_75 (127)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node p_Val2_6)
_ifconv:114  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_16, i32 %tmp_27_cast)

ST_46: qb (128)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node p_Val2_6)
_ifconv:115  %qb = select i1 %tmp_21, i1 %isneg, i1 %tmp_75

ST_46: tmp_76 (129)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:116  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %p_Val2_5, i32 2)

ST_46: tmp_23 (130)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node p_Val2_6)
_ifconv:117  %tmp_23 = zext i1 %qb to i3

ST_46: p_Val2_6 (131)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:118  %p_Val2_6 = add i3 %tmp_23, %p_Val2_5

ST_46: tmp_77 (132)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:119  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %p_Val2_6, i32 2)

ST_46: sel_tmp1 (134)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node sel_tmp2)
_ifconv:121  %sel_tmp1 = xor i1 %tmp_13, true

ST_46: sel_tmp2 (135)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:122  %sel_tmp2 = and i1 %QUAN_INC, %sel_tmp1

ST_46: sel_tmp5 (141)  [1/1] 2.14ns  loc: pool_core/pool_core.cpp:23
_ifconv:128  %sel_tmp5 = icmp slt i12 %F2, 1

ST_46: sel_tmp6 (142)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23
_ifconv:129  %sel_tmp6 = and i1 %sel_tmp5, %tmp_16

ST_46: icmp (150)  [1/1] 2.11ns  loc: pool_core/pool_core.cpp:23
_ifconv:137  %icmp = icmp sgt i11 %tmp_78, 0

ST_46: pos1 (151)  [1/1] 1.84ns  loc: pool_core/pool_core.cpp:23
_ifconv:138  %pos1 = add i12 2, %F2

ST_46: pos1_cast (152)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node Range1_all_ones_1)
_ifconv:139  %pos1_cast = sext i12 %pos1 to i32

ST_46: pos2 (153)  [1/1] 1.84ns  loc: pool_core/pool_core.cpp:23
_ifconv:140  %pos2 = add i12 3, %F2

ST_46: pos2_cast (154)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:141  %pos2_cast = sext i12 %pos2 to i32

ST_46: tmp_25 (156)  [1/1] 2.14ns  loc: pool_core/pool_core.cpp:23
_ifconv:143  %tmp_25 = icmp slt i12 %pos1, 54

ST_46: tmp_80 (157)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:144  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)

ST_46: rev (158)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23
_ifconv:145  %rev = xor i1 %tmp_80, true

ST_46: tmp_26 (159)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node Range1_all_ones_1)
_ifconv:146  %tmp_26 = zext i32 %pos1_cast to i54

ST_46: tmp_28 (160)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node Range1_all_ones_1)
_ifconv:147  %tmp_28 = ashr i54 %p_Val2_16, %tmp_26

ST_46: lD (161)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node Range1_all_ones_1)
_ifconv:148  %lD = trunc i54 %tmp_28 to i1

ST_46: tmp10 (162)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node Range1_all_ones_1)
_ifconv:149  %tmp10 = and i1 %lD, %rev

ST_46: Range1_all_ones_1 (163)  [1/1] 3.56ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:150  %Range1_all_ones_1 = and i1 %tmp10, %tmp_25

ST_46: tmp_82 (164)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:151  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)

ST_46: tmp_29 (166)  [1/1] 2.14ns  loc: pool_core/pool_core.cpp:23
_ifconv:153  %tmp_29 = icmp slt i12 %pos2, 54

ST_46: tmp_30 (168)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:155  %tmp_30 = zext i32 %pos2_cast to i54

ST_46: Range2_V_1 (169)  [1/1] 3.56ns  loc: pool_core/pool_core.cpp:23
_ifconv:156  %Range2_V_1 = lshr i54 %p_Val2_16, %tmp_30

ST_46: r_V (170)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node Range2_all_ones)
_ifconv:157  %r_V = lshr i54 -1, %tmp_30

ST_46: Range2_all_ones (171)  [1/1] 2.65ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:158  %Range2_all_ones = icmp eq i54 %Range2_V_1, %r_V

ST_46: tmp_31 (175)  [1/1] 2.65ns  loc: pool_core/pool_core.cpp:23
_ifconv:162  %tmp_31 = icmp eq i54 %Range2_V_1, 0

ST_46: tmp_32 (178)  [1/1] 2.14ns  loc: pool_core/pool_core.cpp:23
_ifconv:165  %tmp_32 = icmp eq i12 %pos2, 54

ST_46: Range1_all_zeros_1 (179)  [1/1] 2.65ns  loc: pool_core/pool_core.cpp:23
_ifconv:166  %Range1_all_zeros_1 = icmp eq i54 %p_Val2_16, 0

ST_46: tmp_33_not (181)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node sel_tmp11)
_ifconv:168  %tmp_33_not = xor i1 %tmp_29, true

ST_46: sel_tmp10 (182)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node sel_tmp11)
_ifconv:169  %sel_tmp10 = or i1 %tmp_80, %tmp_33_not

ST_46: sel_tmp11 (183)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:170  %sel_tmp11 = and i1 %tmp_32, %sel_tmp10

ST_46: tmp_40 (242)  [3/6] 6.41ns  loc: pool_core/pool_core.cpp:56
_ifconv:229  %tmp_40 = sitofp i32 %tmp_39 to float


 <State 47>: 8.22ns
ST_47: tmp_19 (120)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node p_Val2_7)
_ifconv:107  %tmp_19 = sext i3 %tmp_59 to i32

ST_47: tmp_20 (121)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node p_Val2_7)
_ifconv:108  %tmp_20 = shl i32 %tmp_19, %sh_amt_cast

ST_47: tmp_69 (122)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node p_Val2_7)
_ifconv:109  %tmp_69 = trunc i32 %tmp_20 to i3

ST_47: sel_tmp (133)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node sel_tmp4)
_ifconv:120  %sel_tmp = select i1 %tmp_13, i3 %tmp_59, i3 0

ST_47: sel_tmp3 (136)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23
_ifconv:123  %sel_tmp3 = and i1 %sel_tmp2, %tmp_76

ST_47: sel_tmp4 (137)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:124  %sel_tmp4 = select i1 %sel_tmp3, i3 %p_Val2_6, i3 %sel_tmp

ST_47: sel_tmp7 (138)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node sel_tmp9)
_ifconv:125  %sel_tmp7 = xor i1 %tmp_76, true

ST_47: sel_tmp8 (139)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node sel_tmp9)
_ifconv:126  %sel_tmp8 = and i1 %sel_tmp2, %sel_tmp7

ST_47: sel_tmp9 (140)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:127  %sel_tmp9 = select i1 %sel_tmp8, i3 %p_Val2_6, i3 %sel_tmp4

ST_47: p_Val2_7 (143)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:130  %p_Val2_7 = select i1 %sel_tmp6, i3 %tmp_69, i3 %sel_tmp9

ST_47: tmp66_demorgan (144)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node carry_1_i)
_ifconv:131  %tmp66_demorgan = or i1 %tmp_77, %sel_tmp6

ST_47: tmp9 (145)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node carry_1_i)
_ifconv:132  %tmp9 = xor i1 %tmp66_demorgan, true

ST_47: carry_1_i (146)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:133  %carry_1_i = and i1 %sel_tmp3, %tmp9

ST_47: newsignbit (155)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23
_ifconv:142  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %p_Val2_7, i32 2)

ST_47: rev1 (165)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23
_ifconv:152  %rev1 = xor i1 %tmp_82, true

ST_47: or_cond115_i (167)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node Range2_all_ones_1_i)
_ifconv:154  %or_cond115_i = and i1 %tmp_29, %rev1

ST_47: Range2_all_ones_1_i (172)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:159  %Range2_all_ones_1_i = select i1 %or_cond115_i, i1 %Range2_all_ones, i1 %rev1

ST_47: or_cond117_i (173)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23
_ifconv:160  %or_cond117_i = and i1 %tmp_29, %rev

ST_47: Range1_all_ones (174)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node Range1_all_ones_2_i)
_ifconv:161  %Range1_all_ones = and i1 %Range2_all_ones_1_i, %Range1_all_ones_1

ST_47: Range1_all_zeros (176)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23
_ifconv:163  %Range1_all_zeros = xor i1 %Range1_all_ones_1, true

ST_47: p_122_i (177)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node deleted_zeros_not)
_ifconv:164  %p_122_i = and i1 %tmp_31, %Range1_all_zeros

ST_47: p_119_i (180)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node sel_tmp13)
_ifconv:167  %p_119_i = or i1 %Range1_all_zeros_1, %rev

ST_47: sel_tmp12 (184)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node Range1_all_ones_2_i)
_ifconv:171  %sel_tmp12 = select i1 %sel_tmp11, i1 %Range1_all_ones_1, i1 %rev

ST_47: Range1_all_ones_2_i (185)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:172  %Range1_all_ones_2_i = select i1 %or_cond117_i, i1 %Range1_all_ones, i1 %sel_tmp12

ST_47: sel_tmp13 (186)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:173  %sel_tmp13 = select i1 %sel_tmp11, i1 %Range1_all_zeros, i1 %p_119_i

ST_47: Range1_all_zeros_2_i (187)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node deleted_zeros_not)
_ifconv:174  %Range1_all_zeros_2_i = select i1 %or_cond117_i, i1 %p_122_i, i1 %sel_tmp13

ST_47: deleted_zeros (188)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node deleted_zeros_not)
_ifconv:175  %deleted_zeros = select i1 %carry_1_i, i1 %Range1_all_ones_2_i, i1 %Range1_all_zeros_2_i

ST_47: sel_tmp18_not (189)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node carry_1_not_i)
_ifconv:176  %sel_tmp18_not = xor i1 %sel_tmp3, true

ST_47: tmp11 (190)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node carry_1_not_i)
_ifconv:177  %tmp11 = or i1 %sel_tmp6, %sel_tmp18_not

ST_47: carry_1_not_i (191)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:178  %carry_1_not_i = or i1 %tmp11, %tmp_77

ST_47: Range2_all_ones_1_no (192)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node deleted_ones)
_ifconv:179  %Range2_all_ones_1_no = xor i1 %Range2_all_ones_1_i, true

ST_47: brmerge123_i (193)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node deleted_ones)
_ifconv:180  %brmerge123_i = or i1 %carry_1_not_i, %Range2_all_ones_1_no

ST_47: Range1_all_ones_2_mu (194)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node deleted_ones)
_ifconv:181  %Range1_all_ones_2_mu = and i1 %Range1_all_ones_2_i, %carry_1_not_i

ST_47: tmp_83 (195)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node deleted_ones)
_ifconv:182  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)

ST_47: p_120_i (196)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node deleted_ones)
_ifconv:183  %p_120_i = or i1 %tmp_83, %Range1_all_zeros

ST_47: deleted_ones (197)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:184  %deleted_ones = select i1 %brmerge123_i, i1 %Range1_all_ones_2_mu, i1 %p_120_i

ST_47: Range1_all_ones_2_i_41 (198)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node sign_assign)
_ifconv:185  %Range1_all_ones_2_i_41 = and i1 %carry_1_i, %Range1_all_ones_2_i

ST_47: tmp_33 (199)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node sign_assign)
_ifconv:186  %tmp_33 = xor i1 %Range1_all_ones_2_i_41, true

ST_47: sel_tmp14 (200)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23
_ifconv:187  %sel_tmp14 = xor i1 %tmp_25, true

ST_47: deleted_ones_0_i (201)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node brmerge121_demorgan_s)
_ifconv:188  %deleted_ones_0_i = or i1 %deleted_ones, %sel_tmp14

ST_47: tmp12 (202)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node sel_tmp15)
_ifconv:189  %tmp12 = and i1 %newsignbit, %sel_tmp14

ST_47: sel_tmp15 (203)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:190  %sel_tmp15 = and i1 %tmp12, %isneg

ST_47: sel_tmp16 (204)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node sign_assign)
_ifconv:191  %sel_tmp16 = and i1 %tmp_25, %isneg

ST_47: sign_assign (205)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:192  %sign_assign = select i1 %sel_tmp16, i1 %tmp_33, i1 %sel_tmp15

ST_47: deleted_zeros_not (206)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:193  %deleted_zeros_not = xor i1 %deleted_zeros, true

ST_47: deleted_zeros_0_not_s (207)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node overflow)
_ifconv:194  %deleted_zeros_0_not_s = and i1 %tmp_25, %deleted_zeros_not

ST_47: brmerge_i (208)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node overflow)
_ifconv:195  %brmerge_i = or i1 %newsignbit, %deleted_zeros_0_not_s

ST_47: tmp_34 (209)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node overflow)
_ifconv:196  %tmp_34 = xor i1 %isneg, true

ST_47: overflow (210)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:197  %overflow = and i1 %brmerge_i, %tmp_34

ST_47: brmerge121_demorgan_s (211)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:198  %brmerge121_demorgan_s = and i1 %newsignbit, %deleted_ones_0_i

ST_47: tmp_40 (242)  [2/6] 6.41ns  loc: pool_core/pool_core.cpp:56
_ifconv:229  %tmp_40 = sitofp i32 %tmp_39 to float


 <State 48>: 7.65ns
ST_48: tmp_8 (22)  [1/1] 0.00ns
_ifconv:9  %tmp_8 = zext i30 %feature_out3 to i32

ST_48: tmp_14 (24)  [1/1] 0.00ns
_ifconv:11  %tmp_14 = zext i30 %feature_in1 to i32

ST_48: StgValue_348 (25)  [1/1] 0.00ns
_ifconv:12  call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem), !map !1270

ST_48: StgValue_349 (26)  [1/1] 0.00ns
_ifconv:13  call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHin_V), !map !1277

ST_48: StgValue_350 (27)  [1/1] 0.00ns
_ifconv:14  call void (...)* @_ssdm_op_SpecBitsMap(i16 %Hin_V), !map !1283

ST_48: StgValue_351 (28)  [1/1] 0.00ns
_ifconv:15  call void (...)* @_ssdm_op_SpecBitsMap(i16 %Win_V), !map !1287

ST_48: StgValue_352 (29)  [1/1] 0.00ns
_ifconv:16  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Kx_V), !map !1291

ST_48: StgValue_353 (30)  [1/1] 0.00ns
_ifconv:17  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Ky_V), !map !1295

ST_48: StgValue_354 (31)  [1/1] 0.00ns
_ifconv:18  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sx_V), !map !1299

ST_48: StgValue_355 (32)  [1/1] 0.00ns
_ifconv:19  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Sy_V), !map !1303

ST_48: StgValue_356 (33)  [1/1] 0.00ns
_ifconv:20  call void (...)* @_ssdm_op_SpecBitsMap(i2 %mode_V), !map !1307

ST_48: StgValue_357 (34)  [1/1] 0.00ns
_ifconv:21  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @Pool_str) nounwind

ST_48: StgValue_358 (35)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:11
_ifconv:22  call void (...)* @_ssdm_op_SpecInterface(i8 %Sy_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_48: StgValue_359 (36)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:12
_ifconv:23  call void (...)* @_ssdm_op_SpecInterface(i8 %Sx_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_48: StgValue_360 (37)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:13
_ifconv:24  call void (...)* @_ssdm_op_SpecInterface(i32 %feature_out, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_48: StgValue_361 (38)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:14
_ifconv:25  call void (...)* @_ssdm_op_SpecInterface(float* %gmem, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @p_str1, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_48: StgValue_362 (39)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:14
_ifconv:26  call void (...)* @_ssdm_op_SpecInterface(i32 %feature_in, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_48: StgValue_363 (40)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:15
_ifconv:27  call void (...)* @_ssdm_op_SpecInterface(i16 %Win_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_48: StgValue_364 (41)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:16
_ifconv:28  call void (...)* @_ssdm_op_SpecInterface(i8 %Kx_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_48: StgValue_365 (42)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:17
_ifconv:29  call void (...)* @_ssdm_op_SpecInterface(i16 %Hin_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_48: StgValue_366 (43)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:18
_ifconv:30  call void (...)* @_ssdm_op_SpecInterface(i2 %mode_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_48: StgValue_367 (44)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:19
_ifconv:31  call void (...)* @_ssdm_op_SpecInterface(i8 %Ky_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_48: StgValue_368 (45)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:20
_ifconv:32  call void (...)* @_ssdm_op_SpecInterface(i16 %CHin_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_48: StgValue_369 (46)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:21
_ifconv:33  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_48: brmerge121_i (212)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node underflow)
_ifconv:199  %brmerge121_i = xor i1 %brmerge121_demorgan_s, true

ST_48: underflow (213)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:200  %underflow = and i1 %sign_assign, %brmerge121_i

ST_48: brmerge_i_i (214)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node wout_V)
_ifconv:201  %brmerge_i_i = or i1 %underflow, %overflow

ST_48: sign_assign_not (215)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node sel_tmp20)
_ifconv:202  %sign_assign_not = xor i1 %sign_assign, true

ST_48: tmp13 (216)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node sel_tmp20)
_ifconv:203  %tmp13 = or i1 %overflow, %sign_assign_not

ST_48: brmerge (217)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node sel_tmp20)
_ifconv:204  %brmerge = or i1 %tmp13, %brmerge121_demorgan_s

ST_48: p_Val2_12_mux (218)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node wout_V)
_ifconv:205  %p_Val2_12_mux = select i1 %brmerge_i_i, i3 3, i3 %p_Val2_7

ST_48: p_Val2_s_42 (219)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:29 (grouped into LUT with out node sel_tmp17)
_ifconv:206  %p_Val2_s_42 = select i1 %tmp_10, i3 0, i3 -4

ST_48: tmp_35 (220)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:29 (grouped into LUT with out node sel_tmp17)
_ifconv:207  %tmp_35 = or i1 %tmp_10, %underflow

ST_48: sel_tmp17 (221)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:29 (out node of the LUT)
_ifconv:208  %sel_tmp17 = select i1 %tmp_35, i3 %p_Val2_s_42, i3 %p_Val2_7

ST_48: sel_tmp57_demorgan (222)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node sel_tmp18)
_ifconv:209  %sel_tmp57_demorgan = or i1 %tmp_10, %icmp

ST_48: sel_tmp18 (223)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:29 (out node of the LUT)
_ifconv:210  %sel_tmp18 = select i1 %sel_tmp57_demorgan, i3 %sel_tmp17, i3 %p_Val2_7

ST_48: sel_tmp19 (224)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node sel_tmp20)
_ifconv:211  %sel_tmp19 = xor i1 %tmp_10, true

ST_48: tmp37 (225)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:23 (grouped into LUT with out node sel_tmp20)
_ifconv:212  %tmp37 = and i1 %brmerge, %sel_tmp19

ST_48: sel_tmp20 (226)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:23 (out node of the LUT)
_ifconv:213  %sel_tmp20 = and i1 %tmp37, %icmp

ST_48: wout_V (227)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:29 (out node of the LUT)
_ifconv:214  %wout_V = select i1 %sel_tmp20, i3 %p_Val2_12_mux, i3 %sel_tmp18

ST_48: ret_V (228)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:28
_ifconv:215  %ret_V = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %wout_V, i32 1, i32 2)

ST_48: tmp_84 (229)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:28 (grouped into LUT with out node p_1)
_ifconv:216  %tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %wout_V, i32 2)

ST_48: tmp_85 (230)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:28 (grouped into LUT with out node p_1)
_ifconv:217  %tmp_85 = trunc i3 %wout_V to i1

ST_48: ret_V_1 (231)  [1/1] 0.80ns  loc: pool_core/pool_core.cpp:28
_ifconv:218  %ret_V_1 = add i2 1, %ret_V

ST_48: p_s (232)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:28 (grouped into LUT with out node p_1)
_ifconv:219  %p_s = select i1 %tmp_85, i2 %ret_V_1, i2 %ret_V

ST_48: p_1 (233)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:28 (out node of the LUT)
_ifconv:220  %p_1 = select i1 %tmp_84, i2 %p_s, i2 %ret_V

ST_48: Wout_V (234)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:28
_ifconv:221  %Wout_V = sext i2 %p_1 to i16

ST_48: tmp_36 (235)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:28
_ifconv:222  %tmp_36 = zext i16 %Wout_V to i32

ST_48: rhs_V_1 (236)  [1/1] 0.00ns
_ifconv:223  %rhs_V_1 = zext i16 %CHin_V_read to i32

ST_48: tmp_37 (237)  [1/1] 1.36ns  loc: pool_core/pool_core.cpp:35
_ifconv:224  %tmp_37 = icmp eq i2 %mode_V_read, 0

ST_48: tmp_40 (242)  [1/6] 6.41ns  loc: pool_core/pool_core.cpp:56
_ifconv:229  %tmp_40 = sitofp i32 %tmp_39 to float

ST_48: tmp_41 (243)  [1/1] 1.36ns  loc: pool_core/pool_core.cpp:38
_ifconv:230  %tmp_41 = icmp eq i2 %mode_V_read, 1

ST_48: sum (244)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:35 (grouped into LUT with out node p_sum)
_ifconv:231  %sum = select i1 %tmp_37, float 0.000000e+00, float 0x4376345780000000

ST_48: tmp_42 (245)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:35 (grouped into LUT with out node p_sum)
_ifconv:232  %tmp_42 = or i1 %tmp_37, %tmp_41

ST_48: p_sum (246)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:35 (out node of the LUT)
_ifconv:233  %p_sum = select i1 %tmp_42, float %sum, float 0xC376345780000000

ST_48: tmp48 (247)  [1/1] 6.38ns  loc: pool_core/pool_core.cpp:49
_ifconv:234  %tmp48 = mul i32 %tmp_s, %rhs_V_1

ST_48: StgValue_402 (248)  [1/1] 1.57ns  loc: pool_core/pool_core.cpp:30
_ifconv:235  br label %.loopexit


 <State 49>: 2.28ns
ST_49: op_assign_s (250)  [1/1] 0.00ns
.loopexit:0  %op_assign_s = phi i16 [ 0, %_ifconv ], [ %c, %.loopexit.loopexit ]

ST_49: i_op_assign_18_cast (251)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:30
.loopexit:1  %i_op_assign_18_cast = zext i16 %op_assign_s to i32

ST_49: exitcond4 (252)  [1/1] 2.28ns  loc: pool_core/pool_core.cpp:30
.loopexit:2  %exitcond4 = icmp eq i16 %op_assign_s, %CHin_V_read

ST_49: empty (253)  [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)

ST_49: c (254)  [1/1] 1.96ns  loc: pool_core/pool_core.cpp:30
.loopexit:4  %c = add i16 %op_assign_s, 1

ST_49: StgValue_408 (255)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:30
.loopexit:5  br i1 %exitcond4, label %6, label %.preheader1064.preheader

ST_49: StgValue_409 (257)  [1/1] 1.57ns
.preheader1064.preheader:0  br label %.preheader1064

ST_49: StgValue_410 (392)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:59
:0  ret void


 <State 50>: 6.38ns
ST_50: i_op_assign_s (259)  [1/1] 0.00ns
.preheader1064:0  %i_op_assign_s = phi i16 [ %i, %.preheader1064.loopexit ], [ 0, %.preheader1064.preheader ]

ST_50: phi_mul8 (260)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:45
.preheader1064:1  %phi_mul8 = phi i16 [ %next_mul9, %.preheader1064.loopexit ], [ 0, %.preheader1064.preheader ]

ST_50: next_mul9 (261)  [1/1] 1.96ns  loc: pool_core/pool_core.cpp:45
.preheader1064:2  %next_mul9 = add i16 %phi_mul8, %rhs_V

ST_50: i_op_assign_14_cast (262)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:31
.preheader1064:3  %i_op_assign_14_cast = zext i16 %i_op_assign_s to i32

ST_50: exitcond1 (263)  [1/1] 2.28ns  loc: pool_core/pool_core.cpp:31
.preheader1064:4  %exitcond1 = icmp eq i16 %i_op_assign_s, %Wout_V

ST_50: empty_43 (264)  [1/1] 0.00ns
.preheader1064:5  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)

ST_50: i (265)  [1/1] 1.96ns  loc: pool_core/pool_core.cpp:31
.preheader1064:6  %i = add i16 %i_op_assign_s, 1

ST_50: StgValue_418 (266)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:31
.preheader1064:7  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader1063.preheader

ST_50: p_4 (268)  [1/1] 6.38ns  loc: pool_core/pool_core.cpp:57
.preheader1063.preheader:0  %p_4 = mul i32 %i_op_assign_14_cast, %tmp_36

ST_50: StgValue_420 (269)  [1/1] 1.57ns  loc: pool_core/pool_core.cpp:32
.preheader1063.preheader:1  br label %.preheader1063

ST_50: StgValue_421 (390)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 51>: 2.28ns
ST_51: i_op_assign_2 (271)  [1/1] 0.00ns
.preheader1063:0  %i_op_assign_2 = phi i16 [ %j, %._crit_edge1069 ], [ 0, %.preheader1063.preheader ]

ST_51: phi_mul (272)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:46
.preheader1063:1  %phi_mul = phi i16 [ %next_mul, %._crit_edge1069 ], [ 0, %.preheader1063.preheader ]

ST_51: next_mul (273)  [1/1] 1.96ns  loc: pool_core/pool_core.cpp:46
.preheader1063:2  %next_mul = add i16 %phi_mul, %lhs_V

ST_51: i_op_assign_16_cast (274)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:32
.preheader1063:3  %i_op_assign_16_cast = zext i16 %i_op_assign_2 to i32

ST_51: exitcond (275)  [1/1] 2.28ns  loc: pool_core/pool_core.cpp:32
.preheader1063:4  %exitcond = icmp eq i16 %i_op_assign_2, %Wout_V

ST_51: empty_44 (276)  [1/1] 0.00ns
.preheader1063:5  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)

ST_51: j (277)  [1/1] 1.96ns  loc: pool_core/pool_core.cpp:32
.preheader1063:6  %j = add i16 %i_op_assign_2, 1

ST_51: StgValue_429 (278)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:32
.preheader1063:7  br i1 %exitcond, label %.preheader1064.loopexit, label %.preheader1062.preheader

ST_51: StgValue_430 (280)  [1/1] 1.57ns  loc: pool_core/pool_core.cpp:42
.preheader1062.preheader:0  br label %.preheader1062

ST_51: StgValue_431 (388)  [1/1] 0.00ns
.preheader1064.loopexit:0  br label %.preheader1064


 <State 52>: 8.04ns
ST_52: i_op_assign_1 (282)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:49
.preheader1062:0  %i_op_assign_1 = phi float [ %sum_3, %.preheader1062.loopexit ], [ %p_sum, %.preheader1062.preheader ]

ST_52: i_op_assign_3 (283)  [1/1] 0.00ns
.preheader1062:1  %i_op_assign_3 = phi i8 [ %ii, %.preheader1062.loopexit ], [ 0, %.preheader1062.preheader ]

ST_52: exitcond2 (284)  [1/1] 2.00ns  loc: pool_core/pool_core.cpp:42
.preheader1062:2  %exitcond2 = icmp eq i8 %i_op_assign_3, %Ky_V_read

ST_52: empty_45 (285)  [1/1] 0.00ns
.preheader1062:3  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)

ST_52: ii (286)  [1/1] 1.72ns  loc: pool_core/pool_core.cpp:42
.preheader1062:4  %ii = add i8 %i_op_assign_3, 1

ST_52: StgValue_437 (287)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:42
.preheader1062:5  br i1 %exitcond2, label %4, label %.preheader.preheader

ST_52: tmp_43 (289)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:45
.preheader.preheader:0  %tmp_43 = zext i8 %i_op_assign_3 to i16

ST_52: h_V (290)  [1/1] 1.96ns  loc: pool_core/pool_core.cpp:45
.preheader.preheader:1  %h_V = add i16 %tmp_43, %phi_mul8

ST_52: lhs_V_1 (291)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:49
.preheader.preheader:2  %lhs_V_1 = sext i16 %h_V to i32

ST_52: tmp_44 (292)  [3/3] 6.08ns  loc: pool_core/pool_core.cpp:49
.preheader.preheader:3  %tmp_44 = mul i32 %tmp48, %lhs_V_1

ST_52: StgValue_442 (372)  [1/1] 1.57ns  loc: pool_core/pool_core.cpp:55
:0  br i1 %tmp_37, label %5, label %._crit_edge1069

ST_52: sum_1 (374)  [16/16] 6.08ns  loc: pool_core/pool_core.cpp:56
:0  %sum_1 = fdiv float %i_op_assign_1, %tmp_40


 <State 53>: 6.08ns
ST_53: tmp_44 (292)  [2/3] 6.08ns  loc: pool_core/pool_core.cpp:49
.preheader.preheader:3  %tmp_44 = mul i32 %tmp48, %lhs_V_1


 <State 54>: 8.52ns
ST_54: tmp_44 (292)  [1/3] 6.08ns  loc: pool_core/pool_core.cpp:49
.preheader.preheader:3  %tmp_44 = mul i32 %tmp48, %lhs_V_1

ST_54: tmp_45 (293)  [1/1] 2.44ns  loc: pool_core/pool_core.cpp:49
.preheader.preheader:4  %tmp_45 = add i32 %tmp_44, %i_op_assign_18_cast

ST_54: StgValue_447 (294)  [1/1] 1.57ns  loc: pool_core/pool_core.cpp:43
.preheader.preheader:5  br label %.preheader


 <State 55>: 2.00ns
ST_55: sum_3 (296)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:35
.preheader:0  %sum_3 = phi float [ %i_op_assign_1, %.preheader.preheader ], [ %sum_3_be, %.preheader.backedge ]

ST_55: i_op_assign_4 (297)  [1/1] 0.00ns
.preheader:1  %i_op_assign_4 = phi i8 [ 0, %.preheader.preheader ], [ %jj, %.preheader.backedge ]

ST_55: exitcond3 (298)  [1/1] 2.00ns  loc: pool_core/pool_core.cpp:43
.preheader:2  %exitcond3 = icmp eq i8 %i_op_assign_4, %Kx_V_read

ST_55: empty_46 (299)  [1/1] 0.00ns
.preheader:3  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)

ST_55: jj (300)  [1/1] 1.72ns  loc: pool_core/pool_core.cpp:43
.preheader:4  %jj = add i8 %i_op_assign_4, 1

ST_55: StgValue_453 (301)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:43
.preheader:5  br i1 %exitcond3, label %.preheader1062.loopexit, label %0

ST_55: tmp_47 (303)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:46
:0  %tmp_47 = zext i8 %i_op_assign_4 to i16

ST_55: w_V (304)  [1/1] 1.96ns  loc: pool_core/pool_core.cpp:46
:1  %w_V = add i16 %phi_mul, %tmp_47

ST_55: StgValue_456 (305)  [1/1] 1.88ns  loc: pool_core/pool_core.cpp:47
:2  switch i2 %mode_V_read, label %.preheader.backedge [
    i2 0, label %1
    i2 1, label %2
    i2 -2, label %3
  ]

ST_55: StgValue_457 (370)  [1/1] 0.00ns
.preheader1062.loopexit:0  br label %.preheader1062


 <State 56>: 8.82ns
ST_56: lhs_V_4 (307)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:51
:0  %lhs_V_4 = sext i16 %w_V to i32

ST_56: r_V_4 (308)  [1/1] 3.36ns  loc: pool_core/pool_core.cpp:51
:1  %r_V_4 = mul nsw i32 %lhs_V_4, %rhs_V_1

ST_56: tmp_60 (309)  [1/1] 3.02ns  loc: pool_core/pool_core.cpp:51
:2  %tmp_60 = add i32 %r_V_4, %tmp_45

ST_56: feature_in2_sum (310)  [1/1] 2.44ns  loc: pool_core/pool_core.cpp:51
:3  %feature_in2_sum = add i32 %tmp_60, %tmp_14

ST_56: lhs_V_3 (332)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:50
:0  %lhs_V_3 = sext i16 %w_V to i32

ST_56: r_V_3 (333)  [1/1] 3.36ns  loc: pool_core/pool_core.cpp:50
:1  %r_V_3 = mul nsw i32 %lhs_V_3, %rhs_V_1

ST_56: tmp_50 (334)  [1/1] 3.02ns  loc: pool_core/pool_core.cpp:50
:2  %tmp_50 = add i32 %r_V_3, %tmp_45

ST_56: feature_in2_sum5 (335)  [1/1] 2.44ns  loc: pool_core/pool_core.cpp:50
:3  %feature_in2_sum5 = add i32 %tmp_50, %tmp_14


 <State 57>: 8.75ns
ST_57: gmem_addr_3 (311)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:51
:4  %gmem_addr_3 = getelementptr inbounds float* %gmem, i32 %feature_in2_sum

ST_57: gmem_load_2_req (312)  [7/7] 8.75ns  loc: pool_core/pool_core.cpp:51
:5  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

ST_57: gmem_addr_2 (336)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:50
:4  %gmem_addr_2 = getelementptr inbounds float* %gmem, i32 %feature_in2_sum5

ST_57: gmem_load_1_req (337)  [7/7] 8.75ns  loc: pool_core/pool_core.cpp:50
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)


 <State 58>: 8.75ns
ST_58: gmem_load_2_req (312)  [6/7] 8.75ns  loc: pool_core/pool_core.cpp:51
:5  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

ST_58: gmem_load_1_req (337)  [6/7] 8.75ns  loc: pool_core/pool_core.cpp:50
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)


 <State 59>: 8.75ns
ST_59: gmem_load_2_req (312)  [5/7] 8.75ns  loc: pool_core/pool_core.cpp:51
:5  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

ST_59: gmem_load_1_req (337)  [5/7] 8.75ns  loc: pool_core/pool_core.cpp:50
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)


 <State 60>: 8.75ns
ST_60: gmem_load_2_req (312)  [4/7] 8.75ns  loc: pool_core/pool_core.cpp:51
:5  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

ST_60: gmem_load_1_req (337)  [4/7] 8.75ns  loc: pool_core/pool_core.cpp:50
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)


 <State 61>: 8.75ns
ST_61: gmem_load_2_req (312)  [3/7] 8.75ns  loc: pool_core/pool_core.cpp:51
:5  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

ST_61: gmem_load_1_req (337)  [3/7] 8.75ns  loc: pool_core/pool_core.cpp:50
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)


 <State 62>: 8.75ns
ST_62: gmem_load_2_req (312)  [2/7] 8.75ns  loc: pool_core/pool_core.cpp:51
:5  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

ST_62: gmem_load_1_req (337)  [2/7] 8.75ns  loc: pool_core/pool_core.cpp:50
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)


 <State 63>: 8.75ns
ST_63: gmem_load_2_req (312)  [1/7] 8.75ns  loc: pool_core/pool_core.cpp:51
:5  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

ST_63: gmem_load_1_req (337)  [1/7] 8.75ns  loc: pool_core/pool_core.cpp:50
:5  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)


 <State 64>: 8.75ns
ST_64: gmem_addr_3_read (313)  [1/1] 8.75ns  loc: pool_core/pool_core.cpp:51
:6  %gmem_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_3)

ST_64: gmem_addr_2_read (338)  [1/1] 8.75ns  loc: pool_core/pool_core.cpp:50
:6  %gmem_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_2)


 <State 65>: 6.79ns
ST_65: tmp_66 (327)  [1/1] 6.79ns  loc: pool_core/pool_core.cpp:51
:20  %tmp_66 = fcmp ogt float %sum_3, %gmem_addr_3_read

ST_65: tmp_56 (352)  [1/1] 6.79ns  loc: pool_core/pool_core.cpp:50
:20  %tmp_56 = fcmp ogt float %sum_3, %gmem_addr_2_read


 <State 66>: 6.70ns
ST_66: sum_3_to_int1 (314)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:35
:7  %sum_3_to_int1 = bitcast float %sum_3 to i32

ST_66: tmp_61 (315)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:35
:8  %tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sum_3_to_int1, i32 23, i32 30)

ST_66: tmp_88 (316)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:35
:9  %tmp_88 = trunc i32 %sum_3_to_int1 to i23

ST_66: feature_in_load_2_to (317)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:51
:10  %feature_in_load_2_to = bitcast float %gmem_addr_3_read to i32

ST_66: tmp_62 (318)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:51
:11  %tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %feature_in_load_2_to, i32 23, i32 30)

ST_66: tmp_89 (319)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:51
:12  %tmp_89 = trunc i32 %feature_in_load_2_to to i23

ST_66: notlhs (320)  [1/1] 2.00ns  loc: pool_core/pool_core.cpp:35
:13  %notlhs = icmp ne i8 %tmp_61, -1

ST_66: notrhs (321)  [1/1] 2.39ns  loc: pool_core/pool_core.cpp:35
:14  %notrhs = icmp eq i23 %tmp_88, 0

ST_66: tmp_63 (322)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:35 (grouped into LUT with out node tmp_68)
:15  %tmp_63 = or i1 %notrhs, %notlhs

ST_66: notlhs3 (323)  [1/1] 2.00ns  loc: pool_core/pool_core.cpp:51
:16  %notlhs3 = icmp ne i8 %tmp_62, -1

ST_66: notrhs3 (324)  [1/1] 2.39ns  loc: pool_core/pool_core.cpp:51
:17  %notrhs3 = icmp eq i23 %tmp_89, 0

ST_66: tmp_64 (325)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:51 (grouped into LUT with out node tmp_68)
:18  %tmp_64 = or i1 %notrhs3, %notlhs3

ST_66: tmp_65 (326)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:35 (grouped into LUT with out node tmp_68)
:19  %tmp_65 = and i1 %tmp_63, %tmp_64

ST_66: tmp_68 (328)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:51 (out node of the LUT)
:21  %tmp_68 = and i1 %tmp_65, %tmp_66

ST_66: sum_3_feature_in_loa (329)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:51 (out node of the LUT)
:22  %sum_3_feature_in_loa = select i1 %tmp_68, float %sum_3, float %gmem_addr_3_read

ST_66: StgValue_501 (330)  [1/1] 1.57ns  loc: pool_core/pool_core.cpp:51
:23  br label %.preheader.backedge

ST_66: sum_3_to_int (339)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:35
:7  %sum_3_to_int = bitcast float %sum_3 to i32

ST_66: tmp_51 (340)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:35
:8  %tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sum_3_to_int, i32 23, i32 30)

ST_66: tmp_86 (341)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:35
:9  %tmp_86 = trunc i32 %sum_3_to_int to i23

ST_66: feature_in_load_1_to (342)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:50
:10  %feature_in_load_1_to = bitcast float %gmem_addr_2_read to i32

ST_66: tmp_52 (343)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:50
:11  %tmp_52 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %feature_in_load_1_to, i32 23, i32 30)

ST_66: tmp_87 (344)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:50
:12  %tmp_87 = trunc i32 %feature_in_load_1_to to i23

ST_66: notlhs1 (345)  [1/1] 2.00ns  loc: pool_core/pool_core.cpp:35
:13  %notlhs1 = icmp ne i8 %tmp_51, -1

ST_66: notrhs1 (346)  [1/1] 2.39ns  loc: pool_core/pool_core.cpp:35
:14  %notrhs1 = icmp eq i23 %tmp_86, 0

ST_66: tmp_53 (347)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:35 (grouped into LUT with out node tmp_58)
:15  %tmp_53 = or i1 %notrhs1, %notlhs1

ST_66: notlhs2 (348)  [1/1] 2.00ns  loc: pool_core/pool_core.cpp:50
:16  %notlhs2 = icmp ne i8 %tmp_52, -1

ST_66: notrhs2 (349)  [1/1] 2.39ns  loc: pool_core/pool_core.cpp:50
:17  %notrhs2 = icmp eq i23 %tmp_87, 0

ST_66: tmp_54 (350)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:50 (grouped into LUT with out node tmp_58)
:18  %tmp_54 = or i1 %notrhs2, %notlhs2

ST_66: tmp_55 (351)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:35 (grouped into LUT with out node tmp_58)
:19  %tmp_55 = and i1 %tmp_53, %tmp_54

ST_66: tmp_58 (353)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:50 (out node of the LUT)
:21  %tmp_58 = and i1 %tmp_55, %tmp_56

ST_66: feature_in_load_1_su (354)  [1/1] 1.37ns  loc: pool_core/pool_core.cpp:50 (out node of the LUT)
:22  %feature_in_load_1_su = select i1 %tmp_58, float %gmem_addr_2_read, float %sum_3

ST_66: StgValue_517 (355)  [1/1] 1.57ns  loc: pool_core/pool_core.cpp:50
:23  br label %.preheader.backedge


 <State 67>: 8.82ns
ST_67: lhs_V_2 (357)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:49
:0  %lhs_V_2 = sext i16 %w_V to i32

ST_67: r_V_2 (358)  [1/1] 3.36ns  loc: pool_core/pool_core.cpp:49
:1  %r_V_2 = mul nsw i32 %lhs_V_2, %rhs_V_1

ST_67: tmp_49 (359)  [1/1] 3.02ns  loc: pool_core/pool_core.cpp:49
:2  %tmp_49 = add i32 %r_V_2, %tmp_45

ST_67: feature_in2_sum6 (360)  [1/1] 2.44ns  loc: pool_core/pool_core.cpp:49
:3  %feature_in2_sum6 = add i32 %tmp_14, %tmp_49


 <State 68>: 8.75ns
ST_68: gmem_addr_1 (361)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:49
:4  %gmem_addr_1 = getelementptr inbounds float* %gmem, i32 %feature_in2_sum6

ST_68: gmem_load_req (362)  [7/7] 8.75ns  loc: pool_core/pool_core.cpp:49
:5  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 69>: 8.75ns
ST_69: gmem_load_req (362)  [6/7] 8.75ns  loc: pool_core/pool_core.cpp:49
:5  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 70>: 8.75ns
ST_70: gmem_load_req (362)  [5/7] 8.75ns  loc: pool_core/pool_core.cpp:49
:5  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 71>: 8.75ns
ST_71: gmem_load_req (362)  [4/7] 8.75ns  loc: pool_core/pool_core.cpp:49
:5  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 72>: 8.75ns
ST_72: gmem_load_req (362)  [3/7] 8.75ns  loc: pool_core/pool_core.cpp:49
:5  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 73>: 8.75ns
ST_73: gmem_load_req (362)  [2/7] 8.75ns  loc: pool_core/pool_core.cpp:49
:5  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 74>: 8.75ns
ST_74: gmem_load_req (362)  [1/7] 8.75ns  loc: pool_core/pool_core.cpp:49
:5  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)


 <State 75>: 8.75ns
ST_75: gmem_addr_1_read (363)  [1/1] 8.75ns  loc: pool_core/pool_core.cpp:49
:6  %gmem_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_1)


 <State 76>: 7.26ns
ST_76: sum_2 (364)  [5/5] 7.26ns  loc: pool_core/pool_core.cpp:49
:7  %sum_2 = fadd float %sum_3, %gmem_addr_1_read


 <State 77>: 7.26ns
ST_77: sum_2 (364)  [4/5] 7.26ns  loc: pool_core/pool_core.cpp:49
:7  %sum_2 = fadd float %sum_3, %gmem_addr_1_read


 <State 78>: 7.26ns
ST_78: sum_2 (364)  [3/5] 7.26ns  loc: pool_core/pool_core.cpp:49
:7  %sum_2 = fadd float %sum_3, %gmem_addr_1_read


 <State 79>: 7.26ns
ST_79: sum_2 (364)  [2/5] 7.26ns  loc: pool_core/pool_core.cpp:49
:7  %sum_2 = fadd float %sum_3, %gmem_addr_1_read


 <State 80>: 7.26ns
ST_80: sum_2 (364)  [1/5] 7.26ns  loc: pool_core/pool_core.cpp:49
:7  %sum_2 = fadd float %sum_3, %gmem_addr_1_read


 <State 81>: 1.57ns
ST_81: StgValue_536 (365)  [1/1] 1.57ns  loc: pool_core/pool_core.cpp:49
:8  br label %.preheader.backedge


 <State 82>: 0.00ns
ST_82: sum_3_be (367)  [1/1] 0.00ns
.preheader.backedge:0  %sum_3_be = phi float [ %sum_2, %1 ], [ %sum_3, %0 ], [ %feature_in_load_1_su, %2 ], [ %sum_3_feature_in_loa, %3 ]

ST_82: StgValue_538 (368)  [1/1] 0.00ns
.preheader.backedge:1  br label %.preheader


 <State 83>: 6.08ns
ST_83: sum_1 (374)  [15/16] 6.08ns  loc: pool_core/pool_core.cpp:56
:0  %sum_1 = fdiv float %i_op_assign_1, %tmp_40


 <State 84>: 6.08ns
ST_84: sum_1 (374)  [14/16] 6.08ns  loc: pool_core/pool_core.cpp:56
:0  %sum_1 = fdiv float %i_op_assign_1, %tmp_40


 <State 85>: 6.08ns
ST_85: sum_1 (374)  [13/16] 6.08ns  loc: pool_core/pool_core.cpp:56
:0  %sum_1 = fdiv float %i_op_assign_1, %tmp_40


 <State 86>: 6.08ns
ST_86: sum_1 (374)  [12/16] 6.08ns  loc: pool_core/pool_core.cpp:56
:0  %sum_1 = fdiv float %i_op_assign_1, %tmp_40


 <State 87>: 6.08ns
ST_87: sum_1 (374)  [11/16] 6.08ns  loc: pool_core/pool_core.cpp:56
:0  %sum_1 = fdiv float %i_op_assign_1, %tmp_40


 <State 88>: 6.08ns
ST_88: sum_1 (374)  [10/16] 6.08ns  loc: pool_core/pool_core.cpp:56
:0  %sum_1 = fdiv float %i_op_assign_1, %tmp_40


 <State 89>: 6.08ns
ST_89: sum_1 (374)  [9/16] 6.08ns  loc: pool_core/pool_core.cpp:56
:0  %sum_1 = fdiv float %i_op_assign_1, %tmp_40


 <State 90>: 6.08ns
ST_90: sum_1 (374)  [8/16] 6.08ns  loc: pool_core/pool_core.cpp:56
:0  %sum_1 = fdiv float %i_op_assign_1, %tmp_40


 <State 91>: 6.08ns
ST_91: sum_1 (374)  [7/16] 6.08ns  loc: pool_core/pool_core.cpp:56
:0  %sum_1 = fdiv float %i_op_assign_1, %tmp_40


 <State 92>: 6.08ns
ST_92: sum_1 (374)  [6/16] 6.08ns  loc: pool_core/pool_core.cpp:56
:0  %sum_1 = fdiv float %i_op_assign_1, %tmp_40


 <State 93>: 6.08ns
ST_93: sum_1 (374)  [5/16] 6.08ns  loc: pool_core/pool_core.cpp:56
:0  %sum_1 = fdiv float %i_op_assign_1, %tmp_40


 <State 94>: 6.08ns
ST_94: sum_1 (374)  [4/16] 6.08ns  loc: pool_core/pool_core.cpp:56
:0  %sum_1 = fdiv float %i_op_assign_1, %tmp_40


 <State 95>: 6.08ns
ST_95: sum_1 (374)  [3/16] 6.08ns  loc: pool_core/pool_core.cpp:56
:0  %sum_1 = fdiv float %i_op_assign_1, %tmp_40


 <State 96>: 6.08ns
ST_96: sum_1 (374)  [2/16] 6.08ns  loc: pool_core/pool_core.cpp:56
:0  %sum_1 = fdiv float %i_op_assign_1, %tmp_40


 <State 97>: 8.52ns
ST_97: sum_1 (374)  [1/16] 6.08ns  loc: pool_core/pool_core.cpp:56
:0  %sum_1 = fdiv float %i_op_assign_1, %tmp_40

ST_97: StgValue_554 (375)  [1/1] 1.57ns  loc: pool_core/pool_core.cpp:56
:1  br label %._crit_edge1069

ST_97: tmp (378)  [1/1] 2.44ns  loc: pool_core/pool_core.cpp:57
._crit_edge1069:1  %tmp = add i32 %p_4, %i_op_assign_16_cast

ST_97: tmp1 (379)  [3/3] 6.08ns  loc: pool_core/pool_core.cpp:57
._crit_edge1069:2  %tmp1 = mul i32 %tmp, %rhs_V_1


 <State 98>: 6.08ns
ST_98: sum_5 (377)  [1/1] 0.00ns
._crit_edge1069:0  %sum_5 = phi float [ %sum_1, %5 ], [ %i_op_assign_1, %4 ]

ST_98: tmp1 (379)  [2/3] 6.08ns  loc: pool_core/pool_core.cpp:57
._crit_edge1069:2  %tmp1 = mul i32 %tmp, %rhs_V_1


 <State 99>: 6.08ns
ST_99: tmp1 (379)  [1/3] 6.08ns  loc: pool_core/pool_core.cpp:57
._crit_edge1069:2  %tmp1 = mul i32 %tmp, %rhs_V_1


 <State 100>: 3.94ns
ST_100: tmp_46 (380)  [1/1] 1.97ns  loc: pool_core/pool_core.cpp:57
._crit_edge1069:3  %tmp_46 = add i32 %tmp1, %i_op_assign_18_cast

ST_100: feature_out4_sum (381)  [1/1] 1.97ns  loc: pool_core/pool_core.cpp:57
._crit_edge1069:4  %feature_out4_sum = add i32 %tmp_8, %tmp_46


 <State 101>: 8.75ns
ST_101: gmem_addr (382)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:57
._crit_edge1069:5  %gmem_addr = getelementptr inbounds float* %gmem, i32 %feature_out4_sum

ST_101: gmem_addr_req (383)  [1/1] 8.75ns  loc: pool_core/pool_core.cpp:57
._crit_edge1069:6  %gmem_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_addr, i32 1)


 <State 102>: 8.75ns
ST_102: StgValue_564 (384)  [1/1] 8.75ns  loc: pool_core/pool_core.cpp:57
._crit_edge1069:7  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_addr, float %sum_5, i4 -1)


 <State 103>: 8.75ns
ST_103: gmem_addr_resp (385)  [5/5] 8.75ns  loc: pool_core/pool_core.cpp:57
._crit_edge1069:8  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)


 <State 104>: 8.75ns
ST_104: gmem_addr_resp (385)  [4/5] 8.75ns  loc: pool_core/pool_core.cpp:57
._crit_edge1069:8  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)


 <State 105>: 8.75ns
ST_105: gmem_addr_resp (385)  [3/5] 8.75ns  loc: pool_core/pool_core.cpp:57
._crit_edge1069:8  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)


 <State 106>: 8.75ns
ST_106: gmem_addr_resp (385)  [2/5] 8.75ns  loc: pool_core/pool_core.cpp:57
._crit_edge1069:8  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)


 <State 107>: 8.75ns
ST_107: gmem_addr_resp (385)  [1/5] 8.75ns  loc: pool_core/pool_core.cpp:57
._crit_edge1069:8  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)

ST_107: StgValue_570 (386)  [1/1] 0.00ns  loc: pool_core/pool_core.cpp:32
._crit_edge1069:9  br label %.preheader1063



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ CHin_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Hin_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Win_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Kx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Ky_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Sx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Sy_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ feature_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ feature_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mask_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
feature_out_read       (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
feature_in_read        (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mode_V_read            (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
Sx_V_read              (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ky_V_read              (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
Kx_V_read              (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
Win_V_read             (read             ) [ 001111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
CHin_V_read            (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
feature_out3           (partselect       ) [ 001111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000]
feature_in1            (partselect       ) [ 001111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000]
tmp_5                  (zext             ) [ 001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                  (sitodp           ) [ 000000011111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                  (zext             ) [ 000000000000000000000000000011111111111111111111100000000000000000000000000000000000000000000000000000000000]
tmp_2                  (zext             ) [ 000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000]
i_op_assign            (sitodp           ) [ 000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                  (sitodp           ) [ 000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                  (dsub             ) [ 000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
tmp_7                  (ddiv             ) [ 000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
x_assign               (dadd             ) [ 000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000]
rhs_V                  (zext             ) [ 000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111]
lhs_V                  (zext             ) [ 000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111]
r_V_5                  (mul              ) [ 000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s               (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s             (bitselect        ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000]
loc_V                  (partselect       ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000]
loc_V_1                (trunc            ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000]
index_V                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_i                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mask_table1_addr       (getelementptr    ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000]
tmp_27                 (trunc            ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000]
tmp_39                 (zext             ) [ 000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000]
tmp_i                  (icmp             ) [ 000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000]
tmp_3_i                (icmp             ) [ 000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000]
tmp_4_i                (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9_i                (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_cond_i              (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mask                   (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mask_i_cast            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_13            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_i_i_i_i            (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_14            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_8               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_15            (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_2                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_3                (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_V               (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sign_V              (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sig_V_1             (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_i                (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sig_V               (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_16            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_i_i_i              (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp_i              (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp1_i             (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp2_i             (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp5_demorgan_i    (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp6_i             (select           ) [ 000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000]
sel_tmp7_i             (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp8_i             (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v_assign               (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ireg_V                 (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_38                 (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isneg                  (bitselect        ) [ 000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000]
exp_tmp_V              (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_V                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_48                 (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                  (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_17            (zext             ) [ 000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
man_V_1                (sub              ) [ 000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
tmp_10                 (icmp             ) [ 000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000]
F2                     (sub              ) [ 000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
tmp_57                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
QUAN_INC               (icmp             ) [ 000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
tmp_11                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                 (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_amt                 (select           ) [ 000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
tmp_21                 (icmp             ) [ 000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
tmp67_cast_cast        (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_78                 (partselect       ) [ 000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
p_Val2_16              (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_amt_cast            (sext             ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
tmp_13                 (icmp             ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
tmp_59                 (trunc            ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
tmp_15                 (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16                 (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18                 (ashr             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_67                 (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_5                    (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_5               (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27_cast            (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_75                 (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
qb                     (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_76                 (bitselect        ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
tmp_23                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_6               (add              ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
tmp_77                 (bitselect        ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
sel_tmp1               (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp2               (and              ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
sel_tmp5               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp6               (and              ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
icmp                   (icmp             ) [ 000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000]
pos1                   (add              ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
pos1_cast              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pos2                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pos2_cast              (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25                 (icmp             ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
tmp_80                 (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rev                    (xor              ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
tmp_26                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28                 (ashr             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lD                     (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp10                  (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Range1_all_ones_1      (and              ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
tmp_82                 (bitselect        ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
tmp_29                 (icmp             ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
tmp_30                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Range2_V_1             (lshr             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                    (lshr             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Range2_all_ones        (icmp             ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
tmp_31                 (icmp             ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
tmp_32                 (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Range1_all_zeros_1     (icmp             ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
tmp_33_not             (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp10              (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp11              (and              ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
tmp_19                 (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20                 (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_69                 (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp                (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp3               (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp4               (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp7               (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp8               (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp9               (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_7               (select           ) [ 000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
tmp66_demorgan         (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp9                   (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
carry_1_i              (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
newsignbit             (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rev1                   (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_cond115_i           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Range2_all_ones_1_i    (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_cond117_i           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Range1_all_ones        (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Range1_all_zeros       (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_122_i                (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_119_i                (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp12              (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Range1_all_ones_2_i    (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp13              (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Range1_all_zeros_2_i   (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
deleted_zeros          (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp18_not          (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp11                  (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
carry_1_not_i          (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Range2_all_ones_1_no   (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
brmerge123_i           (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Range1_all_ones_2_mu   (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_83                 (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_120_i                (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
deleted_ones           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Range1_all_ones_2_i_41 (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_33                 (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp14              (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
deleted_ones_0_i       (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp12                  (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp15              (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp16              (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sign_assign            (select           ) [ 000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
deleted_zeros_not      (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
deleted_zeros_0_not_s  (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
brmerge_i              (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34                 (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
overflow               (and              ) [ 000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
brmerge121_demorgan_s  (and              ) [ 000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
tmp_8                  (zext             ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
tmp_14                 (zext             ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
StgValue_348           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_349           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_350           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_351           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_352           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_353           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_354           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_355           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_356           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_357           (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_358           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_359           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_360           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_361           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_362           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_363           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_364           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_365           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_366           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_367           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_368           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_369           (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
brmerge121_i           (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
underflow              (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
brmerge_i_i            (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sign_assign_not        (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp13                  (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
brmerge                (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_12_mux          (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s_42            (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_35                 (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp17              (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp57_demorgan     (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp18              (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp19              (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp37                  (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp20              (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wout_V                 (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V                  (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_84                 (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_85                 (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_1                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_s                    (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_1                    (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Wout_V                 (sext             ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
tmp_36                 (zext             ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
rhs_V_1                (zext             ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
tmp_37                 (icmp             ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
tmp_40                 (sitofp           ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
tmp_41                 (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum                    (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_42                 (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_sum                  (select           ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
tmp48                  (mul              ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
StgValue_402           (br               ) [ 000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
op_assign_s            (phi              ) [ 000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
i_op_assign_18_cast    (zext             ) [ 000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111]
exitcond4              (icmp             ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
empty                  (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c                      (add              ) [ 000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
StgValue_408           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_409           (br               ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
StgValue_410           (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_op_assign_s          (phi              ) [ 000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
phi_mul8               (phi              ) [ 000000000000000000000000000000000000000000000000001011111111111111111111111111111110000000000000000000000000]
next_mul9              (add              ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
i_op_assign_14_cast    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond1              (icmp             ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
empty_43               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                      (add              ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
StgValue_418           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_4                    (mul              ) [ 000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111]
StgValue_420           (br               ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
StgValue_421           (br               ) [ 000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
i_op_assign_2          (phi              ) [ 000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000]
phi_mul                (phi              ) [ 000000000000000000000000000000000000000000000000000111111111111111111111111111111110000000000000000000000000]
next_mul               (add              ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
i_op_assign_16_cast    (zext             ) [ 000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111110000000000]
exitcond               (icmp             ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
empty_44               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j                      (add              ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
StgValue_429           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_430           (br               ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
StgValue_431           (br               ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
i_op_assign_1          (phi              ) [ 000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111000000000]
i_op_assign_3          (phi              ) [ 000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
exitcond2              (icmp             ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
empty_45               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ii                     (add              ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
StgValue_437           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_43                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
h_V                    (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_V_1                (sext             ) [ 000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000]
StgValue_442           (br               ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
tmp_44                 (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_45                 (add              ) [ 000000000000000000000000000000000000000000000000000000011111111111111111111111111110000000000000000000000000]
StgValue_447           (br               ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
sum_3                  (phi              ) [ 000000000000000000000000000000000000000000000000011110011111111111111111111111111111111111111111111111111111]
i_op_assign_4          (phi              ) [ 000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
exitcond3              (icmp             ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
empty_46               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
jj                     (add              ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
StgValue_453           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_47                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w_V                    (add              ) [ 000000000000000000000000000000000000000000000000000000001000000000010000000000000000000000000000000000000000]
StgValue_456           (switch           ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
StgValue_457           (br               ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
lhs_V_4                (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_4                  (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_60                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
feature_in2_sum        (add              ) [ 000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
lhs_V_3                (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_3                  (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_50                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
feature_in2_sum5       (add              ) [ 000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
gmem_addr_3            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000]
gmem_addr_2            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000]
gmem_load_2_req        (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_load_1_req        (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3_read       (read             ) [ 000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000]
gmem_addr_2_read       (read             ) [ 000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000]
tmp_66                 (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
tmp_56                 (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
sum_3_to_int1          (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_61                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_88                 (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
feature_in_load_2_to   (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_62                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_89                 (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs                 (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs                 (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_63                 (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs3                (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs3                (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_64                 (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_65                 (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_68                 (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_3_feature_in_loa   (select           ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
StgValue_501           (br               ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
sum_3_to_int           (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_51                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_86                 (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
feature_in_load_1_to   (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_52                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_87                 (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs1                (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs1                (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_53                 (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs2                (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs2                (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_54                 (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_55                 (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_58                 (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
feature_in_load_1_su   (select           ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
StgValue_517           (br               ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
lhs_V_2                (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_2                  (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_49                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
feature_in2_sum6       (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
gmem_addr_1            (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000]
gmem_load_req          (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1_read       (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000]
sum_2                  (fadd             ) [ 000000000000000000000000000000000000000000000000011111111111111111100000000000000111111111111111111111111111]
StgValue_536           (br               ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
sum_3_be               (phi              ) [ 000000000000000000000000000000000000000000000000011111110000000000000000000000000011111111111111111111111111]
StgValue_538           (br               ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
sum_1                  (fdiv             ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
StgValue_554           (br               ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
tmp                    (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000]
sum_5                  (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000]
tmp1                   (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
tmp_46                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
feature_out4_sum       (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
gmem_addr              (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111]
gmem_addr_req          (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_564           (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_resp         (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_570           (br               ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="CHin_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CHin_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Hin_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Hin_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Win_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Win_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Kx_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Kx_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Ky_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ky_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Sx_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sx_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Sy_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sy_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mode_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="feature_in">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_in"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="feature_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mask_table1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Pool_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="198" class="1004" name="feature_out_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="feature_out_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="feature_in_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="feature_in_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="mode_V_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="0" index="1" bw="2" slack="0"/>
<pin id="213" dir="1" index="2" bw="2" slack="47"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_V_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="Sx_V_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Sx_V_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="Ky_V_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="41"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Ky_V_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="Kx_V_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="8" slack="26"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Kx_V_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="Win_V_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="1" index="2" bw="16" slack="26"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Win_V_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="CHin_V_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="1" index="2" bw="16" slack="47"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CHin_V_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_writeresp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="0" index="4" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_2_req/57 gmem_load_1_req/57 gmem_load_req/68 gmem_addr_req/101 StgValue_564/102 gmem_addr_resp/103 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_read_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="7"/>
<pin id="256" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/64 gmem_addr_2_read/64 gmem_addr_1_read/75 "/>
</bind>
</comp>

<comp id="263" class="1004" name="mask_table1_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="52" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_table1_addr/43 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="273" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mask/43 "/>
</bind>
</comp>

<comp id="275" class="1005" name="op_assign_s_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="1"/>
<pin id="277" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="op_assign_s (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="op_assign_s_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="16" slack="0"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op_assign_s/49 "/>
</bind>
</comp>

<comp id="286" class="1005" name="i_op_assign_s_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="1"/>
<pin id="288" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_s (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="i_op_assign_s_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="1" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_s/50 "/>
</bind>
</comp>

<comp id="297" class="1005" name="phi_mul8_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="1"/>
<pin id="299" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul8 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="phi_mul8_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="0"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="1" slack="1"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul8/50 "/>
</bind>
</comp>

<comp id="309" class="1005" name="i_op_assign_2_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="1"/>
<pin id="311" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="i_op_assign_2_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="1" slack="1"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_2/51 "/>
</bind>
</comp>

<comp id="320" class="1005" name="phi_mul_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="1"/>
<pin id="322" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="phi_mul_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="1" slack="1"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/51 "/>
</bind>
</comp>

<comp id="332" class="1005" name="i_op_assign_1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="i_op_assign_1_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="32" slack="4"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/52 "/>
</bind>
</comp>

<comp id="342" class="1005" name="i_op_assign_3_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="1"/>
<pin id="344" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_3 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="i_op_assign_3_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_3/52 "/>
</bind>
</comp>

<comp id="353" class="1005" name="sum_3_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="sum_3_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="3"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="32" slack="1"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_3/55 "/>
</bind>
</comp>

<comp id="365" class="1005" name="i_op_assign_4_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="1"/>
<pin id="367" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_4 (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="i_op_assign_4_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="8" slack="0"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_4/55 "/>
</bind>
</comp>

<comp id="376" class="1005" name="sum_3_be_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3_be (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="sum_3_be_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="2"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="32" slack="16"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="4" bw="32" slack="5"/>
<pin id="386" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="6" bw="32" slack="5"/>
<pin id="388" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_3_be/82 "/>
</bind>
</comp>

<comp id="392" class="1005" name="sum_5_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="4"/>
<pin id="394" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sum_5 (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="sum_5_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="32" slack="16"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_5/98 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="10"/>
<pin id="406" dir="0" index="1" bw="32" slack="1"/>
<pin id="407" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/76 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="4"/>
<pin id="412" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="sum_1/52 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_40/43 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="10"/>
<pin id="419" dir="0" index="1" bw="32" slack="1"/>
<pin id="420" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_66/65 tmp_56/65 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="1"/>
<pin id="424" dir="0" index="1" bw="64" slack="1"/>
<pin id="425" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="tmp_4/33 x_assign/38 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="0"/>
<pin id="428" dir="0" index="1" bw="64" slack="1"/>
<pin id="429" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="0"/>
<pin id="433" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_6/1 i_op_assign/27 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_3/27 "/>
</bind>
</comp>

<comp id="437" class="1005" name="reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="1"/>
<pin id="439" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 x_assign "/>
</bind>
</comp>

<comp id="442" class="1005" name="reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read gmem_addr_2_read gmem_addr_1_read "/>
</bind>
</comp>

<comp id="448" class="1004" name="feature_out3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="30" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="3" slack="0"/>
<pin id="452" dir="0" index="3" bw="6" slack="0"/>
<pin id="453" dir="1" index="4" bw="30" slack="47"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="feature_out3/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="feature_in1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="30" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="0" index="2" bw="3" slack="0"/>
<pin id="462" dir="0" index="3" bw="6" slack="0"/>
<pin id="463" dir="1" index="4" bw="30" slack="47"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="feature_in1/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_5_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_s_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="26"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/27 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="26"/>
<pin id="479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/27 "/>
</bind>
</comp>

<comp id="481" class="1004" name="rhs_V_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="41"/>
<pin id="483" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/42 "/>
</bind>
</comp>

<comp id="484" class="1004" name="lhs_V_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="41"/>
<pin id="486" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/42 "/>
</bind>
</comp>

<comp id="487" class="1004" name="r_V_5_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="0"/>
<pin id="490" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/42 "/>
</bind>
</comp>

<comp id="493" class="1004" name="p_Val2_s_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="1"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/43 "/>
</bind>
</comp>

<comp id="497" class="1004" name="p_Result_s_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="64" slack="0"/>
<pin id="500" dir="0" index="2" bw="7" slack="0"/>
<pin id="501" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/43 "/>
</bind>
</comp>

<comp id="505" class="1004" name="loc_V_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="11" slack="0"/>
<pin id="507" dir="0" index="1" bw="64" slack="0"/>
<pin id="508" dir="0" index="2" bw="7" slack="0"/>
<pin id="509" dir="0" index="3" bw="7" slack="0"/>
<pin id="510" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/43 "/>
</bind>
</comp>

<comp id="515" class="1004" name="loc_V_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="0"/>
<pin id="517" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/43 "/>
</bind>
</comp>

<comp id="519" class="1004" name="index_V_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="0"/>
<pin id="521" dir="0" index="1" bw="64" slack="0"/>
<pin id="522" dir="0" index="2" bw="7" slack="0"/>
<pin id="523" dir="0" index="3" bw="7" slack="0"/>
<pin id="524" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index_V/43 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_6_i_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="6" slack="0"/>
<pin id="531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i/43 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_27_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="0"/>
<pin id="536" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/43 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_39_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39/43 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_i_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="11" slack="1"/>
<pin id="544" dir="0" index="1" bw="11" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/44 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_3_i_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="11" slack="1"/>
<pin id="549" dir="0" index="1" bw="11" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i/44 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_4_i_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="52" slack="1"/>
<pin id="554" dir="0" index="1" bw="52" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i/44 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_9_i_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="11" slack="1"/>
<pin id="559" dir="0" index="1" bw="11" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_i/44 "/>
</bind>
</comp>

<comp id="562" class="1004" name="or_cond_i_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/44 "/>
</bind>
</comp>

<comp id="568" class="1004" name="mask_i_cast_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="52" slack="0"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mask_i_cast/44 "/>
</bind>
</comp>

<comp id="572" class="1004" name="p_Result_13_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="1"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/44 "/>
</bind>
</comp>

<comp id="579" class="1004" name="ret_i_i_i_i_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="0"/>
<pin id="581" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i_i_i/44 "/>
</bind>
</comp>

<comp id="583" class="1004" name="p_Result_14_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="0" index="2" bw="63" slack="1"/>
<pin id="587" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_14/44 "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_Val2_8_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="0"/>
<pin id="592" dir="0" index="1" bw="52" slack="0"/>
<pin id="593" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/44 "/>
</bind>
</comp>

<comp id="596" class="1004" name="p_Result_15_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="64" slack="0"/>
<pin id="599" dir="0" index="2" bw="7" slack="0"/>
<pin id="600" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/44 "/>
</bind>
</comp>

<comp id="604" class="1004" name="loc_V_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="11" slack="0"/>
<pin id="606" dir="0" index="1" bw="64" slack="0"/>
<pin id="607" dir="0" index="2" bw="7" slack="0"/>
<pin id="608" dir="0" index="3" bw="7" slack="0"/>
<pin id="609" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_2/44 "/>
</bind>
</comp>

<comp id="614" class="1004" name="loc_V_3_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="0"/>
<pin id="616" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_3/44 "/>
</bind>
</comp>

<comp id="618" class="1004" name="xs_exp_V_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="1"/>
<pin id="620" dir="0" index="1" bw="11" slack="1"/>
<pin id="621" dir="0" index="2" bw="11" slack="0"/>
<pin id="622" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_exp_V/44 "/>
</bind>
</comp>

<comp id="624" class="1004" name="xs_sign_V_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="xs_sign_V/44 "/>
</bind>
</comp>

<comp id="629" class="1004" name="xs_sig_V_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="0" index="1" bw="52" slack="1"/>
<pin id="632" dir="0" index="2" bw="52" slack="0"/>
<pin id="633" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_sig_V_1/44 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_5_i_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="52" slack="0"/>
<pin id="637" dir="0" index="1" bw="52" slack="0"/>
<pin id="638" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_5_i/44 "/>
</bind>
</comp>

<comp id="641" class="1004" name="xs_sig_V_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="52" slack="0"/>
<pin id="643" dir="0" index="1" bw="52" slack="0"/>
<pin id="644" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sig_V/44 "/>
</bind>
</comp>

<comp id="647" class="1004" name="p_Result_16_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="64" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="0" index="2" bw="11" slack="0"/>
<pin id="651" dir="0" index="3" bw="52" slack="0"/>
<pin id="652" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16/44 "/>
</bind>
</comp>

<comp id="657" class="1004" name="ret_i_i_i_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="64" slack="0"/>
<pin id="659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i_i/44 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sel_tmp_i_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="1"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp_i/44 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sel_tmp1_i_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1_i/44 "/>
</bind>
</comp>

<comp id="672" class="1004" name="sel_tmp2_i_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="64" slack="0"/>
<pin id="675" dir="0" index="2" bw="64" slack="0"/>
<pin id="676" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp2_i/44 "/>
</bind>
</comp>

<comp id="680" class="1004" name="sel_tmp5_demorgan_i_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp5_demorgan_i/44 "/>
</bind>
</comp>

<comp id="686" class="1004" name="sel_tmp6_i_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="64" slack="0"/>
<pin id="689" dir="0" index="2" bw="64" slack="0"/>
<pin id="690" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp6_i/44 "/>
</bind>
</comp>

<comp id="694" class="1004" name="sel_tmp7_i_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7_i/45 "/>
</bind>
</comp>

<comp id="699" class="1004" name="sel_tmp8_i_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="1"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8_i/45 "/>
</bind>
</comp>

<comp id="704" class="1004" name="v_assign_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="64" slack="3"/>
<pin id="707" dir="0" index="2" bw="64" slack="1"/>
<pin id="708" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_assign/45 "/>
</bind>
</comp>

<comp id="711" class="1004" name="ireg_V_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="64" slack="0"/>
<pin id="713" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/45 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_38_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="64" slack="0"/>
<pin id="717" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/45 "/>
</bind>
</comp>

<comp id="719" class="1004" name="isneg_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="64" slack="0"/>
<pin id="722" dir="0" index="2" bw="7" slack="0"/>
<pin id="723" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/45 "/>
</bind>
</comp>

<comp id="727" class="1004" name="exp_tmp_V_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="11" slack="0"/>
<pin id="729" dir="0" index="1" bw="64" slack="0"/>
<pin id="730" dir="0" index="2" bw="7" slack="0"/>
<pin id="731" dir="0" index="3" bw="7" slack="0"/>
<pin id="732" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/45 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_9_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="11" slack="0"/>
<pin id="739" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/45 "/>
</bind>
</comp>

<comp id="741" class="1004" name="exp_V_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="11" slack="0"/>
<pin id="743" dir="0" index="1" bw="11" slack="0"/>
<pin id="744" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_V/45 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_48_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="64" slack="0"/>
<pin id="749" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_48/45 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="53" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="0" index="2" bw="52" slack="0"/>
<pin id="755" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/45 "/>
</bind>
</comp>

<comp id="759" class="1004" name="p_Result_17_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="53" slack="0"/>
<pin id="761" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_17/45 "/>
</bind>
</comp>

<comp id="763" class="1004" name="man_V_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="53" slack="0"/>
<pin id="766" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/45 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_10_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="63" slack="0"/>
<pin id="771" dir="0" index="1" bw="63" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/45 "/>
</bind>
</comp>

<comp id="775" class="1004" name="F2_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="12" slack="0"/>
<pin id="777" dir="0" index="1" bw="11" slack="0"/>
<pin id="778" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/45 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_57_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="11" slack="0"/>
<pin id="783" dir="0" index="1" bw="12" slack="0"/>
<pin id="784" dir="0" index="2" bw="1" slack="0"/>
<pin id="785" dir="0" index="3" bw="5" slack="0"/>
<pin id="786" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_57/45 "/>
</bind>
</comp>

<comp id="791" class="1004" name="QUAN_INC_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="11" slack="0"/>
<pin id="793" dir="0" index="1" bw="11" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="QUAN_INC/45 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_11_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="12" slack="0"/>
<pin id="800" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/45 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_12_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="12" slack="0"/>
<pin id="806" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_12/45 "/>
</bind>
</comp>

<comp id="809" class="1004" name="sh_amt_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="12" slack="0"/>
<pin id="812" dir="0" index="2" bw="12" slack="0"/>
<pin id="813" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/45 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_21_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="12" slack="0"/>
<pin id="819" dir="0" index="1" bw="12" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/45 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp67_cast_cast_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="12" slack="0"/>
<pin id="826" dir="0" index="2" bw="12" slack="0"/>
<pin id="827" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp67_cast_cast/45 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_24_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="12" slack="0"/>
<pin id="833" dir="0" index="1" bw="3" slack="0"/>
<pin id="834" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/45 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_78_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="11" slack="0"/>
<pin id="839" dir="0" index="1" bw="12" slack="0"/>
<pin id="840" dir="0" index="2" bw="1" slack="0"/>
<pin id="841" dir="0" index="3" bw="5" slack="0"/>
<pin id="842" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_78/45 "/>
</bind>
</comp>

<comp id="847" class="1004" name="p_Val2_16_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="1"/>
<pin id="849" dir="0" index="1" bw="54" slack="1"/>
<pin id="850" dir="0" index="2" bw="54" slack="1"/>
<pin id="851" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_16/46 "/>
</bind>
</comp>

<comp id="852" class="1004" name="sh_amt_cast_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="12" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast/46 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_13_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="12" slack="1"/>
<pin id="857" dir="0" index="1" bw="12" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/46 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_59_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="54" slack="0"/>
<pin id="862" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_59/46 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_15_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="12" slack="1"/>
<pin id="866" dir="0" index="1" bw="12" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/46 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_16_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="12" slack="1"/>
<pin id="871" dir="0" index="1" bw="12" slack="0"/>
<pin id="872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/46 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_17_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="12" slack="0"/>
<pin id="876" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/46 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_18_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="54" slack="0"/>
<pin id="880" dir="0" index="1" bw="32" slack="0"/>
<pin id="881" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_18/46 "/>
</bind>
</comp>

<comp id="884" class="1004" name="tmp_67_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="54" slack="0"/>
<pin id="886" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_67/46 "/>
</bind>
</comp>

<comp id="888" class="1004" name="p_5_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="1"/>
<pin id="890" dir="0" index="1" bw="3" slack="0"/>
<pin id="891" dir="0" index="2" bw="3" slack="0"/>
<pin id="892" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_5/46 "/>
</bind>
</comp>

<comp id="895" class="1004" name="p_Val2_5_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="0"/>
<pin id="897" dir="0" index="1" bw="3" slack="0"/>
<pin id="898" dir="0" index="2" bw="3" slack="0"/>
<pin id="899" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/46 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_22_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="2" slack="0"/>
<pin id="905" dir="0" index="1" bw="12" slack="1"/>
<pin id="906" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/46 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_27_cast_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="12" slack="0"/>
<pin id="910" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_cast/46 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_75_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="54" slack="0"/>
<pin id="915" dir="0" index="2" bw="12" slack="0"/>
<pin id="916" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_75/46 "/>
</bind>
</comp>

<comp id="920" class="1004" name="qb_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="1"/>
<pin id="922" dir="0" index="1" bw="1" slack="1"/>
<pin id="923" dir="0" index="2" bw="1" slack="0"/>
<pin id="924" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qb/46 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_76_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="0" index="1" bw="3" slack="0"/>
<pin id="929" dir="0" index="2" bw="3" slack="0"/>
<pin id="930" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_76/46 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp_23_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="0"/>
<pin id="936" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/46 "/>
</bind>
</comp>

<comp id="938" class="1004" name="p_Val2_6_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="3" slack="0"/>
<pin id="941" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/46 "/>
</bind>
</comp>

<comp id="944" class="1004" name="tmp_77_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="0"/>
<pin id="946" dir="0" index="1" bw="3" slack="0"/>
<pin id="947" dir="0" index="2" bw="3" slack="0"/>
<pin id="948" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_77/46 "/>
</bind>
</comp>

<comp id="952" class="1004" name="sel_tmp1_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="1" slack="0"/>
<pin id="955" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/46 "/>
</bind>
</comp>

<comp id="958" class="1004" name="sel_tmp2_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="1"/>
<pin id="960" dir="0" index="1" bw="1" slack="0"/>
<pin id="961" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/46 "/>
</bind>
</comp>

<comp id="963" class="1004" name="sel_tmp5_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="12" slack="1"/>
<pin id="965" dir="0" index="1" bw="12" slack="0"/>
<pin id="966" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp5/46 "/>
</bind>
</comp>

<comp id="968" class="1004" name="sel_tmp6_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/46 "/>
</bind>
</comp>

<comp id="974" class="1004" name="icmp_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="11" slack="1"/>
<pin id="976" dir="0" index="1" bw="11" slack="0"/>
<pin id="977" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/46 "/>
</bind>
</comp>

<comp id="979" class="1004" name="pos1_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="3" slack="0"/>
<pin id="981" dir="0" index="1" bw="12" slack="1"/>
<pin id="982" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos1/46 "/>
</bind>
</comp>

<comp id="984" class="1004" name="pos1_cast_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="12" slack="0"/>
<pin id="986" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="pos1_cast/46 "/>
</bind>
</comp>

<comp id="988" class="1004" name="pos2_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="3" slack="0"/>
<pin id="990" dir="0" index="1" bw="12" slack="1"/>
<pin id="991" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos2/46 "/>
</bind>
</comp>

<comp id="993" class="1004" name="pos2_cast_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="12" slack="0"/>
<pin id="995" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="pos2_cast/46 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_25_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="12" slack="0"/>
<pin id="999" dir="0" index="1" bw="12" slack="0"/>
<pin id="1000" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/46 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_80_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="12" slack="0"/>
<pin id="1006" dir="0" index="2" bw="5" slack="0"/>
<pin id="1007" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_80/46 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="rev_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="1" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/46 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="tmp_26_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="12" slack="0"/>
<pin id="1019" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/46 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="tmp_28_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="54" slack="0"/>
<pin id="1023" dir="0" index="1" bw="32" slack="0"/>
<pin id="1024" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_28/46 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="lD_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="54" slack="0"/>
<pin id="1029" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lD/46 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="tmp10_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="0"/>
<pin id="1033" dir="0" index="1" bw="1" slack="0"/>
<pin id="1034" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp10/46 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="Range1_all_ones_1_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="0"/>
<pin id="1039" dir="0" index="1" bw="1" slack="0"/>
<pin id="1040" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones_1/46 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="tmp_82_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="0"/>
<pin id="1045" dir="0" index="1" bw="12" slack="0"/>
<pin id="1046" dir="0" index="2" bw="5" slack="0"/>
<pin id="1047" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_82/46 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp_29_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="12" slack="0"/>
<pin id="1053" dir="0" index="1" bw="12" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29/46 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp_30_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="12" slack="0"/>
<pin id="1059" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/46 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="Range2_V_1_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="54" slack="0"/>
<pin id="1063" dir="0" index="1" bw="32" slack="0"/>
<pin id="1064" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="Range2_V_1/46 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="r_V_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="0"/>
<pin id="1069" dir="0" index="1" bw="32" slack="0"/>
<pin id="1070" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/46 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="Range2_all_ones_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="54" slack="0"/>
<pin id="1075" dir="0" index="1" bw="54" slack="0"/>
<pin id="1076" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/46 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="tmp_31_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="54" slack="0"/>
<pin id="1081" dir="0" index="1" bw="54" slack="0"/>
<pin id="1082" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31/46 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmp_32_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="12" slack="0"/>
<pin id="1087" dir="0" index="1" bw="12" slack="0"/>
<pin id="1088" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32/46 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="Range1_all_zeros_1_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="54" slack="0"/>
<pin id="1093" dir="0" index="1" bw="54" slack="0"/>
<pin id="1094" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/46 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="tmp_33_not_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_33_not/46 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="sel_tmp10_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="1" slack="0"/>
<pin id="1106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp10/46 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="sel_tmp11_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="0"/>
<pin id="1111" dir="0" index="1" bw="1" slack="0"/>
<pin id="1112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp11/46 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="tmp_19_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="3" slack="1"/>
<pin id="1117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19/47 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="tmp_20_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="3" slack="0"/>
<pin id="1120" dir="0" index="1" bw="12" slack="1"/>
<pin id="1121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_20/47 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="tmp_69_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="0"/>
<pin id="1125" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_69/47 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="sel_tmp_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="1"/>
<pin id="1129" dir="0" index="1" bw="3" slack="1"/>
<pin id="1130" dir="0" index="2" bw="3" slack="0"/>
<pin id="1131" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/47 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="sel_tmp3_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="1"/>
<pin id="1135" dir="0" index="1" bw="1" slack="1"/>
<pin id="1136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/47 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="sel_tmp4_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139" dir="0" index="1" bw="3" slack="1"/>
<pin id="1140" dir="0" index="2" bw="3" slack="0"/>
<pin id="1141" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp4/47 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="sel_tmp7_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="1"/>
<pin id="1146" dir="0" index="1" bw="1" slack="0"/>
<pin id="1147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7/47 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="sel_tmp8_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="1"/>
<pin id="1151" dir="0" index="1" bw="1" slack="0"/>
<pin id="1152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/47 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="sel_tmp9_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="0"/>
<pin id="1156" dir="0" index="1" bw="3" slack="1"/>
<pin id="1157" dir="0" index="2" bw="3" slack="0"/>
<pin id="1158" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp9/47 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="p_Val2_7_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="1" slack="1"/>
<pin id="1163" dir="0" index="1" bw="3" slack="0"/>
<pin id="1164" dir="0" index="2" bw="3" slack="0"/>
<pin id="1165" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/47 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="tmp66_demorgan_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1" slack="1"/>
<pin id="1170" dir="0" index="1" bw="1" slack="1"/>
<pin id="1171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp66_demorgan/47 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="tmp9_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="1" slack="0"/>
<pin id="1174" dir="0" index="1" bw="1" slack="0"/>
<pin id="1175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp9/47 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="carry_1_i_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="0"/>
<pin id="1180" dir="0" index="1" bw="1" slack="0"/>
<pin id="1181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1_i/47 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="newsignbit_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="0"/>
<pin id="1186" dir="0" index="1" bw="3" slack="0"/>
<pin id="1187" dir="0" index="2" bw="3" slack="0"/>
<pin id="1188" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/47 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="rev1_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="1"/>
<pin id="1194" dir="0" index="1" bw="1" slack="0"/>
<pin id="1195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/47 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="or_cond115_i_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="1"/>
<pin id="1199" dir="0" index="1" bw="1" slack="0"/>
<pin id="1200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond115_i/47 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="Range2_all_ones_1_i_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="0"/>
<pin id="1204" dir="0" index="1" bw="1" slack="1"/>
<pin id="1205" dir="0" index="2" bw="1" slack="0"/>
<pin id="1206" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Range2_all_ones_1_i/47 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="or_cond117_i_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="1"/>
<pin id="1211" dir="0" index="1" bw="1" slack="1"/>
<pin id="1212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond117_i/47 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="Range1_all_ones_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="0"/>
<pin id="1215" dir="0" index="1" bw="1" slack="1"/>
<pin id="1216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones/47 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="Range1_all_zeros_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="1"/>
<pin id="1220" dir="0" index="1" bw="1" slack="0"/>
<pin id="1221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Range1_all_zeros/47 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="p_122_i_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="1" slack="1"/>
<pin id="1225" dir="0" index="1" bw="1" slack="0"/>
<pin id="1226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_122_i/47 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="p_119_i_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="1"/>
<pin id="1230" dir="0" index="1" bw="1" slack="1"/>
<pin id="1231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_119_i/47 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="sel_tmp12_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="1"/>
<pin id="1234" dir="0" index="1" bw="1" slack="1"/>
<pin id="1235" dir="0" index="2" bw="1" slack="1"/>
<pin id="1236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp12/47 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="Range1_all_ones_2_i_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="0"/>
<pin id="1239" dir="0" index="1" bw="1" slack="0"/>
<pin id="1240" dir="0" index="2" bw="1" slack="0"/>
<pin id="1241" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Range1_all_ones_2_i/47 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="sel_tmp13_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="1"/>
<pin id="1247" dir="0" index="1" bw="1" slack="0"/>
<pin id="1248" dir="0" index="2" bw="1" slack="0"/>
<pin id="1249" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp13/47 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="Range1_all_zeros_2_i_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="0"/>
<pin id="1254" dir="0" index="1" bw="1" slack="0"/>
<pin id="1255" dir="0" index="2" bw="1" slack="0"/>
<pin id="1256" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Range1_all_zeros_2_i/47 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="deleted_zeros_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="1" slack="0"/>
<pin id="1262" dir="0" index="1" bw="1" slack="0"/>
<pin id="1263" dir="0" index="2" bw="1" slack="0"/>
<pin id="1264" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/47 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="sel_tmp18_not_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="0"/>
<pin id="1270" dir="0" index="1" bw="1" slack="0"/>
<pin id="1271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp18_not/47 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="tmp11_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="1" slack="1"/>
<pin id="1276" dir="0" index="1" bw="1" slack="0"/>
<pin id="1277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp11/47 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="carry_1_not_i_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="1" slack="0"/>
<pin id="1281" dir="0" index="1" bw="1" slack="1"/>
<pin id="1282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="carry_1_not_i/47 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="Range2_all_ones_1_no_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="0"/>
<pin id="1286" dir="0" index="1" bw="1" slack="0"/>
<pin id="1287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Range2_all_ones_1_no/47 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="brmerge123_i_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="1" slack="0"/>
<pin id="1292" dir="0" index="1" bw="1" slack="0"/>
<pin id="1293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge123_i/47 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="Range1_all_ones_2_mu_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="0"/>
<pin id="1298" dir="0" index="1" bw="1" slack="0"/>
<pin id="1299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones_2_mu/47 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="tmp_83_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="1" slack="0"/>
<pin id="1304" dir="0" index="1" bw="12" slack="1"/>
<pin id="1305" dir="0" index="2" bw="5" slack="0"/>
<pin id="1306" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_83/47 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="p_120_i_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="1" slack="0"/>
<pin id="1311" dir="0" index="1" bw="1" slack="0"/>
<pin id="1312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_120_i/47 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="deleted_ones_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="0"/>
<pin id="1317" dir="0" index="1" bw="1" slack="0"/>
<pin id="1318" dir="0" index="2" bw="1" slack="0"/>
<pin id="1319" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/47 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="Range1_all_ones_2_i_41_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="0"/>
<pin id="1325" dir="0" index="1" bw="1" slack="0"/>
<pin id="1326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones_2_i_41/47 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="tmp_33_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="1" slack="0"/>
<pin id="1331" dir="0" index="1" bw="1" slack="0"/>
<pin id="1332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_33/47 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="sel_tmp14_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="1" slack="1"/>
<pin id="1337" dir="0" index="1" bw="1" slack="0"/>
<pin id="1338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp14/47 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="deleted_ones_0_i_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="1" slack="0"/>
<pin id="1342" dir="0" index="1" bw="1" slack="0"/>
<pin id="1343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="deleted_ones_0_i/47 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="tmp12_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="1" slack="0"/>
<pin id="1348" dir="0" index="1" bw="1" slack="0"/>
<pin id="1349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp12/47 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="sel_tmp15_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="1" slack="0"/>
<pin id="1354" dir="0" index="1" bw="1" slack="2"/>
<pin id="1355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp15/47 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="sel_tmp16_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="1" slack="1"/>
<pin id="1359" dir="0" index="1" bw="1" slack="2"/>
<pin id="1360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp16/47 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="sign_assign_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="1" slack="0"/>
<pin id="1363" dir="0" index="1" bw="1" slack="0"/>
<pin id="1364" dir="0" index="2" bw="1" slack="0"/>
<pin id="1365" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sign_assign/47 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="deleted_zeros_not_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="1" slack="0"/>
<pin id="1371" dir="0" index="1" bw="1" slack="0"/>
<pin id="1372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="deleted_zeros_not/47 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="deleted_zeros_0_not_s_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="1"/>
<pin id="1377" dir="0" index="1" bw="1" slack="0"/>
<pin id="1378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="deleted_zeros_0_not_s/47 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="brmerge_i_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="0"/>
<pin id="1382" dir="0" index="1" bw="1" slack="0"/>
<pin id="1383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/47 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="tmp_34_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="2"/>
<pin id="1388" dir="0" index="1" bw="1" slack="0"/>
<pin id="1389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_34/47 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="overflow_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="1" slack="0"/>
<pin id="1393" dir="0" index="1" bw="1" slack="0"/>
<pin id="1394" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/47 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="brmerge121_demorgan_s_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="1" slack="0"/>
<pin id="1399" dir="0" index="1" bw="1" slack="0"/>
<pin id="1400" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge121_demorgan_s/47 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="tmp_8_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="30" slack="47"/>
<pin id="1405" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/48 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="tmp_14_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="30" slack="47"/>
<pin id="1408" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/48 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="brmerge121_i_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="1" slack="1"/>
<pin id="1411" dir="0" index="1" bw="1" slack="0"/>
<pin id="1412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge121_i/48 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="underflow_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="1" slack="1"/>
<pin id="1416" dir="0" index="1" bw="1" slack="0"/>
<pin id="1417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/48 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="brmerge_i_i_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="1" slack="0"/>
<pin id="1421" dir="0" index="1" bw="1" slack="1"/>
<pin id="1422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i/48 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="sign_assign_not_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="1" slack="1"/>
<pin id="1426" dir="0" index="1" bw="1" slack="0"/>
<pin id="1427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sign_assign_not/48 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="tmp13_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="1"/>
<pin id="1431" dir="0" index="1" bw="1" slack="0"/>
<pin id="1432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp13/48 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="brmerge_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="1" slack="0"/>
<pin id="1436" dir="0" index="1" bw="1" slack="1"/>
<pin id="1437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/48 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="p_Val2_12_mux_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="1" slack="0"/>
<pin id="1441" dir="0" index="1" bw="3" slack="0"/>
<pin id="1442" dir="0" index="2" bw="3" slack="1"/>
<pin id="1443" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12_mux/48 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="p_Val2_s_42_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="1" slack="3"/>
<pin id="1448" dir="0" index="1" bw="3" slack="0"/>
<pin id="1449" dir="0" index="2" bw="3" slack="0"/>
<pin id="1450" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_42/48 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="tmp_35_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="1" slack="3"/>
<pin id="1455" dir="0" index="1" bw="1" slack="0"/>
<pin id="1456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_35/48 "/>
</bind>
</comp>

<comp id="1458" class="1004" name="sel_tmp17_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="1" slack="0"/>
<pin id="1460" dir="0" index="1" bw="3" slack="0"/>
<pin id="1461" dir="0" index="2" bw="3" slack="1"/>
<pin id="1462" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp17/48 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="sel_tmp57_demorgan_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="1" slack="3"/>
<pin id="1467" dir="0" index="1" bw="1" slack="2"/>
<pin id="1468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp57_demorgan/48 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="sel_tmp18_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="1" slack="0"/>
<pin id="1471" dir="0" index="1" bw="3" slack="0"/>
<pin id="1472" dir="0" index="2" bw="3" slack="1"/>
<pin id="1473" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp18/48 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="sel_tmp19_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="1" slack="3"/>
<pin id="1478" dir="0" index="1" bw="1" slack="0"/>
<pin id="1479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp19/48 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="tmp37_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="1" slack="0"/>
<pin id="1483" dir="0" index="1" bw="1" slack="0"/>
<pin id="1484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp37/48 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="sel_tmp20_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="1" slack="0"/>
<pin id="1489" dir="0" index="1" bw="1" slack="2"/>
<pin id="1490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp20/48 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="wout_V_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="1" slack="0"/>
<pin id="1494" dir="0" index="1" bw="3" slack="0"/>
<pin id="1495" dir="0" index="2" bw="3" slack="0"/>
<pin id="1496" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="wout_V/48 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="ret_V_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="2" slack="0"/>
<pin id="1502" dir="0" index="1" bw="3" slack="0"/>
<pin id="1503" dir="0" index="2" bw="1" slack="0"/>
<pin id="1504" dir="0" index="3" bw="3" slack="0"/>
<pin id="1505" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/48 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="tmp_84_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="1" slack="0"/>
<pin id="1512" dir="0" index="1" bw="3" slack="0"/>
<pin id="1513" dir="0" index="2" bw="3" slack="0"/>
<pin id="1514" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_84/48 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="tmp_85_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="3" slack="0"/>
<pin id="1520" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_85/48 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="ret_V_1_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="1" slack="0"/>
<pin id="1524" dir="0" index="1" bw="2" slack="0"/>
<pin id="1525" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/48 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="p_s_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="1" slack="0"/>
<pin id="1530" dir="0" index="1" bw="2" slack="0"/>
<pin id="1531" dir="0" index="2" bw="2" slack="0"/>
<pin id="1532" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/48 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="p_1_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="1" slack="0"/>
<pin id="1538" dir="0" index="1" bw="2" slack="0"/>
<pin id="1539" dir="0" index="2" bw="2" slack="0"/>
<pin id="1540" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/48 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="Wout_V_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="2" slack="0"/>
<pin id="1546" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="Wout_V/48 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="tmp_36_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="2" slack="0"/>
<pin id="1550" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36/48 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="rhs_V_1_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="16" slack="47"/>
<pin id="1554" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/48 "/>
</bind>
</comp>

<comp id="1555" class="1004" name="tmp_37_fu_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="2" slack="47"/>
<pin id="1557" dir="0" index="1" bw="2" slack="0"/>
<pin id="1558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_37/48 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="tmp_41_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="2" slack="47"/>
<pin id="1562" dir="0" index="1" bw="2" slack="0"/>
<pin id="1563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_41/48 "/>
</bind>
</comp>

<comp id="1565" class="1004" name="sum_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="1" slack="0"/>
<pin id="1567" dir="0" index="1" bw="32" slack="0"/>
<pin id="1568" dir="0" index="2" bw="32" slack="0"/>
<pin id="1569" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum/48 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="tmp_42_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="1" slack="0"/>
<pin id="1575" dir="0" index="1" bw="1" slack="0"/>
<pin id="1576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_42/48 "/>
</bind>
</comp>

<comp id="1579" class="1004" name="p_sum_fu_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="1" slack="0"/>
<pin id="1581" dir="0" index="1" bw="32" slack="0"/>
<pin id="1582" dir="0" index="2" bw="32" slack="0"/>
<pin id="1583" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_sum/48 "/>
</bind>
</comp>

<comp id="1587" class="1004" name="i_op_assign_18_cast_fu_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="16" slack="0"/>
<pin id="1589" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_18_cast/49 "/>
</bind>
</comp>

<comp id="1591" class="1004" name="exitcond4_fu_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="16" slack="0"/>
<pin id="1593" dir="0" index="1" bw="16" slack="48"/>
<pin id="1594" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/49 "/>
</bind>
</comp>

<comp id="1596" class="1004" name="c_fu_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="16" slack="0"/>
<pin id="1598" dir="0" index="1" bw="1" slack="0"/>
<pin id="1599" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/49 "/>
</bind>
</comp>

<comp id="1602" class="1004" name="next_mul9_fu_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="16" slack="0"/>
<pin id="1604" dir="0" index="1" bw="8" slack="8"/>
<pin id="1605" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul9/50 "/>
</bind>
</comp>

<comp id="1607" class="1004" name="i_op_assign_14_cast_fu_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="16" slack="0"/>
<pin id="1609" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_14_cast/50 "/>
</bind>
</comp>

<comp id="1611" class="1004" name="exitcond1_fu_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="16" slack="0"/>
<pin id="1613" dir="0" index="1" bw="16" slack="2"/>
<pin id="1614" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/50 "/>
</bind>
</comp>

<comp id="1616" class="1004" name="i_fu_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="16" slack="0"/>
<pin id="1618" dir="0" index="1" bw="1" slack="0"/>
<pin id="1619" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/50 "/>
</bind>
</comp>

<comp id="1622" class="1004" name="next_mul_fu_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="16" slack="0"/>
<pin id="1624" dir="0" index="1" bw="8" slack="9"/>
<pin id="1625" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/51 "/>
</bind>
</comp>

<comp id="1627" class="1004" name="i_op_assign_16_cast_fu_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="16" slack="0"/>
<pin id="1629" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_16_cast/51 "/>
</bind>
</comp>

<comp id="1631" class="1004" name="exitcond_fu_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="16" slack="0"/>
<pin id="1633" dir="0" index="1" bw="16" slack="3"/>
<pin id="1634" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/51 "/>
</bind>
</comp>

<comp id="1636" class="1004" name="j_fu_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="16" slack="0"/>
<pin id="1638" dir="0" index="1" bw="1" slack="0"/>
<pin id="1639" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/51 "/>
</bind>
</comp>

<comp id="1642" class="1004" name="exitcond2_fu_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="8" slack="0"/>
<pin id="1644" dir="0" index="1" bw="8" slack="51"/>
<pin id="1645" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/52 "/>
</bind>
</comp>

<comp id="1647" class="1004" name="ii_fu_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="8" slack="0"/>
<pin id="1649" dir="0" index="1" bw="1" slack="0"/>
<pin id="1650" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii/52 "/>
</bind>
</comp>

<comp id="1653" class="1004" name="tmp_43_fu_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="8" slack="0"/>
<pin id="1655" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43/52 "/>
</bind>
</comp>

<comp id="1657" class="1004" name="h_V_fu_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="8" slack="0"/>
<pin id="1659" dir="0" index="1" bw="16" slack="2"/>
<pin id="1660" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_V/52 "/>
</bind>
</comp>

<comp id="1663" class="1004" name="lhs_V_1_fu_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="16" slack="0"/>
<pin id="1665" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/52 "/>
</bind>
</comp>

<comp id="1667" class="1004" name="grp_fu_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="32" slack="4"/>
<pin id="1669" dir="0" index="1" bw="16" slack="0"/>
<pin id="1670" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_44/52 "/>
</bind>
</comp>

<comp id="1672" class="1004" name="tmp_45_fu_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="32" slack="0"/>
<pin id="1674" dir="0" index="1" bw="16" slack="5"/>
<pin id="1675" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45/54 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="exitcond3_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="8" slack="0"/>
<pin id="1679" dir="0" index="1" bw="8" slack="54"/>
<pin id="1680" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/55 "/>
</bind>
</comp>

<comp id="1682" class="1004" name="jj_fu_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="8" slack="0"/>
<pin id="1684" dir="0" index="1" bw="1" slack="0"/>
<pin id="1685" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj/55 "/>
</bind>
</comp>

<comp id="1688" class="1004" name="tmp_47_fu_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="8" slack="0"/>
<pin id="1690" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47/55 "/>
</bind>
</comp>

<comp id="1692" class="1004" name="w_V_fu_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="16" slack="4"/>
<pin id="1694" dir="0" index="1" bw="8" slack="0"/>
<pin id="1695" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_V/55 "/>
</bind>
</comp>

<comp id="1698" class="1004" name="lhs_V_4_fu_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="16" slack="1"/>
<pin id="1700" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/56 "/>
</bind>
</comp>

<comp id="1701" class="1004" name="feature_in2_sum_fu_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="32" slack="0"/>
<pin id="1703" dir="0" index="1" bw="30" slack="8"/>
<pin id="1704" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="feature_in2_sum/56 "/>
</bind>
</comp>

<comp id="1705" class="1004" name="lhs_V_3_fu_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="16" slack="1"/>
<pin id="1707" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/56 "/>
</bind>
</comp>

<comp id="1708" class="1004" name="feature_in2_sum5_fu_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="32" slack="0"/>
<pin id="1710" dir="0" index="1" bw="30" slack="8"/>
<pin id="1711" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="feature_in2_sum5/56 "/>
</bind>
</comp>

<comp id="1712" class="1004" name="gmem_addr_3_fu_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="32" slack="0"/>
<pin id="1714" dir="0" index="1" bw="32" slack="1"/>
<pin id="1715" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/57 "/>
</bind>
</comp>

<comp id="1718" class="1004" name="gmem_addr_2_fu_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="32" slack="0"/>
<pin id="1720" dir="0" index="1" bw="32" slack="1"/>
<pin id="1721" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/57 "/>
</bind>
</comp>

<comp id="1724" class="1004" name="sum_3_to_int1_fu_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="32" slack="11"/>
<pin id="1726" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="sum_3_to_int1/66 "/>
</bind>
</comp>

<comp id="1728" class="1004" name="tmp_61_fu_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="8" slack="0"/>
<pin id="1730" dir="0" index="1" bw="32" slack="0"/>
<pin id="1731" dir="0" index="2" bw="6" slack="0"/>
<pin id="1732" dir="0" index="3" bw="6" slack="0"/>
<pin id="1733" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_61/66 "/>
</bind>
</comp>

<comp id="1738" class="1004" name="tmp_88_fu_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="32" slack="0"/>
<pin id="1740" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_88/66 "/>
</bind>
</comp>

<comp id="1742" class="1004" name="feature_in_load_2_to_fu_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="32" slack="2"/>
<pin id="1744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="feature_in_load_2_to/66 "/>
</bind>
</comp>

<comp id="1746" class="1004" name="tmp_62_fu_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="8" slack="0"/>
<pin id="1748" dir="0" index="1" bw="32" slack="0"/>
<pin id="1749" dir="0" index="2" bw="6" slack="0"/>
<pin id="1750" dir="0" index="3" bw="6" slack="0"/>
<pin id="1751" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_62/66 "/>
</bind>
</comp>

<comp id="1756" class="1004" name="tmp_89_fu_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="32" slack="0"/>
<pin id="1758" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_89/66 "/>
</bind>
</comp>

<comp id="1760" class="1004" name="notlhs_fu_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="8" slack="0"/>
<pin id="1762" dir="0" index="1" bw="8" slack="0"/>
<pin id="1763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/66 "/>
</bind>
</comp>

<comp id="1766" class="1004" name="notrhs_fu_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="23" slack="0"/>
<pin id="1768" dir="0" index="1" bw="23" slack="0"/>
<pin id="1769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/66 "/>
</bind>
</comp>

<comp id="1772" class="1004" name="tmp_63_fu_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="1" slack="0"/>
<pin id="1774" dir="0" index="1" bw="1" slack="0"/>
<pin id="1775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_63/66 "/>
</bind>
</comp>

<comp id="1778" class="1004" name="notlhs3_fu_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="8" slack="0"/>
<pin id="1780" dir="0" index="1" bw="8" slack="0"/>
<pin id="1781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs3/66 "/>
</bind>
</comp>

<comp id="1784" class="1004" name="notrhs3_fu_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="23" slack="0"/>
<pin id="1786" dir="0" index="1" bw="23" slack="0"/>
<pin id="1787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs3/66 "/>
</bind>
</comp>

<comp id="1790" class="1004" name="tmp_64_fu_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="1" slack="0"/>
<pin id="1792" dir="0" index="1" bw="1" slack="0"/>
<pin id="1793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_64/66 "/>
</bind>
</comp>

<comp id="1796" class="1004" name="tmp_65_fu_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="1" slack="0"/>
<pin id="1798" dir="0" index="1" bw="1" slack="0"/>
<pin id="1799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_65/66 "/>
</bind>
</comp>

<comp id="1802" class="1004" name="tmp_68_fu_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="1" slack="0"/>
<pin id="1804" dir="0" index="1" bw="1" slack="1"/>
<pin id="1805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_68/66 "/>
</bind>
</comp>

<comp id="1807" class="1004" name="sum_3_feature_in_loa_fu_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="1" slack="0"/>
<pin id="1809" dir="0" index="1" bw="32" slack="11"/>
<pin id="1810" dir="0" index="2" bw="32" slack="2"/>
<pin id="1811" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_3_feature_in_loa/66 "/>
</bind>
</comp>

<comp id="1815" class="1004" name="sum_3_to_int_fu_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="32" slack="11"/>
<pin id="1817" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="sum_3_to_int/66 "/>
</bind>
</comp>

<comp id="1819" class="1004" name="tmp_51_fu_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="8" slack="0"/>
<pin id="1821" dir="0" index="1" bw="32" slack="0"/>
<pin id="1822" dir="0" index="2" bw="6" slack="0"/>
<pin id="1823" dir="0" index="3" bw="6" slack="0"/>
<pin id="1824" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_51/66 "/>
</bind>
</comp>

<comp id="1829" class="1004" name="tmp_86_fu_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="32" slack="0"/>
<pin id="1831" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_86/66 "/>
</bind>
</comp>

<comp id="1833" class="1004" name="feature_in_load_1_to_fu_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="32" slack="2"/>
<pin id="1835" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="feature_in_load_1_to/66 "/>
</bind>
</comp>

<comp id="1837" class="1004" name="tmp_52_fu_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="8" slack="0"/>
<pin id="1839" dir="0" index="1" bw="32" slack="0"/>
<pin id="1840" dir="0" index="2" bw="6" slack="0"/>
<pin id="1841" dir="0" index="3" bw="6" slack="0"/>
<pin id="1842" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_52/66 "/>
</bind>
</comp>

<comp id="1847" class="1004" name="tmp_87_fu_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="32" slack="0"/>
<pin id="1849" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_87/66 "/>
</bind>
</comp>

<comp id="1851" class="1004" name="notlhs1_fu_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="8" slack="0"/>
<pin id="1853" dir="0" index="1" bw="8" slack="0"/>
<pin id="1854" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1/66 "/>
</bind>
</comp>

<comp id="1857" class="1004" name="notrhs1_fu_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="23" slack="0"/>
<pin id="1859" dir="0" index="1" bw="23" slack="0"/>
<pin id="1860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs1/66 "/>
</bind>
</comp>

<comp id="1863" class="1004" name="tmp_53_fu_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="1" slack="0"/>
<pin id="1865" dir="0" index="1" bw="1" slack="0"/>
<pin id="1866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_53/66 "/>
</bind>
</comp>

<comp id="1869" class="1004" name="notlhs2_fu_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="8" slack="0"/>
<pin id="1871" dir="0" index="1" bw="8" slack="0"/>
<pin id="1872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs2/66 "/>
</bind>
</comp>

<comp id="1875" class="1004" name="notrhs2_fu_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="23" slack="0"/>
<pin id="1877" dir="0" index="1" bw="23" slack="0"/>
<pin id="1878" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs2/66 "/>
</bind>
</comp>

<comp id="1881" class="1004" name="tmp_54_fu_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="1" slack="0"/>
<pin id="1883" dir="0" index="1" bw="1" slack="0"/>
<pin id="1884" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_54/66 "/>
</bind>
</comp>

<comp id="1887" class="1004" name="tmp_55_fu_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="1" slack="0"/>
<pin id="1889" dir="0" index="1" bw="1" slack="0"/>
<pin id="1890" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_55/66 "/>
</bind>
</comp>

<comp id="1893" class="1004" name="tmp_58_fu_1893">
<pin_list>
<pin id="1894" dir="0" index="0" bw="1" slack="0"/>
<pin id="1895" dir="0" index="1" bw="1" slack="1"/>
<pin id="1896" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_58/66 "/>
</bind>
</comp>

<comp id="1898" class="1004" name="feature_in_load_1_su_fu_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="1" slack="0"/>
<pin id="1900" dir="0" index="1" bw="32" slack="2"/>
<pin id="1901" dir="0" index="2" bw="32" slack="11"/>
<pin id="1902" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="feature_in_load_1_su/66 "/>
</bind>
</comp>

<comp id="1906" class="1004" name="lhs_V_2_fu_1906">
<pin_list>
<pin id="1907" dir="0" index="0" bw="16" slack="1"/>
<pin id="1908" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/67 "/>
</bind>
</comp>

<comp id="1909" class="1004" name="feature_in2_sum6_fu_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="30" slack="8"/>
<pin id="1911" dir="0" index="1" bw="32" slack="0"/>
<pin id="1912" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="feature_in2_sum6/67 "/>
</bind>
</comp>

<comp id="1913" class="1004" name="gmem_addr_1_fu_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="32" slack="0"/>
<pin id="1915" dir="0" index="1" bw="32" slack="1"/>
<pin id="1916" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/68 "/>
</bind>
</comp>

<comp id="1919" class="1004" name="tmp_fu_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="32" slack="17"/>
<pin id="1921" dir="0" index="1" bw="16" slack="16"/>
<pin id="1922" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/97 "/>
</bind>
</comp>

<comp id="1923" class="1004" name="grp_fu_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="32" slack="0"/>
<pin id="1925" dir="0" index="1" bw="16" slack="19"/>
<pin id="1926" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/97 "/>
</bind>
</comp>

<comp id="1928" class="1004" name="tmp_46_fu_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="32" slack="1"/>
<pin id="1930" dir="0" index="1" bw="16" slack="21"/>
<pin id="1931" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/100 "/>
</bind>
</comp>

<comp id="1932" class="1004" name="feature_out4_sum_fu_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="30" slack="22"/>
<pin id="1934" dir="0" index="1" bw="32" slack="0"/>
<pin id="1935" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="feature_out4_sum/100 "/>
</bind>
</comp>

<comp id="1937" class="1004" name="gmem_addr_fu_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="32" slack="0"/>
<pin id="1939" dir="0" index="1" bw="32" slack="1"/>
<pin id="1940" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/101 "/>
</bind>
</comp>

<comp id="1943" class="1007" name="tmp48_fu_1943">
<pin_list>
<pin id="1944" dir="0" index="0" bw="16" slack="21"/>
<pin id="1945" dir="0" index="1" bw="16" slack="0"/>
<pin id="1946" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp48/48 "/>
</bind>
</comp>

<comp id="1948" class="1007" name="p_4_fu_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="16" slack="0"/>
<pin id="1950" dir="0" index="1" bw="16" slack="2"/>
<pin id="1951" dir="1" index="2" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_4/50 "/>
</bind>
</comp>

<comp id="1953" class="1007" name="grp_fu_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="16" slack="0"/>
<pin id="1955" dir="0" index="1" bw="16" slack="2"/>
<pin id="1956" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1957" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_4/56 tmp_60/56 "/>
</bind>
</comp>

<comp id="1960" class="1007" name="grp_fu_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="16" slack="0"/>
<pin id="1962" dir="0" index="1" bw="16" slack="2"/>
<pin id="1963" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1964" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_3/56 tmp_50/56 "/>
</bind>
</comp>

<comp id="1967" class="1007" name="grp_fu_1967">
<pin_list>
<pin id="1968" dir="0" index="0" bw="16" slack="0"/>
<pin id="1969" dir="0" index="1" bw="16" slack="2"/>
<pin id="1970" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1971" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_2/67 tmp_49/67 "/>
</bind>
</comp>

<comp id="1974" class="1005" name="mode_V_read_reg_1974">
<pin_list>
<pin id="1975" dir="0" index="0" bw="2" slack="47"/>
<pin id="1976" dir="1" index="1" bw="2" slack="47"/>
</pin_list>
<bind>
<opset="mode_V_read "/>
</bind>
</comp>

<comp id="1980" class="1005" name="Ky_V_read_reg_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="8" slack="41"/>
<pin id="1982" dir="1" index="1" bw="8" slack="41"/>
</pin_list>
<bind>
<opset="Ky_V_read "/>
</bind>
</comp>

<comp id="1986" class="1005" name="Kx_V_read_reg_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="8" slack="26"/>
<pin id="1988" dir="1" index="1" bw="8" slack="26"/>
</pin_list>
<bind>
<opset="Kx_V_read "/>
</bind>
</comp>

<comp id="1993" class="1005" name="Win_V_read_reg_1993">
<pin_list>
<pin id="1994" dir="0" index="0" bw="16" slack="26"/>
<pin id="1995" dir="1" index="1" bw="16" slack="26"/>
</pin_list>
<bind>
<opset="Win_V_read "/>
</bind>
</comp>

<comp id="1998" class="1005" name="CHin_V_read_reg_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="16" slack="47"/>
<pin id="2000" dir="1" index="1" bw="16" slack="47"/>
</pin_list>
<bind>
<opset="CHin_V_read "/>
</bind>
</comp>

<comp id="2004" class="1005" name="feature_out3_reg_2004">
<pin_list>
<pin id="2005" dir="0" index="0" bw="30" slack="47"/>
<pin id="2006" dir="1" index="1" bw="30" slack="47"/>
</pin_list>
<bind>
<opset="feature_out3 "/>
</bind>
</comp>

<comp id="2009" class="1005" name="feature_in1_reg_2009">
<pin_list>
<pin id="2010" dir="0" index="0" bw="30" slack="47"/>
<pin id="2011" dir="1" index="1" bw="30" slack="47"/>
</pin_list>
<bind>
<opset="feature_in1 "/>
</bind>
</comp>

<comp id="2014" class="1005" name="tmp_5_reg_2014">
<pin_list>
<pin id="2015" dir="0" index="0" bw="32" slack="1"/>
<pin id="2016" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="2019" class="1005" name="tmp_6_reg_2019">
<pin_list>
<pin id="2020" dir="0" index="0" bw="64" slack="1"/>
<pin id="2021" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="2024" class="1005" name="tmp_s_reg_2024">
<pin_list>
<pin id="2025" dir="0" index="0" bw="32" slack="1"/>
<pin id="2026" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="2030" class="1005" name="tmp_2_reg_2030">
<pin_list>
<pin id="2031" dir="0" index="0" bw="32" slack="1"/>
<pin id="2032" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="2035" class="1005" name="i_op_assign_reg_2035">
<pin_list>
<pin id="2036" dir="0" index="0" bw="64" slack="1"/>
<pin id="2037" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign "/>
</bind>
</comp>

<comp id="2040" class="1005" name="tmp_3_reg_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="64" slack="1"/>
<pin id="2042" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="2045" class="1005" name="tmp_7_reg_2045">
<pin_list>
<pin id="2046" dir="0" index="0" bw="64" slack="1"/>
<pin id="2047" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="2050" class="1005" name="rhs_V_reg_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="16" slack="8"/>
<pin id="2052" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="2055" class="1005" name="lhs_V_reg_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="16" slack="9"/>
<pin id="2057" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="2060" class="1005" name="r_V_5_reg_2060">
<pin_list>
<pin id="2061" dir="0" index="0" bw="16" slack="1"/>
<pin id="2062" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="2065" class="1005" name="p_Result_s_reg_2065">
<pin_list>
<pin id="2066" dir="0" index="0" bw="1" slack="1"/>
<pin id="2067" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="2074" class="1005" name="loc_V_reg_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="11" slack="1"/>
<pin id="2076" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="loc_V "/>
</bind>
</comp>

<comp id="2082" class="1005" name="loc_V_1_reg_2082">
<pin_list>
<pin id="2083" dir="0" index="0" bw="52" slack="1"/>
<pin id="2084" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="2088" class="1005" name="mask_table1_addr_reg_2088">
<pin_list>
<pin id="2089" dir="0" index="0" bw="6" slack="1"/>
<pin id="2090" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mask_table1_addr "/>
</bind>
</comp>

<comp id="2093" class="1005" name="tmp_27_reg_2093">
<pin_list>
<pin id="2094" dir="0" index="0" bw="63" slack="1"/>
<pin id="2095" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="2098" class="1005" name="tmp_39_reg_2098">
<pin_list>
<pin id="2099" dir="0" index="0" bw="32" slack="1"/>
<pin id="2100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="2103" class="1005" name="tmp_i_reg_2103">
<pin_list>
<pin id="2104" dir="0" index="0" bw="1" slack="1"/>
<pin id="2105" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="2108" class="1005" name="tmp_3_i_reg_2108">
<pin_list>
<pin id="2109" dir="0" index="0" bw="1" slack="1"/>
<pin id="2110" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="2113" class="1005" name="sel_tmp6_i_reg_2113">
<pin_list>
<pin id="2114" dir="0" index="0" bw="64" slack="1"/>
<pin id="2115" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp6_i "/>
</bind>
</comp>

<comp id="2118" class="1005" name="isneg_reg_2118">
<pin_list>
<pin id="2119" dir="0" index="0" bw="1" slack="1"/>
<pin id="2120" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="2128" class="1005" name="p_Result_17_reg_2128">
<pin_list>
<pin id="2129" dir="0" index="0" bw="54" slack="1"/>
<pin id="2130" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_17 "/>
</bind>
</comp>

<comp id="2133" class="1005" name="man_V_1_reg_2133">
<pin_list>
<pin id="2134" dir="0" index="0" bw="54" slack="1"/>
<pin id="2135" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_1 "/>
</bind>
</comp>

<comp id="2138" class="1005" name="tmp_10_reg_2138">
<pin_list>
<pin id="2139" dir="0" index="0" bw="1" slack="3"/>
<pin id="2140" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="2146" class="1005" name="F2_reg_2146">
<pin_list>
<pin id="2147" dir="0" index="0" bw="12" slack="1"/>
<pin id="2148" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2 "/>
</bind>
</comp>

<comp id="2155" class="1005" name="QUAN_INC_reg_2155">
<pin_list>
<pin id="2156" dir="0" index="0" bw="1" slack="1"/>
<pin id="2157" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="QUAN_INC "/>
</bind>
</comp>

<comp id="2160" class="1005" name="sh_amt_reg_2160">
<pin_list>
<pin id="2161" dir="0" index="0" bw="12" slack="1"/>
<pin id="2162" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="2167" class="1005" name="tmp_21_reg_2167">
<pin_list>
<pin id="2168" dir="0" index="0" bw="1" slack="1"/>
<pin id="2169" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="2172" class="1005" name="tmp_78_reg_2172">
<pin_list>
<pin id="2173" dir="0" index="0" bw="11" slack="1"/>
<pin id="2174" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78 "/>
</bind>
</comp>

<comp id="2177" class="1005" name="sh_amt_cast_reg_2177">
<pin_list>
<pin id="2178" dir="0" index="0" bw="32" slack="1"/>
<pin id="2179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_cast "/>
</bind>
</comp>

<comp id="2182" class="1005" name="tmp_13_reg_2182">
<pin_list>
<pin id="2183" dir="0" index="0" bw="1" slack="1"/>
<pin id="2184" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="2187" class="1005" name="tmp_59_reg_2187">
<pin_list>
<pin id="2188" dir="0" index="0" bw="3" slack="1"/>
<pin id="2189" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="2193" class="1005" name="tmp_76_reg_2193">
<pin_list>
<pin id="2194" dir="0" index="0" bw="1" slack="1"/>
<pin id="2195" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="2199" class="1005" name="p_Val2_6_reg_2199">
<pin_list>
<pin id="2200" dir="0" index="0" bw="3" slack="1"/>
<pin id="2201" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="2205" class="1005" name="tmp_77_reg_2205">
<pin_list>
<pin id="2206" dir="0" index="0" bw="1" slack="1"/>
<pin id="2207" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77 "/>
</bind>
</comp>

<comp id="2211" class="1005" name="sel_tmp2_reg_2211">
<pin_list>
<pin id="2212" dir="0" index="0" bw="1" slack="1"/>
<pin id="2213" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="2217" class="1005" name="sel_tmp6_reg_2217">
<pin_list>
<pin id="2218" dir="0" index="0" bw="1" slack="1"/>
<pin id="2219" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp6 "/>
</bind>
</comp>

<comp id="2224" class="1005" name="icmp_reg_2224">
<pin_list>
<pin id="2225" dir="0" index="0" bw="1" slack="2"/>
<pin id="2226" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="2230" class="1005" name="pos1_reg_2230">
<pin_list>
<pin id="2231" dir="0" index="0" bw="12" slack="1"/>
<pin id="2232" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="pos1 "/>
</bind>
</comp>

<comp id="2235" class="1005" name="tmp_25_reg_2235">
<pin_list>
<pin id="2236" dir="0" index="0" bw="1" slack="1"/>
<pin id="2237" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="2242" class="1005" name="rev_reg_2242">
<pin_list>
<pin id="2243" dir="0" index="0" bw="1" slack="1"/>
<pin id="2244" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev "/>
</bind>
</comp>

<comp id="2249" class="1005" name="Range1_all_ones_1_reg_2249">
<pin_list>
<pin id="2250" dir="0" index="0" bw="1" slack="1"/>
<pin id="2251" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_1 "/>
</bind>
</comp>

<comp id="2256" class="1005" name="tmp_82_reg_2256">
<pin_list>
<pin id="2257" dir="0" index="0" bw="1" slack="1"/>
<pin id="2258" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_82 "/>
</bind>
</comp>

<comp id="2261" class="1005" name="tmp_29_reg_2261">
<pin_list>
<pin id="2262" dir="0" index="0" bw="1" slack="1"/>
<pin id="2263" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="2267" class="1005" name="Range2_all_ones_reg_2267">
<pin_list>
<pin id="2268" dir="0" index="0" bw="1" slack="1"/>
<pin id="2269" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones "/>
</bind>
</comp>

<comp id="2272" class="1005" name="tmp_31_reg_2272">
<pin_list>
<pin id="2273" dir="0" index="0" bw="1" slack="1"/>
<pin id="2274" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="2277" class="1005" name="Range1_all_zeros_1_reg_2277">
<pin_list>
<pin id="2278" dir="0" index="0" bw="1" slack="1"/>
<pin id="2279" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_1 "/>
</bind>
</comp>

<comp id="2282" class="1005" name="sel_tmp11_reg_2282">
<pin_list>
<pin id="2283" dir="0" index="0" bw="1" slack="1"/>
<pin id="2284" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp11 "/>
</bind>
</comp>

<comp id="2288" class="1005" name="p_Val2_7_reg_2288">
<pin_list>
<pin id="2289" dir="0" index="0" bw="3" slack="1"/>
<pin id="2290" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="2295" class="1005" name="sign_assign_reg_2295">
<pin_list>
<pin id="2296" dir="0" index="0" bw="1" slack="1"/>
<pin id="2297" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sign_assign "/>
</bind>
</comp>

<comp id="2301" class="1005" name="overflow_reg_2301">
<pin_list>
<pin id="2302" dir="0" index="0" bw="1" slack="1"/>
<pin id="2303" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="overflow "/>
</bind>
</comp>

<comp id="2307" class="1005" name="brmerge121_demorgan_s_reg_2307">
<pin_list>
<pin id="2308" dir="0" index="0" bw="1" slack="1"/>
<pin id="2309" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge121_demorgan_s "/>
</bind>
</comp>

<comp id="2313" class="1005" name="tmp_8_reg_2313">
<pin_list>
<pin id="2314" dir="0" index="0" bw="32" slack="22"/>
<pin id="2315" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="2318" class="1005" name="tmp_14_reg_2318">
<pin_list>
<pin id="2319" dir="0" index="0" bw="32" slack="8"/>
<pin id="2320" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="2325" class="1005" name="Wout_V_reg_2325">
<pin_list>
<pin id="2326" dir="0" index="0" bw="16" slack="2"/>
<pin id="2327" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="Wout_V "/>
</bind>
</comp>

<comp id="2331" class="1005" name="tmp_36_reg_2331">
<pin_list>
<pin id="2332" dir="0" index="0" bw="32" slack="2"/>
<pin id="2333" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="2336" class="1005" name="rhs_V_1_reg_2336">
<pin_list>
<pin id="2337" dir="0" index="0" bw="32" slack="8"/>
<pin id="2338" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="rhs_V_1 "/>
</bind>
</comp>

<comp id="2344" class="1005" name="tmp_37_reg_2344">
<pin_list>
<pin id="2345" dir="0" index="0" bw="1" slack="4"/>
<pin id="2346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="2348" class="1005" name="tmp_40_reg_2348">
<pin_list>
<pin id="2349" dir="0" index="0" bw="32" slack="4"/>
<pin id="2350" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="2353" class="1005" name="p_sum_reg_2353">
<pin_list>
<pin id="2354" dir="0" index="0" bw="32" slack="4"/>
<pin id="2355" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_sum "/>
</bind>
</comp>

<comp id="2358" class="1005" name="tmp48_reg_2358">
<pin_list>
<pin id="2359" dir="0" index="0" bw="32" slack="4"/>
<pin id="2360" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp48 "/>
</bind>
</comp>

<comp id="2363" class="1005" name="i_op_assign_18_cast_reg_2363">
<pin_list>
<pin id="2364" dir="0" index="0" bw="32" slack="5"/>
<pin id="2365" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="i_op_assign_18_cast "/>
</bind>
</comp>

<comp id="2372" class="1005" name="c_reg_2372">
<pin_list>
<pin id="2373" dir="0" index="0" bw="16" slack="0"/>
<pin id="2374" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="2377" class="1005" name="next_mul9_reg_2377">
<pin_list>
<pin id="2378" dir="0" index="0" bw="16" slack="0"/>
<pin id="2379" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="next_mul9 "/>
</bind>
</comp>

<comp id="2385" class="1005" name="i_reg_2385">
<pin_list>
<pin id="2386" dir="0" index="0" bw="16" slack="0"/>
<pin id="2387" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="2390" class="1005" name="p_4_reg_2390">
<pin_list>
<pin id="2391" dir="0" index="0" bw="32" slack="17"/>
<pin id="2392" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="p_4 "/>
</bind>
</comp>

<comp id="2395" class="1005" name="next_mul_reg_2395">
<pin_list>
<pin id="2396" dir="0" index="0" bw="16" slack="0"/>
<pin id="2397" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="2400" class="1005" name="i_op_assign_16_cast_reg_2400">
<pin_list>
<pin id="2401" dir="0" index="0" bw="32" slack="16"/>
<pin id="2402" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="i_op_assign_16_cast "/>
</bind>
</comp>

<comp id="2408" class="1005" name="j_reg_2408">
<pin_list>
<pin id="2409" dir="0" index="0" bw="16" slack="0"/>
<pin id="2410" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="2416" class="1005" name="ii_reg_2416">
<pin_list>
<pin id="2417" dir="0" index="0" bw="8" slack="0"/>
<pin id="2418" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="2421" class="1005" name="lhs_V_1_reg_2421">
<pin_list>
<pin id="2422" dir="0" index="0" bw="32" slack="1"/>
<pin id="2423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_1 "/>
</bind>
</comp>

<comp id="2426" class="1005" name="tmp_45_reg_2426">
<pin_list>
<pin id="2427" dir="0" index="0" bw="32" slack="2"/>
<pin id="2428" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="2436" class="1005" name="jj_reg_2436">
<pin_list>
<pin id="2437" dir="0" index="0" bw="8" slack="0"/>
<pin id="2438" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="jj "/>
</bind>
</comp>

<comp id="2441" class="1005" name="w_V_reg_2441">
<pin_list>
<pin id="2442" dir="0" index="0" bw="16" slack="1"/>
<pin id="2443" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w_V "/>
</bind>
</comp>

<comp id="2448" class="1005" name="feature_in2_sum_reg_2448">
<pin_list>
<pin id="2449" dir="0" index="0" bw="32" slack="1"/>
<pin id="2450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="feature_in2_sum "/>
</bind>
</comp>

<comp id="2453" class="1005" name="feature_in2_sum5_reg_2453">
<pin_list>
<pin id="2454" dir="0" index="0" bw="32" slack="1"/>
<pin id="2455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="feature_in2_sum5 "/>
</bind>
</comp>

<comp id="2458" class="1005" name="gmem_addr_3_reg_2458">
<pin_list>
<pin id="2459" dir="0" index="0" bw="32" slack="1"/>
<pin id="2460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="2464" class="1005" name="gmem_addr_2_reg_2464">
<pin_list>
<pin id="2465" dir="0" index="0" bw="32" slack="1"/>
<pin id="2466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="2470" class="1005" name="tmp_66_reg_2470">
<pin_list>
<pin id="2471" dir="0" index="0" bw="1" slack="1"/>
<pin id="2472" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="2475" class="1005" name="tmp_56_reg_2475">
<pin_list>
<pin id="2476" dir="0" index="0" bw="1" slack="1"/>
<pin id="2477" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="2480" class="1005" name="sum_3_feature_in_loa_reg_2480">
<pin_list>
<pin id="2481" dir="0" index="0" bw="32" slack="5"/>
<pin id="2482" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sum_3_feature_in_loa "/>
</bind>
</comp>

<comp id="2485" class="1005" name="feature_in_load_1_su_reg_2485">
<pin_list>
<pin id="2486" dir="0" index="0" bw="32" slack="5"/>
<pin id="2487" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="feature_in_load_1_su "/>
</bind>
</comp>

<comp id="2490" class="1005" name="feature_in2_sum6_reg_2490">
<pin_list>
<pin id="2491" dir="0" index="0" bw="32" slack="1"/>
<pin id="2492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="feature_in2_sum6 "/>
</bind>
</comp>

<comp id="2495" class="1005" name="gmem_addr_1_reg_2495">
<pin_list>
<pin id="2496" dir="0" index="0" bw="32" slack="1"/>
<pin id="2497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="2501" class="1005" name="sum_2_reg_2501">
<pin_list>
<pin id="2502" dir="0" index="0" bw="32" slack="2"/>
<pin id="2503" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

<comp id="2506" class="1005" name="sum_1_reg_2506">
<pin_list>
<pin id="2507" dir="0" index="0" bw="32" slack="1"/>
<pin id="2508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="2511" class="1005" name="tmp_reg_2511">
<pin_list>
<pin id="2512" dir="0" index="0" bw="32" slack="1"/>
<pin id="2513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="2516" class="1005" name="tmp1_reg_2516">
<pin_list>
<pin id="2517" dir="0" index="0" bw="32" slack="1"/>
<pin id="2518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="2521" class="1005" name="feature_out4_sum_reg_2521">
<pin_list>
<pin id="2522" dir="0" index="0" bw="32" slack="1"/>
<pin id="2523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="feature_out4_sum "/>
</bind>
</comp>

<comp id="2526" class="1005" name="gmem_addr_reg_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="32" slack="1"/>
<pin id="2528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="202"><net_src comp="24" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="6" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="2" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="176" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="86" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="178" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="190" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="260"><net_src comp="192" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="261"><net_src comp="194" pin="0"/><net_sink comp="246" pin=4"/></net>

<net id="262"><net_src comp="196" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="54" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="158" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="158" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="300"><net_src comp="158" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="308"><net_src comp="301" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="312"><net_src comp="158" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="323"><net_src comp="158" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="331"><net_src comp="324" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="341"><net_src comp="335" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="345"><net_src comp="168" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="356"><net_src comp="353" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="363"><net_src comp="332" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="357" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="368"><net_src comp="168" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="376" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="390"><net_src comp="353" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="380" pin="8"/><net_sink comp="376" pin=0"/></net>

<net id="395"><net_src comp="392" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="402"><net_src comp="332" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="403"><net_src comp="396" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="408"><net_src comp="353" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="335" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="421"><net_src comp="353" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="430"><net_src comp="38" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="440"><net_src comp="422" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="445"><net_src comp="253" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="454"><net_src comp="32" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="198" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="34" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="36" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="464"><net_src comp="32" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="204" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="34" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="36" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="471"><net_src comp="216" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="476"><net_src comp="473" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="480"><net_src comp="477" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="491"><net_src comp="481" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="484" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="437" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="40" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="493" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="42" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="511"><net_src comp="44" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="493" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="46" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="48" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="518"><net_src comp="493" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="525"><net_src comp="50" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="493" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="46" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="528"><net_src comp="52" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="532"><net_src comp="519" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="537"><net_src comp="493" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="538" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="546"><net_src comp="56" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="58" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="60" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="62" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="552" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="557" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="270" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="64" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="66" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="582"><net_src comp="572" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="64" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="68" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="594"><net_src comp="583" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="568" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="601"><net_src comp="40" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="590" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="42" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="610"><net_src comp="44" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="590" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="46" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="613"><net_src comp="48" pin="0"/><net_sink comp="604" pin=3"/></net>

<net id="617"><net_src comp="590" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="623"><net_src comp="604" pin="4"/><net_sink comp="618" pin=2"/></net>

<net id="628"><net_src comp="596" pin="3"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="614" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="639"><net_src comp="270" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="70" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="629" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="635" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="653"><net_src comp="72" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="624" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="618" pin="3"/><net_sink comp="647" pin=2"/></net>

<net id="656"><net_src comp="641" pin="2"/><net_sink comp="647" pin=3"/></net>

<net id="660"><net_src comp="647" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="562" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="661" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="542" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="677"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="579" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="38" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="684"><net_src comp="542" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="547" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="691"><net_src comp="680" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="672" pin="3"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="657" pin="1"/><net_sink comp="686" pin=2"/></net>

<net id="698"><net_src comp="74" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="694" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="699" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="437" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="704" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="711" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="724"><net_src comp="40" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="711" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="726"><net_src comp="42" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="733"><net_src comp="44" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="711" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="735"><net_src comp="46" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="736"><net_src comp="48" pin="0"/><net_sink comp="727" pin=3"/></net>

<net id="740"><net_src comp="727" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="76" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="737" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="711" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="756"><net_src comp="78" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="74" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="747" pin="1"/><net_sink comp="751" pin=2"/></net>

<net id="762"><net_src comp="751" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="80" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="759" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="715" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="66" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="82" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="737" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="787"><net_src comp="84" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="775" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="789"><net_src comp="86" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="790"><net_src comp="88" pin="0"/><net_sink comp="781" pin=3"/></net>

<net id="795"><net_src comp="781" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="62" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="90" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="775" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="92" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="775" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="814"><net_src comp="791" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="797" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="816"><net_src comp="803" pin="2"/><net_sink comp="809" pin=2"/></net>

<net id="821"><net_src comp="797" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="94" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="828"><net_src comp="791" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="96" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="92" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="835"><net_src comp="741" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="823" pin="3"/><net_sink comp="831" pin=1"/></net>

<net id="843"><net_src comp="84" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="831" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="845"><net_src comp="86" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="846"><net_src comp="88" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="859"><net_src comp="92" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="863"><net_src comp="847" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="868"><net_src comp="94" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="873"><net_src comp="98" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="877"><net_src comp="852" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="847" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="874" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="887"><net_src comp="878" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="893"><net_src comp="100" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="894"><net_src comp="102" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="900"><net_src comp="864" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="901"><net_src comp="884" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="902"><net_src comp="888" pin="3"/><net_sink comp="895" pin=2"/></net>

<net id="907"><net_src comp="104" pin="0"/><net_sink comp="903" pin=0"/></net>

<net id="911"><net_src comp="903" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="917"><net_src comp="106" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="918"><net_src comp="847" pin="3"/><net_sink comp="912" pin=1"/></net>

<net id="919"><net_src comp="908" pin="1"/><net_sink comp="912" pin=2"/></net>

<net id="925"><net_src comp="912" pin="3"/><net_sink comp="920" pin=2"/></net>

<net id="931"><net_src comp="108" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="932"><net_src comp="895" pin="3"/><net_sink comp="926" pin=1"/></net>

<net id="933"><net_src comp="34" pin="0"/><net_sink comp="926" pin=2"/></net>

<net id="937"><net_src comp="920" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="942"><net_src comp="934" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="895" pin="3"/><net_sink comp="938" pin=1"/></net>

<net id="949"><net_src comp="108" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="938" pin="2"/><net_sink comp="944" pin=1"/></net>

<net id="951"><net_src comp="34" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="956"><net_src comp="855" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="74" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="962"><net_src comp="952" pin="2"/><net_sink comp="958" pin=1"/></net>

<net id="967"><net_src comp="92" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="972"><net_src comp="963" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="869" pin="2"/><net_sink comp="968" pin=1"/></net>

<net id="978"><net_src comp="62" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="983"><net_src comp="96" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="987"><net_src comp="979" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="992"><net_src comp="98" pin="0"/><net_sink comp="988" pin=0"/></net>

<net id="996"><net_src comp="988" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="1001"><net_src comp="979" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="94" pin="0"/><net_sink comp="997" pin=1"/></net>

<net id="1008"><net_src comp="110" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1009"><net_src comp="979" pin="2"/><net_sink comp="1003" pin=1"/></net>

<net id="1010"><net_src comp="88" pin="0"/><net_sink comp="1003" pin=2"/></net>

<net id="1015"><net_src comp="1003" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="74" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1020"><net_src comp="984" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1025"><net_src comp="847" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="1017" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1030"><net_src comp="1021" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1035"><net_src comp="1027" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="1011" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1041"><net_src comp="1031" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="997" pin="2"/><net_sink comp="1037" pin=1"/></net>

<net id="1048"><net_src comp="110" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1049"><net_src comp="988" pin="2"/><net_sink comp="1043" pin=1"/></net>

<net id="1050"><net_src comp="88" pin="0"/><net_sink comp="1043" pin=2"/></net>

<net id="1055"><net_src comp="988" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="94" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1060"><net_src comp="993" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1065"><net_src comp="847" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="1057" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1071"><net_src comp="112" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="1057" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1077"><net_src comp="1061" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="1067" pin="2"/><net_sink comp="1073" pin=1"/></net>

<net id="1083"><net_src comp="1061" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="80" pin="0"/><net_sink comp="1079" pin=1"/></net>

<net id="1089"><net_src comp="988" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="94" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1095"><net_src comp="847" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="80" pin="0"/><net_sink comp="1091" pin=1"/></net>

<net id="1101"><net_src comp="1051" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="74" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="1003" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="1097" pin="2"/><net_sink comp="1103" pin=1"/></net>

<net id="1113"><net_src comp="1085" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="1103" pin="2"/><net_sink comp="1109" pin=1"/></net>

<net id="1122"><net_src comp="1115" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1126"><net_src comp="1118" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1132"><net_src comp="102" pin="0"/><net_sink comp="1127" pin=2"/></net>

<net id="1142"><net_src comp="1133" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1143"><net_src comp="1127" pin="3"/><net_sink comp="1137" pin=2"/></net>

<net id="1148"><net_src comp="74" pin="0"/><net_sink comp="1144" pin=1"/></net>

<net id="1153"><net_src comp="1144" pin="2"/><net_sink comp="1149" pin=1"/></net>

<net id="1159"><net_src comp="1149" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1160"><net_src comp="1137" pin="3"/><net_sink comp="1154" pin=2"/></net>

<net id="1166"><net_src comp="1123" pin="1"/><net_sink comp="1161" pin=1"/></net>

<net id="1167"><net_src comp="1154" pin="3"/><net_sink comp="1161" pin=2"/></net>

<net id="1176"><net_src comp="1168" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="74" pin="0"/><net_sink comp="1172" pin=1"/></net>

<net id="1182"><net_src comp="1133" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="1172" pin="2"/><net_sink comp="1178" pin=1"/></net>

<net id="1189"><net_src comp="108" pin="0"/><net_sink comp="1184" pin=0"/></net>

<net id="1190"><net_src comp="1161" pin="3"/><net_sink comp="1184" pin=1"/></net>

<net id="1191"><net_src comp="34" pin="0"/><net_sink comp="1184" pin=2"/></net>

<net id="1196"><net_src comp="74" pin="0"/><net_sink comp="1192" pin=1"/></net>

<net id="1201"><net_src comp="1192" pin="2"/><net_sink comp="1197" pin=1"/></net>

<net id="1207"><net_src comp="1197" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1208"><net_src comp="1192" pin="2"/><net_sink comp="1202" pin=2"/></net>

<net id="1217"><net_src comp="1202" pin="3"/><net_sink comp="1213" pin=0"/></net>

<net id="1222"><net_src comp="74" pin="0"/><net_sink comp="1218" pin=1"/></net>

<net id="1227"><net_src comp="1218" pin="2"/><net_sink comp="1223" pin=1"/></net>

<net id="1242"><net_src comp="1209" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1243"><net_src comp="1213" pin="2"/><net_sink comp="1237" pin=1"/></net>

<net id="1244"><net_src comp="1232" pin="3"/><net_sink comp="1237" pin=2"/></net>

<net id="1250"><net_src comp="1218" pin="2"/><net_sink comp="1245" pin=1"/></net>

<net id="1251"><net_src comp="1228" pin="2"/><net_sink comp="1245" pin=2"/></net>

<net id="1257"><net_src comp="1209" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1258"><net_src comp="1223" pin="2"/><net_sink comp="1252" pin=1"/></net>

<net id="1259"><net_src comp="1245" pin="3"/><net_sink comp="1252" pin=2"/></net>

<net id="1265"><net_src comp="1178" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1266"><net_src comp="1237" pin="3"/><net_sink comp="1260" pin=1"/></net>

<net id="1267"><net_src comp="1252" pin="3"/><net_sink comp="1260" pin=2"/></net>

<net id="1272"><net_src comp="1133" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1273"><net_src comp="74" pin="0"/><net_sink comp="1268" pin=1"/></net>

<net id="1278"><net_src comp="1268" pin="2"/><net_sink comp="1274" pin=1"/></net>

<net id="1283"><net_src comp="1274" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1288"><net_src comp="1202" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1289"><net_src comp="74" pin="0"/><net_sink comp="1284" pin=1"/></net>

<net id="1294"><net_src comp="1279" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1295"><net_src comp="1284" pin="2"/><net_sink comp="1290" pin=1"/></net>

<net id="1300"><net_src comp="1237" pin="3"/><net_sink comp="1296" pin=0"/></net>

<net id="1301"><net_src comp="1279" pin="2"/><net_sink comp="1296" pin=1"/></net>

<net id="1307"><net_src comp="110" pin="0"/><net_sink comp="1302" pin=0"/></net>

<net id="1308"><net_src comp="88" pin="0"/><net_sink comp="1302" pin=2"/></net>

<net id="1313"><net_src comp="1302" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1314"><net_src comp="1218" pin="2"/><net_sink comp="1309" pin=1"/></net>

<net id="1320"><net_src comp="1290" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1321"><net_src comp="1296" pin="2"/><net_sink comp="1315" pin=1"/></net>

<net id="1322"><net_src comp="1309" pin="2"/><net_sink comp="1315" pin=2"/></net>

<net id="1327"><net_src comp="1178" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1328"><net_src comp="1237" pin="3"/><net_sink comp="1323" pin=1"/></net>

<net id="1333"><net_src comp="1323" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1334"><net_src comp="74" pin="0"/><net_sink comp="1329" pin=1"/></net>

<net id="1339"><net_src comp="74" pin="0"/><net_sink comp="1335" pin=1"/></net>

<net id="1344"><net_src comp="1315" pin="3"/><net_sink comp="1340" pin=0"/></net>

<net id="1345"><net_src comp="1335" pin="2"/><net_sink comp="1340" pin=1"/></net>

<net id="1350"><net_src comp="1184" pin="3"/><net_sink comp="1346" pin=0"/></net>

<net id="1351"><net_src comp="1335" pin="2"/><net_sink comp="1346" pin=1"/></net>

<net id="1356"><net_src comp="1346" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1366"><net_src comp="1357" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1367"><net_src comp="1329" pin="2"/><net_sink comp="1361" pin=1"/></net>

<net id="1368"><net_src comp="1352" pin="2"/><net_sink comp="1361" pin=2"/></net>

<net id="1373"><net_src comp="1260" pin="3"/><net_sink comp="1369" pin=0"/></net>

<net id="1374"><net_src comp="74" pin="0"/><net_sink comp="1369" pin=1"/></net>

<net id="1379"><net_src comp="1369" pin="2"/><net_sink comp="1375" pin=1"/></net>

<net id="1384"><net_src comp="1184" pin="3"/><net_sink comp="1380" pin=0"/></net>

<net id="1385"><net_src comp="1375" pin="2"/><net_sink comp="1380" pin=1"/></net>

<net id="1390"><net_src comp="74" pin="0"/><net_sink comp="1386" pin=1"/></net>

<net id="1395"><net_src comp="1380" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1396"><net_src comp="1386" pin="2"/><net_sink comp="1391" pin=1"/></net>

<net id="1401"><net_src comp="1184" pin="3"/><net_sink comp="1397" pin=0"/></net>

<net id="1402"><net_src comp="1340" pin="2"/><net_sink comp="1397" pin=1"/></net>

<net id="1413"><net_src comp="74" pin="0"/><net_sink comp="1409" pin=1"/></net>

<net id="1418"><net_src comp="1409" pin="2"/><net_sink comp="1414" pin=1"/></net>

<net id="1423"><net_src comp="1414" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1428"><net_src comp="74" pin="0"/><net_sink comp="1424" pin=1"/></net>

<net id="1433"><net_src comp="1424" pin="2"/><net_sink comp="1429" pin=1"/></net>

<net id="1438"><net_src comp="1429" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1444"><net_src comp="1419" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1445"><net_src comp="142" pin="0"/><net_sink comp="1439" pin=1"/></net>

<net id="1451"><net_src comp="102" pin="0"/><net_sink comp="1446" pin=1"/></net>

<net id="1452"><net_src comp="144" pin="0"/><net_sink comp="1446" pin=2"/></net>

<net id="1457"><net_src comp="1414" pin="2"/><net_sink comp="1453" pin=1"/></net>

<net id="1463"><net_src comp="1453" pin="2"/><net_sink comp="1458" pin=0"/></net>

<net id="1464"><net_src comp="1446" pin="3"/><net_sink comp="1458" pin=1"/></net>

<net id="1474"><net_src comp="1465" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1475"><net_src comp="1458" pin="3"/><net_sink comp="1469" pin=1"/></net>

<net id="1480"><net_src comp="74" pin="0"/><net_sink comp="1476" pin=1"/></net>

<net id="1485"><net_src comp="1434" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1486"><net_src comp="1476" pin="2"/><net_sink comp="1481" pin=1"/></net>

<net id="1491"><net_src comp="1481" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1497"><net_src comp="1487" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1498"><net_src comp="1439" pin="3"/><net_sink comp="1492" pin=1"/></net>

<net id="1499"><net_src comp="1469" pin="3"/><net_sink comp="1492" pin=2"/></net>

<net id="1506"><net_src comp="146" pin="0"/><net_sink comp="1500" pin=0"/></net>

<net id="1507"><net_src comp="1492" pin="3"/><net_sink comp="1500" pin=1"/></net>

<net id="1508"><net_src comp="86" pin="0"/><net_sink comp="1500" pin=2"/></net>

<net id="1509"><net_src comp="34" pin="0"/><net_sink comp="1500" pin=3"/></net>

<net id="1515"><net_src comp="108" pin="0"/><net_sink comp="1510" pin=0"/></net>

<net id="1516"><net_src comp="1492" pin="3"/><net_sink comp="1510" pin=1"/></net>

<net id="1517"><net_src comp="34" pin="0"/><net_sink comp="1510" pin=2"/></net>

<net id="1521"><net_src comp="1492" pin="3"/><net_sink comp="1518" pin=0"/></net>

<net id="1526"><net_src comp="148" pin="0"/><net_sink comp="1522" pin=0"/></net>

<net id="1527"><net_src comp="1500" pin="4"/><net_sink comp="1522" pin=1"/></net>

<net id="1533"><net_src comp="1518" pin="1"/><net_sink comp="1528" pin=0"/></net>

<net id="1534"><net_src comp="1522" pin="2"/><net_sink comp="1528" pin=1"/></net>

<net id="1535"><net_src comp="1500" pin="4"/><net_sink comp="1528" pin=2"/></net>

<net id="1541"><net_src comp="1510" pin="3"/><net_sink comp="1536" pin=0"/></net>

<net id="1542"><net_src comp="1528" pin="3"/><net_sink comp="1536" pin=1"/></net>

<net id="1543"><net_src comp="1500" pin="4"/><net_sink comp="1536" pin=2"/></net>

<net id="1547"><net_src comp="1536" pin="3"/><net_sink comp="1544" pin=0"/></net>

<net id="1551"><net_src comp="1544" pin="1"/><net_sink comp="1548" pin=0"/></net>

<net id="1559"><net_src comp="150" pin="0"/><net_sink comp="1555" pin=1"/></net>

<net id="1564"><net_src comp="148" pin="0"/><net_sink comp="1560" pin=1"/></net>

<net id="1570"><net_src comp="1555" pin="2"/><net_sink comp="1565" pin=0"/></net>

<net id="1571"><net_src comp="152" pin="0"/><net_sink comp="1565" pin=1"/></net>

<net id="1572"><net_src comp="154" pin="0"/><net_sink comp="1565" pin=2"/></net>

<net id="1577"><net_src comp="1555" pin="2"/><net_sink comp="1573" pin=0"/></net>

<net id="1578"><net_src comp="1560" pin="2"/><net_sink comp="1573" pin=1"/></net>

<net id="1584"><net_src comp="1573" pin="2"/><net_sink comp="1579" pin=0"/></net>

<net id="1585"><net_src comp="1565" pin="3"/><net_sink comp="1579" pin=1"/></net>

<net id="1586"><net_src comp="156" pin="0"/><net_sink comp="1579" pin=2"/></net>

<net id="1590"><net_src comp="279" pin="4"/><net_sink comp="1587" pin=0"/></net>

<net id="1595"><net_src comp="279" pin="4"/><net_sink comp="1591" pin=0"/></net>

<net id="1600"><net_src comp="279" pin="4"/><net_sink comp="1596" pin=0"/></net>

<net id="1601"><net_src comp="166" pin="0"/><net_sink comp="1596" pin=1"/></net>

<net id="1606"><net_src comp="301" pin="4"/><net_sink comp="1602" pin=0"/></net>

<net id="1610"><net_src comp="290" pin="4"/><net_sink comp="1607" pin=0"/></net>

<net id="1615"><net_src comp="290" pin="4"/><net_sink comp="1611" pin=0"/></net>

<net id="1620"><net_src comp="290" pin="4"/><net_sink comp="1616" pin=0"/></net>

<net id="1621"><net_src comp="166" pin="0"/><net_sink comp="1616" pin=1"/></net>

<net id="1626"><net_src comp="324" pin="4"/><net_sink comp="1622" pin=0"/></net>

<net id="1630"><net_src comp="313" pin="4"/><net_sink comp="1627" pin=0"/></net>

<net id="1635"><net_src comp="313" pin="4"/><net_sink comp="1631" pin=0"/></net>

<net id="1640"><net_src comp="313" pin="4"/><net_sink comp="1636" pin=0"/></net>

<net id="1641"><net_src comp="166" pin="0"/><net_sink comp="1636" pin=1"/></net>

<net id="1646"><net_src comp="346" pin="4"/><net_sink comp="1642" pin=0"/></net>

<net id="1651"><net_src comp="346" pin="4"/><net_sink comp="1647" pin=0"/></net>

<net id="1652"><net_src comp="172" pin="0"/><net_sink comp="1647" pin=1"/></net>

<net id="1656"><net_src comp="346" pin="4"/><net_sink comp="1653" pin=0"/></net>

<net id="1661"><net_src comp="1653" pin="1"/><net_sink comp="1657" pin=0"/></net>

<net id="1662"><net_src comp="297" pin="1"/><net_sink comp="1657" pin=1"/></net>

<net id="1666"><net_src comp="1657" pin="2"/><net_sink comp="1663" pin=0"/></net>

<net id="1671"><net_src comp="1663" pin="1"/><net_sink comp="1667" pin=1"/></net>

<net id="1676"><net_src comp="1667" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1681"><net_src comp="369" pin="4"/><net_sink comp="1677" pin=0"/></net>

<net id="1686"><net_src comp="369" pin="4"/><net_sink comp="1682" pin=0"/></net>

<net id="1687"><net_src comp="172" pin="0"/><net_sink comp="1682" pin=1"/></net>

<net id="1691"><net_src comp="369" pin="4"/><net_sink comp="1688" pin=0"/></net>

<net id="1696"><net_src comp="320" pin="1"/><net_sink comp="1692" pin=0"/></net>

<net id="1697"><net_src comp="1688" pin="1"/><net_sink comp="1692" pin=1"/></net>

<net id="1716"><net_src comp="0" pin="0"/><net_sink comp="1712" pin=0"/></net>

<net id="1717"><net_src comp="1712" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="1722"><net_src comp="0" pin="0"/><net_sink comp="1718" pin=0"/></net>

<net id="1723"><net_src comp="1718" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="1727"><net_src comp="353" pin="1"/><net_sink comp="1724" pin=0"/></net>

<net id="1734"><net_src comp="180" pin="0"/><net_sink comp="1728" pin=0"/></net>

<net id="1735"><net_src comp="1724" pin="1"/><net_sink comp="1728" pin=1"/></net>

<net id="1736"><net_src comp="182" pin="0"/><net_sink comp="1728" pin=2"/></net>

<net id="1737"><net_src comp="184" pin="0"/><net_sink comp="1728" pin=3"/></net>

<net id="1741"><net_src comp="1724" pin="1"/><net_sink comp="1738" pin=0"/></net>

<net id="1745"><net_src comp="442" pin="1"/><net_sink comp="1742" pin=0"/></net>

<net id="1752"><net_src comp="180" pin="0"/><net_sink comp="1746" pin=0"/></net>

<net id="1753"><net_src comp="1742" pin="1"/><net_sink comp="1746" pin=1"/></net>

<net id="1754"><net_src comp="182" pin="0"/><net_sink comp="1746" pin=2"/></net>

<net id="1755"><net_src comp="184" pin="0"/><net_sink comp="1746" pin=3"/></net>

<net id="1759"><net_src comp="1742" pin="1"/><net_sink comp="1756" pin=0"/></net>

<net id="1764"><net_src comp="1728" pin="4"/><net_sink comp="1760" pin=0"/></net>

<net id="1765"><net_src comp="186" pin="0"/><net_sink comp="1760" pin=1"/></net>

<net id="1770"><net_src comp="1738" pin="1"/><net_sink comp="1766" pin=0"/></net>

<net id="1771"><net_src comp="188" pin="0"/><net_sink comp="1766" pin=1"/></net>

<net id="1776"><net_src comp="1766" pin="2"/><net_sink comp="1772" pin=0"/></net>

<net id="1777"><net_src comp="1760" pin="2"/><net_sink comp="1772" pin=1"/></net>

<net id="1782"><net_src comp="1746" pin="4"/><net_sink comp="1778" pin=0"/></net>

<net id="1783"><net_src comp="186" pin="0"/><net_sink comp="1778" pin=1"/></net>

<net id="1788"><net_src comp="1756" pin="1"/><net_sink comp="1784" pin=0"/></net>

<net id="1789"><net_src comp="188" pin="0"/><net_sink comp="1784" pin=1"/></net>

<net id="1794"><net_src comp="1784" pin="2"/><net_sink comp="1790" pin=0"/></net>

<net id="1795"><net_src comp="1778" pin="2"/><net_sink comp="1790" pin=1"/></net>

<net id="1800"><net_src comp="1772" pin="2"/><net_sink comp="1796" pin=0"/></net>

<net id="1801"><net_src comp="1790" pin="2"/><net_sink comp="1796" pin=1"/></net>

<net id="1806"><net_src comp="1796" pin="2"/><net_sink comp="1802" pin=0"/></net>

<net id="1812"><net_src comp="1802" pin="2"/><net_sink comp="1807" pin=0"/></net>

<net id="1813"><net_src comp="353" pin="1"/><net_sink comp="1807" pin=1"/></net>

<net id="1814"><net_src comp="442" pin="1"/><net_sink comp="1807" pin=2"/></net>

<net id="1818"><net_src comp="353" pin="1"/><net_sink comp="1815" pin=0"/></net>

<net id="1825"><net_src comp="180" pin="0"/><net_sink comp="1819" pin=0"/></net>

<net id="1826"><net_src comp="1815" pin="1"/><net_sink comp="1819" pin=1"/></net>

<net id="1827"><net_src comp="182" pin="0"/><net_sink comp="1819" pin=2"/></net>

<net id="1828"><net_src comp="184" pin="0"/><net_sink comp="1819" pin=3"/></net>

<net id="1832"><net_src comp="1815" pin="1"/><net_sink comp="1829" pin=0"/></net>

<net id="1836"><net_src comp="442" pin="1"/><net_sink comp="1833" pin=0"/></net>

<net id="1843"><net_src comp="180" pin="0"/><net_sink comp="1837" pin=0"/></net>

<net id="1844"><net_src comp="1833" pin="1"/><net_sink comp="1837" pin=1"/></net>

<net id="1845"><net_src comp="182" pin="0"/><net_sink comp="1837" pin=2"/></net>

<net id="1846"><net_src comp="184" pin="0"/><net_sink comp="1837" pin=3"/></net>

<net id="1850"><net_src comp="1833" pin="1"/><net_sink comp="1847" pin=0"/></net>

<net id="1855"><net_src comp="1819" pin="4"/><net_sink comp="1851" pin=0"/></net>

<net id="1856"><net_src comp="186" pin="0"/><net_sink comp="1851" pin=1"/></net>

<net id="1861"><net_src comp="1829" pin="1"/><net_sink comp="1857" pin=0"/></net>

<net id="1862"><net_src comp="188" pin="0"/><net_sink comp="1857" pin=1"/></net>

<net id="1867"><net_src comp="1857" pin="2"/><net_sink comp="1863" pin=0"/></net>

<net id="1868"><net_src comp="1851" pin="2"/><net_sink comp="1863" pin=1"/></net>

<net id="1873"><net_src comp="1837" pin="4"/><net_sink comp="1869" pin=0"/></net>

<net id="1874"><net_src comp="186" pin="0"/><net_sink comp="1869" pin=1"/></net>

<net id="1879"><net_src comp="1847" pin="1"/><net_sink comp="1875" pin=0"/></net>

<net id="1880"><net_src comp="188" pin="0"/><net_sink comp="1875" pin=1"/></net>

<net id="1885"><net_src comp="1875" pin="2"/><net_sink comp="1881" pin=0"/></net>

<net id="1886"><net_src comp="1869" pin="2"/><net_sink comp="1881" pin=1"/></net>

<net id="1891"><net_src comp="1863" pin="2"/><net_sink comp="1887" pin=0"/></net>

<net id="1892"><net_src comp="1881" pin="2"/><net_sink comp="1887" pin=1"/></net>

<net id="1897"><net_src comp="1887" pin="2"/><net_sink comp="1893" pin=0"/></net>

<net id="1903"><net_src comp="1893" pin="2"/><net_sink comp="1898" pin=0"/></net>

<net id="1904"><net_src comp="442" pin="1"/><net_sink comp="1898" pin=1"/></net>

<net id="1905"><net_src comp="353" pin="1"/><net_sink comp="1898" pin=2"/></net>

<net id="1917"><net_src comp="0" pin="0"/><net_sink comp="1913" pin=0"/></net>

<net id="1918"><net_src comp="1913" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="1927"><net_src comp="1919" pin="2"/><net_sink comp="1923" pin=0"/></net>

<net id="1936"><net_src comp="1928" pin="2"/><net_sink comp="1932" pin=1"/></net>

<net id="1941"><net_src comp="0" pin="0"/><net_sink comp="1937" pin=0"/></net>

<net id="1942"><net_src comp="1937" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="1947"><net_src comp="1552" pin="1"/><net_sink comp="1943" pin=1"/></net>

<net id="1952"><net_src comp="1607" pin="1"/><net_sink comp="1948" pin=0"/></net>

<net id="1958"><net_src comp="1698" pin="1"/><net_sink comp="1953" pin=0"/></net>

<net id="1959"><net_src comp="1953" pin="3"/><net_sink comp="1701" pin=0"/></net>

<net id="1965"><net_src comp="1705" pin="1"/><net_sink comp="1960" pin=0"/></net>

<net id="1966"><net_src comp="1960" pin="3"/><net_sink comp="1708" pin=0"/></net>

<net id="1972"><net_src comp="1906" pin="1"/><net_sink comp="1967" pin=0"/></net>

<net id="1973"><net_src comp="1967" pin="3"/><net_sink comp="1909" pin=1"/></net>

<net id="1977"><net_src comp="210" pin="2"/><net_sink comp="1974" pin=0"/></net>

<net id="1978"><net_src comp="1974" pin="1"/><net_sink comp="1555" pin=0"/></net>

<net id="1979"><net_src comp="1974" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="1983"><net_src comp="222" pin="2"/><net_sink comp="1980" pin=0"/></net>

<net id="1984"><net_src comp="1980" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1985"><net_src comp="1980" pin="1"/><net_sink comp="1642" pin=1"/></net>

<net id="1989"><net_src comp="228" pin="2"/><net_sink comp="1986" pin=0"/></net>

<net id="1990"><net_src comp="1986" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1991"><net_src comp="1986" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1992"><net_src comp="1986" pin="1"/><net_sink comp="1677" pin=1"/></net>

<net id="1996"><net_src comp="234" pin="2"/><net_sink comp="1993" pin=0"/></net>

<net id="1997"><net_src comp="1993" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="2001"><net_src comp="240" pin="2"/><net_sink comp="1998" pin=0"/></net>

<net id="2002"><net_src comp="1998" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="2003"><net_src comp="1998" pin="1"/><net_sink comp="1591" pin=1"/></net>

<net id="2007"><net_src comp="448" pin="4"/><net_sink comp="2004" pin=0"/></net>

<net id="2008"><net_src comp="2004" pin="1"/><net_sink comp="1403" pin=0"/></net>

<net id="2012"><net_src comp="458" pin="4"/><net_sink comp="2009" pin=0"/></net>

<net id="2013"><net_src comp="2009" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="2017"><net_src comp="468" pin="1"/><net_sink comp="2014" pin=0"/></net>

<net id="2018"><net_src comp="2014" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="2022"><net_src comp="431" pin="1"/><net_sink comp="2019" pin=0"/></net>

<net id="2023"><net_src comp="2019" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="2027"><net_src comp="473" pin="1"/><net_sink comp="2024" pin=0"/></net>

<net id="2028"><net_src comp="2024" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="2029"><net_src comp="2024" pin="1"/><net_sink comp="1943" pin=0"/></net>

<net id="2033"><net_src comp="477" pin="1"/><net_sink comp="2030" pin=0"/></net>

<net id="2034"><net_src comp="2030" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="2038"><net_src comp="431" pin="1"/><net_sink comp="2035" pin=0"/></net>

<net id="2039"><net_src comp="2035" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="2043"><net_src comp="434" pin="1"/><net_sink comp="2040" pin=0"/></net>

<net id="2044"><net_src comp="2040" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="2048"><net_src comp="426" pin="2"/><net_sink comp="2045" pin=0"/></net>

<net id="2049"><net_src comp="2045" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="2053"><net_src comp="481" pin="1"/><net_sink comp="2050" pin=0"/></net>

<net id="2054"><net_src comp="2050" pin="1"/><net_sink comp="1602" pin=1"/></net>

<net id="2058"><net_src comp="484" pin="1"/><net_sink comp="2055" pin=0"/></net>

<net id="2059"><net_src comp="2055" pin="1"/><net_sink comp="1622" pin=1"/></net>

<net id="2063"><net_src comp="487" pin="2"/><net_sink comp="2060" pin=0"/></net>

<net id="2064"><net_src comp="2060" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="2068"><net_src comp="497" pin="3"/><net_sink comp="2065" pin=0"/></net>

<net id="2069"><net_src comp="2065" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="2070"><net_src comp="2065" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="2071"><net_src comp="2065" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="2072"><net_src comp="2065" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="2073"><net_src comp="2065" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="2077"><net_src comp="505" pin="4"/><net_sink comp="2074" pin=0"/></net>

<net id="2078"><net_src comp="2074" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="2079"><net_src comp="2074" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="2080"><net_src comp="2074" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="2081"><net_src comp="2074" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="2085"><net_src comp="515" pin="1"/><net_sink comp="2082" pin=0"/></net>

<net id="2086"><net_src comp="2082" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="2087"><net_src comp="2082" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="2091"><net_src comp="263" pin="3"/><net_sink comp="2088" pin=0"/></net>

<net id="2092"><net_src comp="2088" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="2096"><net_src comp="534" pin="1"/><net_sink comp="2093" pin=0"/></net>

<net id="2097"><net_src comp="2093" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="2101"><net_src comp="538" pin="1"/><net_sink comp="2098" pin=0"/></net>

<net id="2102"><net_src comp="2098" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="2106"><net_src comp="542" pin="2"/><net_sink comp="2103" pin=0"/></net>

<net id="2107"><net_src comp="2103" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="2111"><net_src comp="547" pin="2"/><net_sink comp="2108" pin=0"/></net>

<net id="2112"><net_src comp="2108" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="2116"><net_src comp="686" pin="3"/><net_sink comp="2113" pin=0"/></net>

<net id="2117"><net_src comp="2113" pin="1"/><net_sink comp="704" pin=2"/></net>

<net id="2121"><net_src comp="719" pin="3"/><net_sink comp="2118" pin=0"/></net>

<net id="2122"><net_src comp="2118" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="2123"><net_src comp="2118" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="2124"><net_src comp="2118" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="2125"><net_src comp="2118" pin="1"/><net_sink comp="1352" pin=1"/></net>

<net id="2126"><net_src comp="2118" pin="1"/><net_sink comp="1357" pin=1"/></net>

<net id="2127"><net_src comp="2118" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="2131"><net_src comp="759" pin="1"/><net_sink comp="2128" pin=0"/></net>

<net id="2132"><net_src comp="2128" pin="1"/><net_sink comp="847" pin=2"/></net>

<net id="2136"><net_src comp="763" pin="2"/><net_sink comp="2133" pin=0"/></net>

<net id="2137"><net_src comp="2133" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="2141"><net_src comp="769" pin="2"/><net_sink comp="2138" pin=0"/></net>

<net id="2142"><net_src comp="2138" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="2143"><net_src comp="2138" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="2144"><net_src comp="2138" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="2145"><net_src comp="2138" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="2149"><net_src comp="775" pin="2"/><net_sink comp="2146" pin=0"/></net>

<net id="2150"><net_src comp="2146" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="2151"><net_src comp="2146" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="2152"><net_src comp="2146" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="2153"><net_src comp="2146" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="2154"><net_src comp="2146" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="2158"><net_src comp="791" pin="2"/><net_sink comp="2155" pin=0"/></net>

<net id="2159"><net_src comp="2155" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="2163"><net_src comp="809" pin="3"/><net_sink comp="2160" pin=0"/></net>

<net id="2164"><net_src comp="2160" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="2165"><net_src comp="2160" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="2166"><net_src comp="2160" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="2170"><net_src comp="817" pin="2"/><net_sink comp="2167" pin=0"/></net>

<net id="2171"><net_src comp="2167" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="2175"><net_src comp="837" pin="4"/><net_sink comp="2172" pin=0"/></net>

<net id="2176"><net_src comp="2172" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="2180"><net_src comp="852" pin="1"/><net_sink comp="2177" pin=0"/></net>

<net id="2181"><net_src comp="2177" pin="1"/><net_sink comp="1118" pin=1"/></net>

<net id="2185"><net_src comp="855" pin="2"/><net_sink comp="2182" pin=0"/></net>

<net id="2186"><net_src comp="2182" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="2190"><net_src comp="860" pin="1"/><net_sink comp="2187" pin=0"/></net>

<net id="2191"><net_src comp="2187" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="2192"><net_src comp="2187" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="2196"><net_src comp="926" pin="3"/><net_sink comp="2193" pin=0"/></net>

<net id="2197"><net_src comp="2193" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="2198"><net_src comp="2193" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="2202"><net_src comp="938" pin="2"/><net_sink comp="2199" pin=0"/></net>

<net id="2203"><net_src comp="2199" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="2204"><net_src comp="2199" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="2208"><net_src comp="944" pin="3"/><net_sink comp="2205" pin=0"/></net>

<net id="2209"><net_src comp="2205" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="2210"><net_src comp="2205" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="2214"><net_src comp="958" pin="2"/><net_sink comp="2211" pin=0"/></net>

<net id="2215"><net_src comp="2211" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="2216"><net_src comp="2211" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="2220"><net_src comp="968" pin="2"/><net_sink comp="2217" pin=0"/></net>

<net id="2221"><net_src comp="2217" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="2222"><net_src comp="2217" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="2223"><net_src comp="2217" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="2227"><net_src comp="974" pin="2"/><net_sink comp="2224" pin=0"/></net>

<net id="2228"><net_src comp="2224" pin="1"/><net_sink comp="1465" pin=1"/></net>

<net id="2229"><net_src comp="2224" pin="1"/><net_sink comp="1487" pin=1"/></net>

<net id="2233"><net_src comp="979" pin="2"/><net_sink comp="2230" pin=0"/></net>

<net id="2234"><net_src comp="2230" pin="1"/><net_sink comp="1302" pin=1"/></net>

<net id="2238"><net_src comp="997" pin="2"/><net_sink comp="2235" pin=0"/></net>

<net id="2239"><net_src comp="2235" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="2240"><net_src comp="2235" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="2241"><net_src comp="2235" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="2245"><net_src comp="1011" pin="2"/><net_sink comp="2242" pin=0"/></net>

<net id="2246"><net_src comp="2242" pin="1"/><net_sink comp="1209" pin=1"/></net>

<net id="2247"><net_src comp="2242" pin="1"/><net_sink comp="1228" pin=1"/></net>

<net id="2248"><net_src comp="2242" pin="1"/><net_sink comp="1232" pin=2"/></net>

<net id="2252"><net_src comp="1037" pin="2"/><net_sink comp="2249" pin=0"/></net>

<net id="2253"><net_src comp="2249" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="2254"><net_src comp="2249" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="2255"><net_src comp="2249" pin="1"/><net_sink comp="1232" pin=1"/></net>

<net id="2259"><net_src comp="1043" pin="3"/><net_sink comp="2256" pin=0"/></net>

<net id="2260"><net_src comp="2256" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="2264"><net_src comp="1051" pin="2"/><net_sink comp="2261" pin=0"/></net>

<net id="2265"><net_src comp="2261" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="2266"><net_src comp="2261" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="2270"><net_src comp="1073" pin="2"/><net_sink comp="2267" pin=0"/></net>

<net id="2271"><net_src comp="2267" pin="1"/><net_sink comp="1202" pin=1"/></net>

<net id="2275"><net_src comp="1079" pin="2"/><net_sink comp="2272" pin=0"/></net>

<net id="2276"><net_src comp="2272" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="2280"><net_src comp="1091" pin="2"/><net_sink comp="2277" pin=0"/></net>

<net id="2281"><net_src comp="2277" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="2285"><net_src comp="1109" pin="2"/><net_sink comp="2282" pin=0"/></net>

<net id="2286"><net_src comp="2282" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="2287"><net_src comp="2282" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="2291"><net_src comp="1161" pin="3"/><net_sink comp="2288" pin=0"/></net>

<net id="2292"><net_src comp="2288" pin="1"/><net_sink comp="1439" pin=2"/></net>

<net id="2293"><net_src comp="2288" pin="1"/><net_sink comp="1458" pin=2"/></net>

<net id="2294"><net_src comp="2288" pin="1"/><net_sink comp="1469" pin=2"/></net>

<net id="2298"><net_src comp="1361" pin="3"/><net_sink comp="2295" pin=0"/></net>

<net id="2299"><net_src comp="2295" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="2300"><net_src comp="2295" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="2304"><net_src comp="1391" pin="2"/><net_sink comp="2301" pin=0"/></net>

<net id="2305"><net_src comp="2301" pin="1"/><net_sink comp="1419" pin=1"/></net>

<net id="2306"><net_src comp="2301" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="2310"><net_src comp="1397" pin="2"/><net_sink comp="2307" pin=0"/></net>

<net id="2311"><net_src comp="2307" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="2312"><net_src comp="2307" pin="1"/><net_sink comp="1434" pin=1"/></net>

<net id="2316"><net_src comp="1403" pin="1"/><net_sink comp="2313" pin=0"/></net>

<net id="2317"><net_src comp="2313" pin="1"/><net_sink comp="1932" pin=0"/></net>

<net id="2321"><net_src comp="1406" pin="1"/><net_sink comp="2318" pin=0"/></net>

<net id="2322"><net_src comp="2318" pin="1"/><net_sink comp="1701" pin=1"/></net>

<net id="2323"><net_src comp="2318" pin="1"/><net_sink comp="1708" pin=1"/></net>

<net id="2324"><net_src comp="2318" pin="1"/><net_sink comp="1909" pin=0"/></net>

<net id="2328"><net_src comp="1544" pin="1"/><net_sink comp="2325" pin=0"/></net>

<net id="2329"><net_src comp="2325" pin="1"/><net_sink comp="1611" pin=1"/></net>

<net id="2330"><net_src comp="2325" pin="1"/><net_sink comp="1631" pin=1"/></net>

<net id="2334"><net_src comp="1548" pin="1"/><net_sink comp="2331" pin=0"/></net>

<net id="2335"><net_src comp="2331" pin="1"/><net_sink comp="1948" pin=1"/></net>

<net id="2339"><net_src comp="1552" pin="1"/><net_sink comp="2336" pin=0"/></net>

<net id="2340"><net_src comp="2336" pin="1"/><net_sink comp="1953" pin=1"/></net>

<net id="2341"><net_src comp="2336" pin="1"/><net_sink comp="1960" pin=1"/></net>

<net id="2342"><net_src comp="2336" pin="1"/><net_sink comp="1967" pin=1"/></net>

<net id="2343"><net_src comp="2336" pin="1"/><net_sink comp="1923" pin=1"/></net>

<net id="2347"><net_src comp="1555" pin="2"/><net_sink comp="2344" pin=0"/></net>

<net id="2351"><net_src comp="414" pin="1"/><net_sink comp="2348" pin=0"/></net>

<net id="2352"><net_src comp="2348" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="2356"><net_src comp="1579" pin="3"/><net_sink comp="2353" pin=0"/></net>

<net id="2357"><net_src comp="2353" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="2361"><net_src comp="1943" pin="2"/><net_sink comp="2358" pin=0"/></net>

<net id="2362"><net_src comp="2358" pin="1"/><net_sink comp="1667" pin=0"/></net>

<net id="2366"><net_src comp="1587" pin="1"/><net_sink comp="2363" pin=0"/></net>

<net id="2367"><net_src comp="2363" pin="1"/><net_sink comp="1672" pin=1"/></net>

<net id="2368"><net_src comp="2363" pin="1"/><net_sink comp="1928" pin=1"/></net>

<net id="2375"><net_src comp="1596" pin="2"/><net_sink comp="2372" pin=0"/></net>

<net id="2376"><net_src comp="2372" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="2380"><net_src comp="1602" pin="2"/><net_sink comp="2377" pin=0"/></net>

<net id="2381"><net_src comp="2377" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="2388"><net_src comp="1616" pin="2"/><net_sink comp="2385" pin=0"/></net>

<net id="2389"><net_src comp="2385" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="2393"><net_src comp="1948" pin="2"/><net_sink comp="2390" pin=0"/></net>

<net id="2394"><net_src comp="2390" pin="1"/><net_sink comp="1919" pin=0"/></net>

<net id="2398"><net_src comp="1622" pin="2"/><net_sink comp="2395" pin=0"/></net>

<net id="2399"><net_src comp="2395" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="2403"><net_src comp="1627" pin="1"/><net_sink comp="2400" pin=0"/></net>

<net id="2404"><net_src comp="2400" pin="1"/><net_sink comp="1919" pin=1"/></net>

<net id="2411"><net_src comp="1636" pin="2"/><net_sink comp="2408" pin=0"/></net>

<net id="2412"><net_src comp="2408" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="2419"><net_src comp="1647" pin="2"/><net_sink comp="2416" pin=0"/></net>

<net id="2420"><net_src comp="2416" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="2424"><net_src comp="1663" pin="1"/><net_sink comp="2421" pin=0"/></net>

<net id="2425"><net_src comp="2421" pin="1"/><net_sink comp="1667" pin=1"/></net>

<net id="2429"><net_src comp="1672" pin="2"/><net_sink comp="2426" pin=0"/></net>

<net id="2430"><net_src comp="2426" pin="1"/><net_sink comp="1953" pin=1"/></net>

<net id="2431"><net_src comp="2426" pin="1"/><net_sink comp="1960" pin=1"/></net>

<net id="2432"><net_src comp="2426" pin="1"/><net_sink comp="1967" pin=1"/></net>

<net id="2439"><net_src comp="1682" pin="2"/><net_sink comp="2436" pin=0"/></net>

<net id="2440"><net_src comp="2436" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="2444"><net_src comp="1692" pin="2"/><net_sink comp="2441" pin=0"/></net>

<net id="2445"><net_src comp="2441" pin="1"/><net_sink comp="1698" pin=0"/></net>

<net id="2446"><net_src comp="2441" pin="1"/><net_sink comp="1705" pin=0"/></net>

<net id="2447"><net_src comp="2441" pin="1"/><net_sink comp="1906" pin=0"/></net>

<net id="2451"><net_src comp="1701" pin="2"/><net_sink comp="2448" pin=0"/></net>

<net id="2452"><net_src comp="2448" pin="1"/><net_sink comp="1712" pin=1"/></net>

<net id="2456"><net_src comp="1708" pin="2"/><net_sink comp="2453" pin=0"/></net>

<net id="2457"><net_src comp="2453" pin="1"/><net_sink comp="1718" pin=1"/></net>

<net id="2461"><net_src comp="1712" pin="2"/><net_sink comp="2458" pin=0"/></net>

<net id="2462"><net_src comp="2458" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="2463"><net_src comp="2458" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="2467"><net_src comp="1718" pin="2"/><net_sink comp="2464" pin=0"/></net>

<net id="2468"><net_src comp="2464" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="2469"><net_src comp="2464" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="2473"><net_src comp="417" pin="2"/><net_sink comp="2470" pin=0"/></net>

<net id="2474"><net_src comp="2470" pin="1"/><net_sink comp="1802" pin=1"/></net>

<net id="2478"><net_src comp="417" pin="2"/><net_sink comp="2475" pin=0"/></net>

<net id="2479"><net_src comp="2475" pin="1"/><net_sink comp="1893" pin=1"/></net>

<net id="2483"><net_src comp="1807" pin="3"/><net_sink comp="2480" pin=0"/></net>

<net id="2484"><net_src comp="2480" pin="1"/><net_sink comp="380" pin=6"/></net>

<net id="2488"><net_src comp="1898" pin="3"/><net_sink comp="2485" pin=0"/></net>

<net id="2489"><net_src comp="2485" pin="1"/><net_sink comp="380" pin=4"/></net>

<net id="2493"><net_src comp="1909" pin="2"/><net_sink comp="2490" pin=0"/></net>

<net id="2494"><net_src comp="2490" pin="1"/><net_sink comp="1913" pin=1"/></net>

<net id="2498"><net_src comp="1913" pin="2"/><net_sink comp="2495" pin=0"/></net>

<net id="2499"><net_src comp="2495" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="2500"><net_src comp="2495" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="2504"><net_src comp="404" pin="2"/><net_sink comp="2501" pin=0"/></net>

<net id="2505"><net_src comp="2501" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="2509"><net_src comp="409" pin="2"/><net_sink comp="2506" pin=0"/></net>

<net id="2510"><net_src comp="2506" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="2514"><net_src comp="1919" pin="2"/><net_sink comp="2511" pin=0"/></net>

<net id="2515"><net_src comp="2511" pin="1"/><net_sink comp="1923" pin=0"/></net>

<net id="2519"><net_src comp="1923" pin="2"/><net_sink comp="2516" pin=0"/></net>

<net id="2520"><net_src comp="2516" pin="1"/><net_sink comp="1928" pin=0"/></net>

<net id="2524"><net_src comp="1932" pin="2"/><net_sink comp="2521" pin=0"/></net>

<net id="2525"><net_src comp="2521" pin="1"/><net_sink comp="1937" pin=1"/></net>

<net id="2529"><net_src comp="1937" pin="2"/><net_sink comp="2526" pin=0"/></net>

<net id="2530"><net_src comp="2526" pin="1"/><net_sink comp="246" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {101 102 103 104 105 106 107 }
 - Input state : 
	Port: Pool : gmem | {57 58 59 60 61 62 63 64 68 69 70 71 72 73 74 75 }
	Port: Pool : CHin_V | {1 }
	Port: Pool : Win_V | {1 }
	Port: Pool : Kx_V | {1 }
	Port: Pool : Ky_V | {1 }
	Port: Pool : Sx_V | {1 }
	Port: Pool : mode_V | {1 }
	Port: Pool : feature_in | {1 }
	Port: Pool : feature_out | {1 }
	Port: Pool : mask_table1 | {43 44 }
  - Chain level:
	State 1
		tmp_6 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		i_op_assign : 1
		tmp_3 : 1
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
		r_V_5 : 1
	State 43
		p_Result_s : 1
		loc_V : 1
		loc_V_1 : 1
		index_V : 1
		tmp_6_i : 2
		mask_table1_addr : 3
		mask : 4
		tmp_27 : 1
		tmp_40 : 1
	State 44
		or_cond_i : 1
		mask_i_cast : 1
		ret_i_i_i_i : 1
		p_Val2_8 : 2
		p_Result_15 : 3
		loc_V_2 : 3
		loc_V_3 : 3
		xs_exp_V : 4
		xs_sign_V : 4
		xs_sig_V_1 : 4
		tmp_5_i : 1
		xs_sig_V : 5
		p_Result_16 : 5
		ret_i_i_i : 6
		sel_tmp_i : 1
		sel_tmp1_i : 1
		sel_tmp2_i : 1
		sel_tmp5_demorgan_i : 1
		sel_tmp6_i : 7
	State 45
		ireg_V : 1
		tmp_38 : 2
		isneg : 2
		exp_tmp_V : 2
		tmp_9 : 3
		exp_V : 4
		tmp_48 : 2
		tmp_1 : 3
		p_Result_17 : 4
		man_V_1 : 5
		tmp_10 : 3
		F2 : 4
		tmp_57 : 5
		QUAN_INC : 6
		tmp_11 : 5
		tmp_12 : 5
		sh_amt : 7
		tmp_21 : 6
		tmp67_cast_cast : 7
		tmp_24 : 8
		tmp_78 : 9
	State 46
		tmp_59 : 1
		tmp_17 : 1
		tmp_18 : 2
		tmp_67 : 3
		p_Val2_5 : 4
		tmp_27_cast : 1
		tmp_75 : 2
		qb : 3
		tmp_76 : 5
		tmp_23 : 4
		p_Val2_6 : 5
		tmp_77 : 6
		sel_tmp1 : 1
		sel_tmp2 : 1
		sel_tmp6 : 1
		pos1_cast : 1
		pos2_cast : 1
		tmp_25 : 1
		tmp_80 : 1
		rev : 2
		tmp_26 : 2
		tmp_28 : 3
		lD : 4
		tmp10 : 5
		Range1_all_ones_1 : 5
		tmp_82 : 1
		tmp_29 : 1
		tmp_30 : 2
		Range2_V_1 : 3
		r_V : 3
		Range2_all_ones : 4
		tmp_31 : 4
		tmp_32 : 1
		Range1_all_zeros_1 : 1
		tmp_33_not : 2
		sel_tmp10 : 2
		sel_tmp11 : 2
	State 47
		tmp_20 : 1
		tmp_69 : 2
		p_Val2_7 : 1
		newsignbit : 2
		Range1_all_ones : 1
		Range1_all_ones_2_i : 1
		Range1_all_zeros_2_i : 1
		deleted_zeros : 2
		Range2_all_ones_1_no : 1
		brmerge123_i : 1
		Range1_all_ones_2_mu : 2
		p_120_i : 1
		deleted_ones : 2
		Range1_all_ones_2_i_41 : 2
		tmp_33 : 2
		deleted_ones_0_i : 3
		tmp12 : 3
		sel_tmp15 : 3
		sign_assign : 2
		deleted_zeros_not : 3
		deleted_zeros_0_not_s : 3
		brmerge_i : 3
		overflow : 3
		brmerge121_demorgan_s : 3
	State 48
		sel_tmp18 : 1
		ret_V : 1
		tmp_84 : 1
		tmp_85 : 1
		ret_V_1 : 2
		p_s : 3
		p_1 : 4
		Wout_V : 5
		tmp_36 : 6
		sum : 1
		tmp_42 : 1
		p_sum : 1
		tmp48 : 1
	State 49
		i_op_assign_18_cast : 1
		exitcond4 : 1
		c : 1
		StgValue_408 : 2
	State 50
		next_mul9 : 1
		i_op_assign_14_cast : 1
		exitcond1 : 1
		i : 1
		StgValue_418 : 2
		p_4 : 2
	State 51
		next_mul : 1
		i_op_assign_16_cast : 1
		exitcond : 1
		j : 1
		StgValue_429 : 2
	State 52
		exitcond2 : 1
		ii : 1
		StgValue_437 : 2
		tmp_43 : 1
		h_V : 2
		lhs_V_1 : 3
		tmp_44 : 4
		sum_1 : 1
	State 53
	State 54
		tmp_45 : 1
	State 55
		exitcond3 : 1
		jj : 1
		StgValue_453 : 2
		tmp_47 : 1
		w_V : 2
	State 56
		r_V_4 : 1
		tmp_60 : 2
		feature_in2_sum : 3
		r_V_3 : 1
		tmp_50 : 2
		feature_in2_sum5 : 3
	State 57
		gmem_load_2_req : 1
		gmem_load_1_req : 1
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
		tmp_61 : 1
		tmp_88 : 1
		tmp_62 : 1
		tmp_89 : 1
		notlhs : 2
		notrhs : 2
		tmp_63 : 3
		notlhs3 : 2
		notrhs3 : 2
		tmp_64 : 3
		tmp_65 : 3
		tmp_68 : 3
		sum_3_feature_in_loa : 3
		tmp_51 : 1
		tmp_86 : 1
		tmp_52 : 1
		tmp_87 : 1
		notlhs1 : 2
		notrhs1 : 2
		tmp_53 : 3
		notlhs2 : 2
		notrhs2 : 2
		tmp_54 : 3
		tmp_55 : 3
		tmp_58 : 3
		feature_in_load_1_su : 3
	State 67
		r_V_2 : 1
		tmp_49 : 2
		feature_in2_sum6 : 3
	State 68
		gmem_load_req : 1
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
		tmp1 : 1
	State 98
	State 99
	State 100
		feature_out4_sum : 1
	State 101
		gmem_addr_req : 1
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   ddiv   |           grp_fu_426           |    0    |   3211  |   3658  |
|----------|--------------------------------|---------|---------|---------|
|  sitodp  |           grp_fu_431           |    0    |   412   |   645   |
|          |           grp_fu_434           |    0    |   412   |   645   |
|----------|--------------------------------|---------|---------|---------|
|   fdiv   |           grp_fu_409           |    0    |   761   |   994   |
|----------|--------------------------------|---------|---------|---------|
|   dadd   |           grp_fu_422           |    3    |   445   |   1149  |
|----------|--------------------------------|---------|---------|---------|
|  sitofp  |           grp_fu_414           |    0    |   340   |   554   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_404           |    2    |   205   |   390   |
|----------|--------------------------------|---------|---------|---------|
|          |         xs_exp_V_fu_618        |    0    |    0    |    11   |
|          |        xs_sig_V_1_fu_629       |    0    |    0    |    52   |
|          |        sel_tmp2_i_fu_672       |    0    |    0    |    64   |
|          |        sel_tmp6_i_fu_686       |    0    |    0    |    64   |
|          |         v_assign_fu_704        |    0    |    0    |    64   |
|          |          sh_amt_fu_809         |    0    |    0    |    12   |
|          |     tmp67_cast_cast_fu_823     |    0    |    0    |    12   |
|          |        p_Val2_16_fu_847        |    0    |    0    |    54   |
|          |           p_5_fu_888           |    0    |    0    |    3    |
|          |         p_Val2_5_fu_895        |    0    |    0    |    3    |
|          |            qb_fu_920           |    0    |    0    |    1    |
|          |         sel_tmp_fu_1127        |    0    |    0    |    3    |
|          |        sel_tmp4_fu_1137        |    0    |    0    |    3    |
|          |        sel_tmp9_fu_1154        |    0    |    0    |    3    |
|          |        p_Val2_7_fu_1161        |    0    |    0    |    3    |
|          |   Range2_all_ones_1_i_fu_1202  |    0    |    0    |    1    |
|  select  |        sel_tmp12_fu_1232       |    0    |    0    |    1    |
|          |   Range1_all_ones_2_i_fu_1237  |    0    |    0    |    1    |
|          |        sel_tmp13_fu_1245       |    0    |    0    |    1    |
|          |  Range1_all_zeros_2_i_fu_1252  |    0    |    0    |    1    |
|          |      deleted_zeros_fu_1260     |    0    |    0    |    1    |
|          |      deleted_ones_fu_1315      |    0    |    0    |    1    |
|          |       sign_assign_fu_1361      |    0    |    0    |    1    |
|          |      p_Val2_12_mux_fu_1439     |    0    |    0    |    3    |
|          |       p_Val2_s_42_fu_1446      |    0    |    0    |    3    |
|          |        sel_tmp17_fu_1458       |    0    |    0    |    3    |
|          |        sel_tmp18_fu_1469       |    0    |    0    |    3    |
|          |         wout_V_fu_1492         |    0    |    0    |    3    |
|          |           p_s_fu_1528          |    0    |    0    |    2    |
|          |           p_1_fu_1536          |    0    |    0    |    2    |
|          |           sum_fu_1565          |    0    |    0    |    32   |
|          |          p_sum_fu_1579         |    0    |    0    |    32   |
|          |  sum_3_feature_in_loa_fu_1807  |    0    |    0    |    32   |
|          |  feature_in_load_1_su_fu_1898  |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|          |         p_Val2_8_fu_590        |    0    |    0    |    64   |
|          |          exp_V_fu_741          |    0    |    0    |    16   |
|          |          tmp_11_fu_797         |    0    |    0    |    12   |
|          |          tmp_24_fu_831         |    0    |    0    |    16   |
|          |          tmp_22_fu_903         |    0    |    0    |    12   |
|          |         p_Val2_6_fu_938        |    0    |    0    |    3    |
|          |           pos1_fu_979          |    0    |    0    |    12   |
|          |           pos2_fu_988          |    0    |    0    |    12   |
|          |         ret_V_1_fu_1522        |    0    |    0    |    2    |
|          |            c_fu_1596           |    0    |    0    |    16   |
|          |        next_mul9_fu_1602       |    0    |    0    |    16   |
|          |            i_fu_1616           |    0    |    0    |    16   |
|    add   |        next_mul_fu_1622        |    0    |    0    |    16   |
|          |            j_fu_1636           |    0    |    0    |    16   |
|          |           ii_fu_1647           |    0    |    0    |    8    |
|          |           h_V_fu_1657          |    0    |    0    |    16   |
|          |         tmp_45_fu_1672         |    0    |    0    |    32   |
|          |           jj_fu_1682           |    0    |    0    |    8    |
|          |           w_V_fu_1692          |    0    |    0    |    16   |
|          |     feature_in2_sum_fu_1701    |    0    |    0    |    32   |
|          |    feature_in2_sum5_fu_1708    |    0    |    0    |    32   |
|          |    feature_in2_sum6_fu_1909    |    0    |    0    |    32   |
|          |           tmp_fu_1919          |    0    |    0    |    32   |
|          |         tmp_46_fu_1928         |    0    |    0    |    16   |
|          |    feature_out4_sum_fu_1932    |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|
|   ashr   |          tmp_18_fu_878         |    0    |    0    |   160   |
|          |         tmp_28_fu_1021         |    0    |    0    |   160   |
|----------|--------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_417           |    0    |    66   |   239   |
|----------|--------------------------------|---------|---------|---------|
|   lshr   |       Range2_V_1_fu_1061       |    0    |    0    |   160   |
|          |           r_V_fu_1067          |    0    |    0    |    88   |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_i_fu_542          |    0    |    0    |    4    |
|          |         tmp_3_i_fu_547         |    0    |    0    |    4    |
|          |         tmp_4_i_fu_552         |    0    |    0    |    18   |
|          |         tmp_9_i_fu_557         |    0    |    0    |    4    |
|          |          tmp_10_fu_769         |    0    |    0    |    22   |
|          |         QUAN_INC_fu_791        |    0    |    0    |    4    |
|          |          tmp_21_fu_817         |    0    |    0    |    5    |
|          |          tmp_13_fu_855         |    0    |    0    |    5    |
|          |          tmp_15_fu_864         |    0    |    0    |    5    |
|          |          tmp_16_fu_869         |    0    |    0    |    5    |
|          |         sel_tmp5_fu_963        |    0    |    0    |    5    |
|          |           icmp_fu_974          |    0    |    0    |    4    |
|          |          tmp_25_fu_997         |    0    |    0    |    5    |
|          |         tmp_29_fu_1051         |    0    |    0    |    5    |
|          |     Range2_all_ones_fu_1073    |    0    |    0    |    19   |
|          |         tmp_31_fu_1079         |    0    |    0    |    19   |
|   icmp   |         tmp_32_fu_1085         |    0    |    0    |    5    |
|          |   Range1_all_zeros_1_fu_1091   |    0    |    0    |    19   |
|          |         tmp_37_fu_1555         |    0    |    0    |    1    |
|          |         tmp_41_fu_1560         |    0    |    0    |    1    |
|          |        exitcond4_fu_1591       |    0    |    0    |    6    |
|          |        exitcond1_fu_1611       |    0    |    0    |    6    |
|          |        exitcond_fu_1631        |    0    |    0    |    6    |
|          |        exitcond2_fu_1642       |    0    |    0    |    3    |
|          |        exitcond3_fu_1677       |    0    |    0    |    3    |
|          |         notlhs_fu_1760         |    0    |    0    |    3    |
|          |         notrhs_fu_1766         |    0    |    0    |    8    |
|          |         notlhs3_fu_1778        |    0    |    0    |    3    |
|          |         notrhs3_fu_1784        |    0    |    0    |    8    |
|          |         notlhs1_fu_1851        |    0    |    0    |    3    |
|          |         notrhs1_fu_1857        |    0    |    0    |    8    |
|          |         notlhs2_fu_1869        |    0    |    0    |    3    |
|          |         notrhs2_fu_1875        |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|          |        or_cond_i_fu_562        |    0    |    0    |    1    |
|          |         xs_sig_V_fu_641        |    0    |    0    |    71   |
|          |        sel_tmp1_i_fu_666       |    0    |    0    |    1    |
|          |        sel_tmp8_i_fu_699       |    0    |    0    |    1    |
|          |         sel_tmp2_fu_958        |    0    |    0    |    1    |
|          |         sel_tmp6_fu_968        |    0    |    0    |    1    |
|          |          tmp10_fu_1031         |    0    |    0    |    1    |
|          |    Range1_all_ones_1_fu_1037   |    0    |    0    |    1    |
|          |        sel_tmp11_fu_1109       |    0    |    0    |    1    |
|          |        sel_tmp3_fu_1133        |    0    |    0    |    1    |
|          |        sel_tmp8_fu_1149        |    0    |    0    |    1    |
|          |        carry_1_i_fu_1178       |    0    |    0    |    1    |
|          |      or_cond115_i_fu_1197      |    0    |    0    |    1    |
|          |      or_cond117_i_fu_1209      |    0    |    0    |    1    |
|          |     Range1_all_ones_fu_1213    |    0    |    0    |    1    |
|    and   |         p_122_i_fu_1223        |    0    |    0    |    1    |
|          |  Range1_all_ones_2_mu_fu_1296  |    0    |    0    |    1    |
|          | Range1_all_ones_2_i_41_fu_1323 |    0    |    0    |    1    |
|          |          tmp12_fu_1346         |    0    |    0    |    1    |
|          |        sel_tmp15_fu_1352       |    0    |    0    |    1    |
|          |        sel_tmp16_fu_1357       |    0    |    0    |    1    |
|          |  deleted_zeros_0_not_s_fu_1375 |    0    |    0    |    1    |
|          |        overflow_fu_1391        |    0    |    0    |    1    |
|          |  brmerge121_demorgan_s_fu_1397 |    0    |    0    |    1    |
|          |        underflow_fu_1414       |    0    |    0    |    1    |
|          |          tmp37_fu_1481         |    0    |    0    |    1    |
|          |        sel_tmp20_fu_1487       |    0    |    0    |    1    |
|          |         tmp_65_fu_1796         |    0    |    0    |    1    |
|          |         tmp_68_fu_1802         |    0    |    0    |    1    |
|          |         tmp_55_fu_1887         |    0    |    0    |    1    |
|          |         tmp_58_fu_1893         |    0    |    0    |    1    |
|----------|--------------------------------|---------|---------|---------|
|          |         tmp_5_i_fu_635         |    0    |    0    |    71   |
|          |        sel_tmp7_i_fu_694       |    0    |    0    |    1    |
|          |         sel_tmp1_fu_952        |    0    |    0    |    1    |
|          |           rev_fu_1011          |    0    |    0    |    1    |
|          |       tmp_33_not_fu_1097       |    0    |    0    |    1    |
|          |        sel_tmp7_fu_1144        |    0    |    0    |    1    |
|          |          tmp9_fu_1172          |    0    |    0    |    1    |
|          |          rev1_fu_1192          |    0    |    0    |    1    |
|    xor   |    Range1_all_zeros_fu_1218    |    0    |    0    |    1    |
|          |      sel_tmp18_not_fu_1268     |    0    |    0    |    1    |
|          |  Range2_all_ones_1_no_fu_1284  |    0    |    0    |    1    |
|          |         tmp_33_fu_1329         |    0    |    0    |    1    |
|          |        sel_tmp14_fu_1335       |    0    |    0    |    1    |
|          |    deleted_zeros_not_fu_1369   |    0    |    0    |    1    |
|          |         tmp_34_fu_1386         |    0    |    0    |    1    |
|          |      brmerge121_i_fu_1409      |    0    |    0    |    1    |
|          |     sign_assign_not_fu_1424    |    0    |    0    |    1    |
|          |        sel_tmp19_fu_1476       |    0    |    0    |    1    |
|----------|--------------------------------|---------|---------|---------|
|          |         man_V_1_fu_763         |    0    |    0    |    53   |
|    sub   |            F2_fu_775           |    0    |    0    |    12   |
|          |          tmp_12_fu_803         |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|
|    shl   |         tmp_20_fu_1118         |    0    |    0    |    25   |
|----------|--------------------------------|---------|---------|---------|
|          |        xs_sign_V_fu_624        |    0    |    0    |    1    |
|          |        sel_tmp_i_fu_661        |    0    |    0    |    1    |
|          |   sel_tmp5_demorgan_i_fu_680   |    0    |    0    |    1    |
|          |        sel_tmp10_fu_1103       |    0    |    0    |    1    |
|          |     tmp66_demorgan_fu_1168     |    0    |    0    |    1    |
|          |         p_119_i_fu_1228        |    0    |    0    |    1    |
|          |          tmp11_fu_1274         |    0    |    0    |    1    |
|          |      carry_1_not_i_fu_1279     |    0    |    0    |    1    |
|          |      brmerge123_i_fu_1290      |    0    |    0    |    1    |
|          |         p_120_i_fu_1309        |    0    |    0    |    1    |
|    or    |    deleted_ones_0_i_fu_1340    |    0    |    0    |    1    |
|          |        brmerge_i_fu_1380       |    0    |    0    |    1    |
|          |       brmerge_i_i_fu_1419      |    0    |    0    |    1    |
|          |          tmp13_fu_1429         |    0    |    0    |    1    |
|          |         brmerge_fu_1434        |    0    |    0    |    1    |
|          |         tmp_35_fu_1453         |    0    |    0    |    1    |
|          |   sel_tmp57_demorgan_fu_1465   |    0    |    0    |    1    |
|          |         tmp_42_fu_1573         |    0    |    0    |    1    |
|          |         tmp_63_fu_1772         |    0    |    0    |    1    |
|          |         tmp_64_fu_1790         |    0    |    0    |    1    |
|          |         tmp_53_fu_1863         |    0    |    0    |    1    |
|          |         tmp_54_fu_1881         |    0    |    0    |    1    |
|----------|--------------------------------|---------|---------|---------|
|          |          r_V_5_fu_487          |    1    |    0    |    0    |
|          |           grp_fu_1667          |    2    |    0    |    0    |
|    mul   |           grp_fu_1923          |    2    |    0    |    0    |
|          |          tmp48_fu_1943         |    1    |    0    |    0    |
|          |           p_4_fu_1948          |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_1953          |    1    |    0    |    0    |
|  muladd  |           grp_fu_1960          |    1    |    0    |    0    |
|          |           grp_fu_1967          |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |  feature_out_read_read_fu_198  |    0    |    0    |    0    |
|          |   feature_in_read_read_fu_204  |    0    |    0    |    0    |
|          |     mode_V_read_read_fu_210    |    0    |    0    |    0    |
|          |      Sx_V_read_read_fu_216     |    0    |    0    |    0    |
|   read   |      Ky_V_read_read_fu_222     |    0    |    0    |    0    |
|          |      Kx_V_read_read_fu_228     |    0    |    0    |    0    |
|          |     Win_V_read_read_fu_234     |    0    |    0    |    0    |
|          |     CHin_V_read_read_fu_240    |    0    |    0    |    0    |
|          |         grp_read_fu_253        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_246      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       feature_out3_fu_448      |    0    |    0    |    0    |
|          |       feature_in1_fu_458       |    0    |    0    |    0    |
|          |          loc_V_fu_505          |    0    |    0    |    0    |
|          |         index_V_fu_519         |    0    |    0    |    0    |
|          |         loc_V_2_fu_604         |    0    |    0    |    0    |
|          |        exp_tmp_V_fu_727        |    0    |    0    |    0    |
|partselect|          tmp_57_fu_781         |    0    |    0    |    0    |
|          |          tmp_78_fu_837         |    0    |    0    |    0    |
|          |          ret_V_fu_1500         |    0    |    0    |    0    |
|          |         tmp_61_fu_1728         |    0    |    0    |    0    |
|          |         tmp_62_fu_1746         |    0    |    0    |    0    |
|          |         tmp_51_fu_1819         |    0    |    0    |    0    |
|          |         tmp_52_fu_1837         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_5_fu_468          |    0    |    0    |    0    |
|          |          tmp_s_fu_473          |    0    |    0    |    0    |
|          |          tmp_2_fu_477          |    0    |    0    |    0    |
|          |          rhs_V_fu_481          |    0    |    0    |    0    |
|          |          lhs_V_fu_484          |    0    |    0    |    0    |
|          |         tmp_6_i_fu_529         |    0    |    0    |    0    |
|          |          tmp_39_fu_538         |    0    |    0    |    0    |
|          |       mask_i_cast_fu_568       |    0    |    0    |    0    |
|          |          tmp_9_fu_737          |    0    |    0    |    0    |
|          |       p_Result_17_fu_759       |    0    |    0    |    0    |
|          |          tmp_17_fu_874         |    0    |    0    |    0    |
|   zext   |          tmp_23_fu_934         |    0    |    0    |    0    |
|          |         tmp_26_fu_1017         |    0    |    0    |    0    |
|          |         tmp_30_fu_1057         |    0    |    0    |    0    |
|          |          tmp_8_fu_1403         |    0    |    0    |    0    |
|          |         tmp_14_fu_1406         |    0    |    0    |    0    |
|          |         tmp_36_fu_1548         |    0    |    0    |    0    |
|          |         rhs_V_1_fu_1552        |    0    |    0    |    0    |
|          |   i_op_assign_18_cast_fu_1587  |    0    |    0    |    0    |
|          |   i_op_assign_14_cast_fu_1607  |    0    |    0    |    0    |
|          |   i_op_assign_16_cast_fu_1627  |    0    |    0    |    0    |
|          |         tmp_43_fu_1653         |    0    |    0    |    0    |
|          |         tmp_47_fu_1688         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        p_Result_s_fu_497       |    0    |    0    |    0    |
|          |       p_Result_15_fu_596       |    0    |    0    |    0    |
|          |          isneg_fu_719          |    0    |    0    |    0    |
|          |          tmp_75_fu_912         |    0    |    0    |    0    |
|          |          tmp_76_fu_926         |    0    |    0    |    0    |
| bitselect|          tmp_77_fu_944         |    0    |    0    |    0    |
|          |         tmp_80_fu_1003         |    0    |    0    |    0    |
|          |         tmp_82_fu_1043         |    0    |    0    |    0    |
|          |       newsignbit_fu_1184       |    0    |    0    |    0    |
|          |         tmp_83_fu_1302         |    0    |    0    |    0    |
|          |         tmp_84_fu_1510         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         loc_V_1_fu_515         |    0    |    0    |    0    |
|          |          tmp_27_fu_534         |    0    |    0    |    0    |
|          |         loc_V_3_fu_614         |    0    |    0    |    0    |
|          |          tmp_38_fu_715         |    0    |    0    |    0    |
|          |          tmp_48_fu_747         |    0    |    0    |    0    |
|          |          tmp_59_fu_860         |    0    |    0    |    0    |
|   trunc  |          tmp_67_fu_884         |    0    |    0    |    0    |
|          |           lD_fu_1027           |    0    |    0    |    0    |
|          |         tmp_69_fu_1123         |    0    |    0    |    0    |
|          |         tmp_85_fu_1518         |    0    |    0    |    0    |
|          |         tmp_88_fu_1738         |    0    |    0    |    0    |
|          |         tmp_89_fu_1756         |    0    |    0    |    0    |
|          |         tmp_86_fu_1829         |    0    |    0    |    0    |
|          |         tmp_87_fu_1847         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       p_Result_13_fu_572       |    0    |    0    |    0    |
|bitconcatenate|       p_Result_14_fu_583       |    0    |    0    |    0    |
|          |       p_Result_16_fu_647       |    0    |    0    |    0    |
|          |          tmp_1_fu_751          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       sh_amt_cast_fu_852       |    0    |    0    |    0    |
|          |       tmp_27_cast_fu_908       |    0    |    0    |    0    |
|          |        pos1_cast_fu_984        |    0    |    0    |    0    |
|          |        pos2_cast_fu_993        |    0    |    0    |    0    |
|   sext   |         tmp_19_fu_1115         |    0    |    0    |    0    |
|          |         Wout_V_fu_1544         |    0    |    0    |    0    |
|          |         lhs_V_1_fu_1663        |    0    |    0    |    0    |
|          |         lhs_V_4_fu_1698        |    0    |    0    |    0    |
|          |         lhs_V_3_fu_1705        |    0    |    0    |    0    |
|          |         lhs_V_2_fu_1906        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    15   |   5852  |  10358  |
|----------|--------------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|mask_table1|    2   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    2   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     CHin_V_read_reg_1998     |   16   |
|          F2_reg_2146         |   12   |
|      Kx_V_read_reg_1986      |    8   |
|      Ky_V_read_reg_1980      |    8   |
|       QUAN_INC_reg_2155      |    1   |
|  Range1_all_ones_1_reg_2249  |    1   |
|  Range1_all_zeros_1_reg_2277 |    1   |
|   Range2_all_ones_reg_2267   |    1   |
|      Win_V_read_reg_1993     |   16   |
|        Wout_V_reg_2325       |   16   |
|brmerge121_demorgan_s_reg_2307|    1   |
|          c_reg_2372          |   16   |
|     feature_in1_reg_2009     |   30   |
|   feature_in2_sum5_reg_2453  |   32   |
|   feature_in2_sum6_reg_2490  |   32   |
|   feature_in2_sum_reg_2448   |   32   |
| feature_in_load_1_su_reg_2485|   32   |
|     feature_out3_reg_2004    |   30   |
|   feature_out4_sum_reg_2521  |   32   |
|     gmem_addr_1_reg_2495     |   32   |
|     gmem_addr_2_reg_2464     |   32   |
|     gmem_addr_3_reg_2458     |   32   |
|      gmem_addr_reg_2526      |   32   |
| i_op_assign_16_cast_reg_2400 |   32   |
| i_op_assign_18_cast_reg_2363 |   32   |
|     i_op_assign_1_reg_332    |   32   |
|     i_op_assign_2_reg_309    |   16   |
|     i_op_assign_3_reg_342    |    8   |
|     i_op_assign_4_reg_365    |    8   |
|     i_op_assign_reg_2035     |   64   |
|     i_op_assign_s_reg_286    |   16   |
|          i_reg_2385          |   16   |
|         icmp_reg_2224        |    1   |
|          ii_reg_2416         |    8   |
|        isneg_reg_2118        |    1   |
|          j_reg_2408          |   16   |
|          jj_reg_2436         |    8   |
|       lhs_V_1_reg_2421       |   32   |
|        lhs_V_reg_2055        |   16   |
|       loc_V_1_reg_2082       |   52   |
|        loc_V_reg_2074        |   11   |
|       man_V_1_reg_2133       |   54   |
|   mask_table1_addr_reg_2088  |    6   |
|     mode_V_read_reg_1974     |    2   |
|      next_mul9_reg_2377      |   16   |
|       next_mul_reg_2395      |   16   |
|      op_assign_s_reg_275     |   16   |
|       overflow_reg_2301      |    1   |
|         p_4_reg_2390         |   32   |
|     p_Result_17_reg_2128     |   54   |
|      p_Result_s_reg_2065     |    1   |
|       p_Val2_6_reg_2199      |    3   |
|       p_Val2_7_reg_2288      |    3   |
|        p_sum_reg_2353        |   32   |
|       phi_mul8_reg_297       |   16   |
|        phi_mul_reg_320       |   16   |
|         pos1_reg_2230        |   12   |
|        r_V_5_reg_2060        |   16   |
|            reg_437           |   64   |
|            reg_442           |   32   |
|         rev_reg_2242         |    1   |
|       rhs_V_1_reg_2336       |   32   |
|        rhs_V_reg_2050        |   16   |
|      sel_tmp11_reg_2282      |    1   |
|       sel_tmp2_reg_2211      |    1   |
|      sel_tmp6_i_reg_2113     |   64   |
|       sel_tmp6_reg_2217      |    1   |
|     sh_amt_cast_reg_2177     |   32   |
|        sh_amt_reg_2160       |   12   |
|     sign_assign_reg_2295     |    1   |
|        sum_1_reg_2506        |   32   |
|        sum_2_reg_2501        |   32   |
|       sum_3_be_reg_376       |   32   |
| sum_3_feature_in_loa_reg_2480|   32   |
|         sum_3_reg_353        |   32   |
|         sum_5_reg_392        |   32   |
|         tmp1_reg_2516        |   32   |
|        tmp48_reg_2358        |   32   |
|        tmp_10_reg_2138       |    1   |
|        tmp_13_reg_2182       |    1   |
|        tmp_14_reg_2318       |   32   |
|        tmp_21_reg_2167       |    1   |
|        tmp_25_reg_2235       |    1   |
|        tmp_27_reg_2093       |   63   |
|        tmp_29_reg_2261       |    1   |
|        tmp_2_reg_2030        |   32   |
|        tmp_31_reg_2272       |    1   |
|        tmp_36_reg_2331       |   32   |
|        tmp_37_reg_2344       |    1   |
|        tmp_39_reg_2098       |   32   |
|       tmp_3_i_reg_2108       |    1   |
|        tmp_3_reg_2040        |   64   |
|        tmp_40_reg_2348       |   32   |
|        tmp_45_reg_2426       |   32   |
|        tmp_56_reg_2475       |    1   |
|        tmp_59_reg_2187       |    3   |
|        tmp_5_reg_2014        |   32   |
|        tmp_66_reg_2470       |    1   |
|        tmp_6_reg_2019        |   64   |
|        tmp_76_reg_2193       |    1   |
|        tmp_77_reg_2205       |    1   |
|        tmp_78_reg_2172       |   11   |
|        tmp_7_reg_2045        |   64   |
|        tmp_82_reg_2256       |    1   |
|        tmp_8_reg_2313        |   32   |
|        tmp_i_reg_2103        |    1   |
|         tmp_reg_2511         |   32   |
|        tmp_s_reg_2024        |   32   |
|         w_V_reg_2441         |   16   |
+------------------------------+--------+
|             Total            |  2242  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_246 |  p0  |   4  |   1  |    4   ||    1    |
| grp_writeresp_fu_246 |  p1  |   8  |  32  |   256  ||    64   |
| grp_writeresp_fu_246 |  p2  |   2  |  32  |   64   ||    32   |
|    grp_read_fu_253   |  p1  |   3  |  32  |   96   ||    32   |
|   grp_access_fu_270  |  p0  |   2  |   6  |   12   ||    6    |
|   phi_mul8_reg_297   |  p0  |   2  |  16  |   32   ||    16   |
|    phi_mul_reg_320   |  p0  |   2  |  16  |   32   ||    16   |
|      grp_fu_414      |  p0  |   2  |  16  |   32   ||    16   |
|      grp_fu_422      |  p0  |   2  |  64  |   128  ||    64   |
|      grp_fu_422      |  p1  |   2  |  64  |   128  ||    64   |
|      grp_fu_431      |  p0  |   4  |  16  |   64   ||    16   |
|      grp_fu_434      |  p0  |   2  |   8  |   16   ||    8    |
|      grp_fu_1667     |  p1  |   2  |  16  |   32   ||    16   |
|      grp_fu_1923     |  p0  |   2  |  32  |   64   ||    32   |
|      grp_fu_1953     |  p1  |   2  |  16  |   32   ||    16   |
|      grp_fu_1960     |  p1  |   2  |  16  |   32   ||    16   |
|      grp_fu_1967     |  p1  |   2  |  16  |   32   ||    16   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1056  ||  27.075 ||   431   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   15   |    -   |  5852  |  10358 |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   27   |    -   |   431  |
|  Register |    -   |    -   |    -   |  2242  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   15   |   27   |  8094  |  10789 |
+-----------+--------+--------+--------+--------+--------+
