-- Project:   DVDAC_Example01
-- Generated: 05/15/2019 17:02:11
-- PSoC Creator  4.2

ENTITY DVDAC_Example01 IS
    PORT(
        MUX_B(0)_PAD : OUT std_ulogic;
        \LCD:LCDPort(0)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(1)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(2)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(3)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(4)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(5)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(6)_PAD\ : OUT std_ulogic;
        MUX_C(0)_PAD : OUT std_ulogic;
        MUX_A(0)_PAD : OUT std_ulogic;
        TC_1(0)_PAD : OUT std_ulogic;
        RED_LED(0)_PAD : OUT std_ulogic;
        MUX_D(0)_PAD : OUT std_ulogic;
        MUX_INHIBIT(0)_PAD : OUT std_ulogic;
        Button1(0)_PAD : IN std_ulogic;
        Button2(0)_PAD : IN std_ulogic;
        Button3(0)_PAD : IN std_ulogic;
        Button4(0)_PAD : IN std_ulogic;
        Button5(0)_PAD : IN std_ulogic;
        OLED_CS(0)_PAD : OUT std_ulogic;
        OLED_DC(0)_PAD : OUT std_ulogic;
        OLED_RES(0)_PAD : OUT std_ulogic;
        OLED_SCK(0)_PAD : OUT std_ulogic;
        OLED_SDA(0)_PAD : INOUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END DVDAC_Example01;

ARCHITECTURE __DEFAULT__ OF DVDAC_Example01 IS
    SIGNAL ADC_IN_6V(0)__PA : bit;
    SIGNAL Button1(0)__PA : bit;
    SIGNAL Button2(0)__PA : bit;
    SIGNAL Button3(0)__PA : bit;
    SIGNAL Button4(0)__PA : bit;
    SIGNAL Button5(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL DAC_OUT(0)__PA : bit;
    SIGNAL MUX_A(0)__PA : bit;
    SIGNAL MUX_B(0)__PA : bit;
    SIGNAL MUX_C(0)__PA : bit;
    SIGNAL MUX_D(0)__PA : bit;
    SIGNAL MUX_INHIBIT(0)__PA : bit;
    SIGNAL Net_1330 : bit;
    ATTRIBUTE placement_force OF Net_1330 : SIGNAL IS "U(3,2,B)2";
    SIGNAL Net_1336 : bit;
    SIGNAL Net_1362 : bit;
    ATTRIBUTE placement_force OF Net_1362 : SIGNAL IS "U(3,1,B)2";
    SIGNAL Net_1609 : bit;
    ATTRIBUTE placement_force OF Net_1609 : SIGNAL IS "U(2,2,B)1";
    SIGNAL Net_1619 : bit;
    ATTRIBUTE global_signal OF Net_1619 : SIGNAL IS true;
    SIGNAL Net_1619_local : bit;
    SIGNAL Net_347 : bit;
    SIGNAL Net_445 : bit;
    SIGNAL Net_525 : bit;
    ATTRIBUTE placement_force OF Net_525 : SIGNAL IS "U(0,1,B)0";
    SIGNAL Net_586 : bit;
    ATTRIBUTE global_signal OF Net_586 : SIGNAL IS true;
    SIGNAL Net_586_local : bit;
    SIGNAL Net_596 : bit;
    SIGNAL Net_658 : bit;
    ATTRIBUTE global_signal OF Net_658 : SIGNAL IS true;
    SIGNAL Net_658_local : bit;
    SIGNAL Net_671 : bit;
    SIGNAL Net_807 : bit;
    SIGNAL Net_810 : bit;
    SIGNAL OLED_CS(0)__PA : bit;
    SIGNAL OLED_DC(0)__PA : bit;
    SIGNAL OLED_RES(0)__PA : bit;
    SIGNAL OLED_SCK(0)__PA : bit;
    SIGNAL OLED_SDA(0)__PA : bit;
    SIGNAL Pot(0)__PA : bit;
    SIGNAL RED_LED(0)__PA : bit;
    SIGNAL TC_1(0)__PA : bit;
    SIGNAL \ADC_DelSig:Net_245_0\ : bit;
    SIGNAL \ADC_DelSig:Net_245_1\ : bit;
    SIGNAL \ADC_DelSig:Net_245_2\ : bit;
    SIGNAL \ADC_DelSig:Net_245_3\ : bit;
    SIGNAL \ADC_DelSig:Net_245_4\ : bit;
    SIGNAL \ADC_DelSig:Net_245_5\ : bit;
    SIGNAL \ADC_DelSig:Net_245_6\ : bit;
    SIGNAL \ADC_DelSig:Net_245_7\ : bit;
    SIGNAL \ADC_DelSig:Net_488\ : bit;
    ATTRIBUTE global_signal OF \ADC_DelSig:Net_488\ : SIGNAL IS true;
    SIGNAL \ADC_DelSig:Net_488_adig\ : bit;
    SIGNAL \ADC_DelSig:Net_488_adig_local\ : bit;
    SIGNAL \ADC_DelSig:Net_488_local\ : bit;
    SIGNAL \ADC_DelSig:Net_93\ : bit;
    ATTRIBUTE global_signal OF \ADC_DelSig:Net_93\ : SIGNAL IS true;
    SIGNAL \ADC_DelSig:Net_93_local\ : bit;
    SIGNAL \ADC_DelSig:aclock\ : bit;
    SIGNAL \ADC_DelSig:mod_dat_0\ : bit;
    SIGNAL \ADC_DelSig:mod_dat_1\ : bit;
    SIGNAL \ADC_DelSig:mod_dat_2\ : bit;
    SIGNAL \ADC_DelSig:mod_dat_3\ : bit;
    SIGNAL \ADC_DelSig:mod_reset\ : bit;
    SIGNAL \\\LCD:LCDPort(0)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(1)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(2)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(3)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(4)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(5)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(6)\\__PA\ : bit;
    SIGNAL \\\Num_Notes_Selector_ADC:Bypass(0)\\__PA\ : bit;
    SIGNAL \Num_Notes_Selector_ADC:Net_207_0\ : bit;
    SIGNAL \Num_Notes_Selector_ADC:Net_207_10\ : bit;
    SIGNAL \Num_Notes_Selector_ADC:Net_207_11\ : bit;
    SIGNAL \Num_Notes_Selector_ADC:Net_207_1\ : bit;
    SIGNAL \Num_Notes_Selector_ADC:Net_207_2\ : bit;
    SIGNAL \Num_Notes_Selector_ADC:Net_207_3\ : bit;
    SIGNAL \Num_Notes_Selector_ADC:Net_207_4\ : bit;
    SIGNAL \Num_Notes_Selector_ADC:Net_207_5\ : bit;
    SIGNAL \Num_Notes_Selector_ADC:Net_207_6\ : bit;
    SIGNAL \Num_Notes_Selector_ADC:Net_207_7\ : bit;
    SIGNAL \Num_Notes_Selector_ADC:Net_207_8\ : bit;
    SIGNAL \Num_Notes_Selector_ADC:Net_207_9\ : bit;
    SIGNAL \Num_Notes_Selector_ADC:Net_252\ : bit;
    SIGNAL \Num_Notes_Selector_ADC:Net_381\ : bit;
    SIGNAL \Num_Notes_Selector_ADC:Net_381_local\ : bit;
    SIGNAL \Num_Notes_Selector_ADC:Net_385\ : bit;
    ATTRIBUTE global_signal OF \Num_Notes_Selector_ADC:Net_385\ : SIGNAL IS true;
    SIGNAL \Num_Notes_Selector_ADC:Net_385_local\ : bit;
    SIGNAL \SPI_OLED:BSPIM:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \SPI_OLED:BSPIM:cnt_enable\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \SPI_OLED:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPI_OLED:BSPIM:control_1\ : bit;
    SIGNAL \SPI_OLED:BSPIM:control_2\ : bit;
    SIGNAL \SPI_OLED:BSPIM:control_3\ : bit;
    SIGNAL \SPI_OLED:BSPIM:control_4\ : bit;
    SIGNAL \SPI_OLED:BSPIM:control_5\ : bit;
    SIGNAL \SPI_OLED:BSPIM:control_6\ : bit;
    SIGNAL \SPI_OLED:BSPIM:control_7\ : bit;
    SIGNAL \SPI_OLED:BSPIM:count_0\ : bit;
    SIGNAL \SPI_OLED:BSPIM:count_1\ : bit;
    SIGNAL \SPI_OLED:BSPIM:count_2\ : bit;
    SIGNAL \SPI_OLED:BSPIM:count_3\ : bit;
    SIGNAL \SPI_OLED:BSPIM:count_4\ : bit;
    SIGNAL \SPI_OLED:BSPIM:count_5\ : bit;
    SIGNAL \SPI_OLED:BSPIM:count_6\ : bit;
    SIGNAL \SPI_OLED:BSPIM:ld_ident\ : bit;
    ATTRIBUTE placement_force OF \SPI_OLED:BSPIM:ld_ident\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \SPI_OLED:BSPIM:load_cond\ : bit;
    ATTRIBUTE placement_force OF \SPI_OLED:BSPIM:load_cond\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \SPI_OLED:BSPIM:load_rx_data\ : bit;
    ATTRIBUTE placement_force OF \SPI_OLED:BSPIM:load_rx_data\ : SIGNAL IS "U(3,2,B)1";
    SIGNAL \SPI_OLED:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPI_OLED:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPI_OLED:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPI_OLED:BSPIM:rx_status_6\ : bit;
    ATTRIBUTE placement_force OF \SPI_OLED:BSPIM:rx_status_6\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \SPI_OLED:BSPIM:state_0\ : bit;
    ATTRIBUTE placement_force OF \SPI_OLED:BSPIM:state_0\ : SIGNAL IS "U(2,3,B)3";
    SIGNAL \SPI_OLED:BSPIM:state_1\ : bit;
    ATTRIBUTE placement_force OF \SPI_OLED:BSPIM:state_1\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \SPI_OLED:BSPIM:state_2\ : bit;
    ATTRIBUTE placement_force OF \SPI_OLED:BSPIM:state_2\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \SPI_OLED:BSPIM:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SPI_OLED:BSPIM:tx_status_0\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \SPI_OLED:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPI_OLED:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPI_OLED:BSPIM:tx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SPI_OLED:BSPIM:tx_status_4\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \SPI_OLED:Net_244\ : bit;
    SIGNAL \SPI_OLED:Net_276\ : bit;
    ATTRIBUTE udbclken_assigned OF \SPI_OLED:Net_276\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SPI_OLED:Net_276\ : SIGNAL IS true;
    SIGNAL \SPI_OLED:Net_276_local\ : bit;
    SIGNAL \SPI_OLED:Net_294\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_0\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_1\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_2\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_3\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_4\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_5\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_6\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_7\ : bit;
    SIGNAL \Timer_1:TimerUDB:per_zero\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:status_2\ : bit;
    SIGNAL \Timer_1:TimerUDB:status_3\ : bit;
    SIGNAL \Timer_1:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Timer_1:TimerUDB:status_tc\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \Timer_2:Net_261\ : bit;
    SIGNAL \Timer_2:Net_51\ : bit;
    SIGNAL \game_random_mode_generator:Net_42\ : bit;
    SIGNAL \game_random_mode_generator:Net_47\ : bit;
    SIGNAL \game_random_mode_generator:Net_48\ : bit;
    SIGNAL \ms_counter:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \ms_counter:CounterUDB:control_0\ : bit;
    SIGNAL \ms_counter:CounterUDB:control_1\ : bit;
    SIGNAL \ms_counter:CounterUDB:control_2\ : bit;
    SIGNAL \ms_counter:CounterUDB:control_3\ : bit;
    SIGNAL \ms_counter:CounterUDB:control_4\ : bit;
    SIGNAL \ms_counter:CounterUDB:control_5\ : bit;
    SIGNAL \ms_counter:CounterUDB:control_6\ : bit;
    SIGNAL \ms_counter:CounterUDB:control_7\ : bit;
    SIGNAL \ms_counter:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \ms_counter:CounterUDB:count_enable\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \ms_counter:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \ms_counter:CounterUDB:count_stored_i\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \ms_counter:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \ms_counter:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(2,0,A)2";
    SIGNAL \ms_counter:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \ms_counter:CounterUDB:prevCompare\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \ms_counter:CounterUDB:reload\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u1.ce0__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u2.ce0__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \ms_counter:CounterUDB:status_0\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \ms_counter:CounterUDB:status_1\ : bit;
    SIGNAL \ms_counter:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \ms_counter:CounterUDB:status_2\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \ms_counter:CounterUDB:status_5\ : bit;
    SIGNAL \ms_counter:CounterUDB:status_6\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(1,0,A)0";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE placement_force OF __ZERO__ : SIGNAL IS "U(1,0,A)3";
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__DAC_OUT_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__DAC_OUT_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_1__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_2__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_4__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Timer_1:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u0.z0__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u0.z1__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u1.sor__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u1.cl0__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u1.z0__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u1.ff0__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u1.ce1__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u1.cl1__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u1.z1__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u1.ff1__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u2.sor__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u2.cl0__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u2.z0__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u2.ff0__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u2.ce1__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u2.cl1__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u2.z1__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u2.ff1__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u3.sor__sig\ : bit;
    SIGNAL \ms_counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF DAC_OUT(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF DAC_OUT(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF MUX_B(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF MUX_B(0) : LABEL IS "P4[1]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(0)\ : LABEL IS "iocell3";
    ATTRIBUTE Location OF \LCD:LCDPort(0)\ : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(1)\ : LABEL IS "iocell4";
    ATTRIBUTE Location OF \LCD:LCDPort(1)\ : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(2)\ : LABEL IS "iocell5";
    ATTRIBUTE Location OF \LCD:LCDPort(2)\ : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(3)\ : LABEL IS "iocell6";
    ATTRIBUTE Location OF \LCD:LCDPort(3)\ : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(4)\ : LABEL IS "iocell7";
    ATTRIBUTE Location OF \LCD:LCDPort(4)\ : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(5)\ : LABEL IS "iocell8";
    ATTRIBUTE Location OF \LCD:LCDPort(5)\ : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(6)\ : LABEL IS "iocell9";
    ATTRIBUTE Location OF \LCD:LCDPort(6)\ : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF ADC_IN_6V(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF ADC_IN_6V(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF MUX_C(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF MUX_C(0) : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF MUX_A(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF MUX_A(0) : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF TC_1(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF TC_1(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF RED_LED(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF RED_LED(0) : LABEL IS "P6[3]";
    ATTRIBUTE lib_model OF MUX_D(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF MUX_D(0) : LABEL IS "P4[3]";
    ATTRIBUTE lib_model OF MUX_INHIBIT(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF MUX_INHIBIT(0) : LABEL IS "P4[4]";
    ATTRIBUTE lib_model OF Button1(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Button1(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF Button2(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF Button2(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF Button3(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Button3(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF Button4(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Button4(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF Pot(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF Pot(0) : LABEL IS "P6[5]";
    ATTRIBUTE lib_model OF \Num_Notes_Selector_ADC:Bypass(0)\ : LABEL IS "iocell22";
    ATTRIBUTE Location OF \Num_Notes_Selector_ADC:Bypass(0)\ : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF Button5(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Button5(0) : LABEL IS "P6[1]";
    ATTRIBUTE lib_model OF OLED_CS(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF OLED_CS(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF OLED_DC(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF OLED_DC(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF OLED_RES(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF OLED_RES(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF OLED_SCK(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF OLED_SCK(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF OLED_SDA(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF OLED_SDA(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:status_tc\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:status_tc\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \ms_counter:CounterUDB:status_0\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \ms_counter:CounterUDB:status_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ms_counter:CounterUDB:status_2\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \ms_counter:CounterUDB:status_2\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \ms_counter:CounterUDB:count_enable\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \ms_counter:CounterUDB:count_enable\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SPI_OLED:BSPIM:load_rx_data\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \SPI_OLED:BSPIM:load_rx_data\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \SPI_OLED:BSPIM:tx_status_0\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \SPI_OLED:BSPIM:tx_status_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SPI_OLED:BSPIM:tx_status_4\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \SPI_OLED:BSPIM:tx_status_4\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \SPI_OLED:BSPIM:rx_status_6\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \SPI_OLED:BSPIM:rx_status_6\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF __ZERO__ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF __ZERO__ : LABEL IS "U(1,0)";
    ATTRIBUTE Location OF \ADC_DelSig:DSM\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE Location OF \ADC_DelSig:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(29)]";
    ATTRIBUTE Location OF \ADC_DelSig:DEC\ : LABEL IS "F(Decimator,0)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(1,0)";
    ATTRIBUTE Location OF \VDAC8_1:viDAC8\ : LABEL IS "F(VIDAC,3)";
    ATTRIBUTE Location OF audio_isr : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:rstSts:stsreg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF \Timer_2:TimerHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE Location OF harmonica_isr : LABEL IS "[IntrContainer=(0)][IntrId=(17)]";
    ATTRIBUTE lib_model OF \ms_counter:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \ms_counter:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \ms_counter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \ms_counter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ms_counter:CounterUDB:sC32:counterdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \ms_counter:CounterUDB:sC32:counterdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \ms_counter:CounterUDB:sC32:counterdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \ms_counter:CounterUDB:sC32:counterdp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \ms_counter:CounterUDB:sC32:counterdp:u2\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \ms_counter:CounterUDB:sC32:counterdp:u2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \ms_counter:CounterUDB:sC32:counterdp:u3\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \ms_counter:CounterUDB:sC32:counterdp:u3\ : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF \Sync_1:genblk1[0]:INST\ : LABEL IS "U(2,0)";
    ATTRIBUTE Location OF \Num_Notes_Selector_ADC:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF \Num_Notes_Selector_ADC:ADC_SAR\ : LABEL IS "F(SAR,1)";
    ATTRIBUTE lib_model OF \SPI_OLED:BSPIM:BidirMode:CtrlReg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \SPI_OLED:BSPIM:BidirMode:CtrlReg\ : LABEL IS "U(3,0)";
    ATTRIBUTE Location OF \SPI_OLED:BSPIM:BitCounter\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \SPI_OLED:BSPIM:TxStsReg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \SPI_OLED:BSPIM:TxStsReg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SPI_OLED:BSPIM:RxStsReg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \SPI_OLED:BSPIM:RxStsReg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \SPI_OLED:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \SPI_OLED:BSPIM:sR8:Dp:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF spi_done : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF \game_random_mode_generator:CounterHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE lib_model OF Net_525 : LABEL IS "macrocell11";
    ATTRIBUTE Location OF Net_525 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \ms_counter:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \ms_counter:CounterUDB:overflow_reg_i\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \ms_counter:CounterUDB:prevCompare\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \ms_counter:CounterUDB:prevCompare\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ms_counter:CounterUDB:count_stored_i\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \ms_counter:CounterUDB:count_stored_i\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_1330 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_1330 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \SPI_OLED:BSPIM:state_2\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \SPI_OLED:BSPIM:state_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \SPI_OLED:BSPIM:state_1\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \SPI_OLED:BSPIM:state_1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \SPI_OLED:BSPIM:state_0\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \SPI_OLED:BSPIM:state_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_1609 : LABEL IS "macrocell19";
    ATTRIBUTE Location OF Net_1609 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \SPI_OLED:BSPIM:load_cond\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \SPI_OLED:BSPIM:load_cond\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \SPI_OLED:BSPIM:ld_ident\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \SPI_OLED:BSPIM:ld_ident\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \SPI_OLED:BSPIM:cnt_enable\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \SPI_OLED:BSPIM:cnt_enable\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_1362 : LABEL IS "macrocell23";
    ATTRIBUTE Location OF Net_1362 : LABEL IS "U(3,1)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \ADC_DelSig:Net_93\,
            dclk_0 => \ADC_DelSig:Net_93_local\,
            aclk_glb_0 => \Num_Notes_Selector_ADC:Net_385\,
            aclk_0 => \Num_Notes_Selector_ADC:Net_385_local\,
            clk_a_dig_glb_0 => \Num_Notes_Selector_ADC:Net_381\,
            clk_a_dig_0 => \Num_Notes_Selector_ADC:Net_381_local\,
            dclk_glb_1 => \SPI_OLED:Net_276\,
            dclk_1 => \SPI_OLED:Net_276_local\,
            aclk_glb_1 => \ADC_DelSig:Net_488\,
            aclk_1 => \ADC_DelSig:Net_488_local\,
            clk_a_dig_glb_1 => \ADC_DelSig:Net_488_adig\,
            clk_a_dig_1 => \ADC_DelSig:Net_488_adig_local\,
            dclk_glb_2 => Net_1619,
            dclk_2 => Net_1619_local,
            dclk_glb_3 => Net_658,
            dclk_3 => Net_658_local,
            dclk_glb_4 => Net_586,
            dclk_4 => Net_586_local,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\,
            aclk_glb_ff_1 => \ClockBlock.aclk_glb_ff_1__sig\,
            dclk_glb_ff_2 => \ClockBlock.dclk_glb_ff_2__sig\,
            dclk_glb_ff_4 => \ClockBlock.dclk_glb_ff_4__sig\);

    DAC_OUT:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DAC_OUT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DAC_OUT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => DAC_OUT(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MUX_B:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "421d6268-02ec-4751-a2ec-78ef472f4760",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MUX_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MUX_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MUX_B(0)__PA,
            oe => open,
            pad_in => MUX_B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort\:logicalport
        GENERIC MAP(
            drive_mode => "110110110110110110110",
            ibuf_enabled => "1111111",
            id => "1a95e9c6-357b-4f6f-aea9-0351299dff8a/ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0000000",
            input_buffer_sel => "00000000000000",
            input_clk_en => 0,
            input_sync => "1111111",
            input_sync_mode => "0000000",
            intr_mode => "00000000000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,,,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000000",
            oe_reset => 0,
            oe_sync => "0000000",
            output_clk_en => 0,
            output_clock_mode => "0000000",
            output_conn => "0000000",
            output_mode => "0000000",
            output_reset => 0,
            output_sync => "0000000",
            ovt_hyst_trim => "0000000",
            ovt_needed => "0000000",
            ovt_slew_control => "00000000000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,,,,",
            pin_mode => "OOOOOOO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1111111",
            sio_ibuf => "00000000",
            sio_info => "00000000000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000000",
            vtrip => "10101010101010",
            width => 7,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \LCD:LCDPort(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(0)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(1)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(1)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(1)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(2)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(2)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(2)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(3)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(3)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(3)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(4)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 4,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(4)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(4)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(5)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 5,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(5)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(5)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(6)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 6,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(6)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(6)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ADC_IN_6V:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2c60c5bf-f667-4ca3-89eb-9dbe994754a3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ADC_IN_6V(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ADC_IN_6V",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => ADC_IN_6V(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MUX_C:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b1080a27-1256-41c3-b4b9-656ec626b5a6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MUX_C(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MUX_C",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MUX_C(0)__PA,
            oe => open,
            pad_in => MUX_C(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MUX_A:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c2105652-7557-40d8-8391-85173875a51c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MUX_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MUX_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MUX_A(0)__PA,
            oe => open,
            pad_in => MUX_A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TC_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TC_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TC_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TC_1(0)__PA,
            oe => open,
            pin_input => Net_525,
            pad_out => TC_1(0)_PAD,
            pad_in => TC_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RED_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3a6aecab-43ae-4cf5-90f9-18359965c4e1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RED_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RED_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RED_LED(0)__PA,
            oe => open,
            pad_in => RED_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MUX_D:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f5c078a3-10c3-46df-946f-ce8fc1091401",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MUX_D(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MUX_D",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MUX_D(0)__PA,
            oe => open,
            pad_in => MUX_D(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MUX_INHIBIT:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d34a2f3d-624d-4b27-afd8-66a5265e24f5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MUX_INHIBIT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MUX_INHIBIT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MUX_INHIBIT(0)__PA,
            oe => open,
            pad_in => MUX_INHIBIT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Button1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Button1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Button1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Button1(0)__PA,
            oe => open,
            pad_in => Button1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Button2:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "831a3b1e-9d33-4713-b505-d9fce3d5e681",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Button2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Button2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Button2(0)__PA,
            oe => open,
            pad_in => Button2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Button3:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "d8f1a2d1-bc4e-46da-9f88-1873b8c6bfa4",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Button3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Button3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Button3(0)__PA,
            oe => open,
            pad_in => Button3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Button4:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "36da9afc-3b30-4b45-a440-cfc990cb1d94",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Button4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Button4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Button4(0)__PA,
            oe => open,
            pad_in => Button4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pot:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "0e13cf15-342e-4661-9b27-23ca45463fc3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pot(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pot",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pot(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Num_Notes_Selector_ADC:Bypass\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "6ad56aaa-391d-4daf-ab8c-9bb3458cab59/16a808f6-2e13-45b9-bce0-b001c8655113",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \Num_Notes_Selector_ADC:Bypass(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\Num_Notes_Selector_ADC:Bypass\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\Num_Notes_Selector_ADC:Bypass(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Button5:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "052b878c-453f-45fe-8240-b6e6d650ec8d",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Button5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Button5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Button5(0)__PA,
            oe => open,
            pad_in => Button5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OLED_CS:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "71ca2342-5b03-4985-a50a-6cf637eba900",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OLED_CS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OLED_CS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => OLED_CS(0)__PA,
            oe => open,
            pad_in => OLED_CS(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OLED_DC:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "86947e82-1fdd-4efa-a604-04c8e630fac4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OLED_DC(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OLED_DC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => OLED_DC(0)__PA,
            oe => open,
            pad_in => OLED_DC(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OLED_RES:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d4e38629-c5a7-4a56-9e0f-6239ba3f06a9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OLED_RES(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OLED_RES",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => OLED_RES(0)__PA,
            oe => open,
            pad_in => OLED_RES(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OLED_SCK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OLED_SCK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OLED_SCK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OLED_SCK(0)__PA,
            oe => open,
            pin_input => Net_1362,
            pad_out => OLED_SCK(0)_PAD,
            pad_in => OLED_SCK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    OLED_SDA:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    OLED_SDA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "OLED_SDA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => OLED_SDA(0)__PA,
            oe => \SPI_OLED:Net_294\,
            fb => \SPI_OLED:Net_244\,
            pin_input => Net_1330,
            pad_out => OLED_SDA(0)_PAD,
            pad_in => OLED_SDA(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Timer_1:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:status_tc\,
            main_0 => \Timer_1:TimerUDB:control_7\,
            main_1 => \Timer_1:TimerUDB:per_zero\);

    \ms_counter:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ms_counter:CounterUDB:status_0\,
            main_0 => \ms_counter:CounterUDB:cmp_out_i\,
            main_1 => \ms_counter:CounterUDB:prevCompare\);

    \ms_counter:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ms_counter:CounterUDB:status_2\,
            main_0 => \ms_counter:CounterUDB:reload\,
            main_1 => \ms_counter:CounterUDB:overflow_reg_i\);

    \ms_counter:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ms_counter:CounterUDB:count_enable\,
            main_0 => \ms_counter:CounterUDB:control_7\,
            main_1 => \ms_counter:CounterUDB:count_stored_i\,
            main_2 => Net_671);

    \SPI_OLED:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPI_OLED:BSPIM:load_rx_data\,
            main_0 => \SPI_OLED:BSPIM:count_4\,
            main_1 => \SPI_OLED:BSPIM:count_3\,
            main_2 => \SPI_OLED:BSPIM:count_2\,
            main_3 => \SPI_OLED:BSPIM:count_1\,
            main_4 => \SPI_OLED:BSPIM:count_0\);

    \SPI_OLED:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPI_OLED:BSPIM:tx_status_0\,
            main_0 => \SPI_OLED:BSPIM:state_2\,
            main_1 => \SPI_OLED:BSPIM:state_1\,
            main_2 => \SPI_OLED:BSPIM:state_0\);

    \SPI_OLED:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPI_OLED:BSPIM:tx_status_4\,
            main_0 => \SPI_OLED:BSPIM:state_2\,
            main_1 => \SPI_OLED:BSPIM:state_1\,
            main_2 => \SPI_OLED:BSPIM:state_0\);

    \SPI_OLED:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPI_OLED:BSPIM:rx_status_6\,
            main_0 => \SPI_OLED:BSPIM:count_4\,
            main_1 => \SPI_OLED:BSPIM:count_3\,
            main_2 => \SPI_OLED:BSPIM:count_2\,
            main_3 => \SPI_OLED:BSPIM:count_1\,
            main_4 => \SPI_OLED:BSPIM:count_0\,
            main_5 => \SPI_OLED:BSPIM:rx_status_4\);

    __ZERO__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ZERO__);

    \ADC_DelSig:DSM\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 10)
        PORT MAP(
            aclock => \ClockBlock.aclk_glb_ff_1__sig\,
            modbitin_udb => open,
            reset_udb => open,
            reset_dec => \ADC_DelSig:mod_reset\,
            extclk_cp_udb => \ADC_DelSig:Net_93_local\,
            dec_clock => \ADC_DelSig:aclock\,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\,
            dout_udb_7 => \ADC_DelSig:Net_245_7\,
            dout_udb_6 => \ADC_DelSig:Net_245_6\,
            dout_udb_5 => \ADC_DelSig:Net_245_5\,
            dout_udb_4 => \ADC_DelSig:Net_245_4\,
            dout_udb_3 => \ADC_DelSig:Net_245_3\,
            dout_udb_2 => \ADC_DelSig:Net_245_2\,
            dout_udb_1 => \ADC_DelSig:Net_245_1\,
            dout_udb_0 => \ADC_DelSig:Net_245_0\);

    \ADC_DelSig:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_347,
            clock => ClockBlock_BUS_CLK);

    \ADC_DelSig:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \ADC_DelSig:aclock\,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\,
            ext_start => __ONE__,
            modrst => \ADC_DelSig:mod_reset\,
            interrupt => Net_347);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \VDAC8_1:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    audio_isr:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_445,
            clock => ClockBlock_BUS_CLK);

    \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \Timer_1:TimerUDB:control_7\,
            control_6 => \Timer_1:TimerUDB:control_6\,
            control_5 => \Timer_1:TimerUDB:control_5\,
            control_4 => \Timer_1:TimerUDB:control_4\,
            control_3 => \Timer_1:TimerUDB:control_3\,
            control_2 => \Timer_1:TimerUDB:control_2\,
            control_1 => \Timer_1:TimerUDB:control_1\,
            control_0 => \Timer_1:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Timer_1:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Timer_1:TimerUDB:status_3\,
            status_2 => \Timer_1:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \Timer_1:TimerUDB:status_tc\,
            interrupt => Net_445);

    \Timer_1:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Timer_1:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \Timer_1:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \Timer_1:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \Timer_1:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \Timer_1:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \Timer_1:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \Timer_1:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \Timer_1:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \Timer_1:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \Timer_1:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \Timer_1:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \Timer_1:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \Timer_1:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Timer_1:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\,
            z0_comb => \Timer_1:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer_1:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \Timer_1:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \Timer_1:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \Timer_1:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \Timer_1:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \Timer_1:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \Timer_1:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \Timer_1:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \Timer_1:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \Timer_1:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \Timer_1:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \Timer_1:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \Timer_1:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Timer_2:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_4__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Timer_2:Net_51\,
            cmp => \Timer_2:Net_261\,
            irq => Net_596);

    harmonica_isr:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_596,
            clock => ClockBlock_BUS_CLK);

    \ms_counter:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \ms_counter:CounterUDB:control_7\,
            control_6 => \ms_counter:CounterUDB:control_6\,
            control_5 => \ms_counter:CounterUDB:control_5\,
            control_4 => \ms_counter:CounterUDB:control_4\,
            control_3 => \ms_counter:CounterUDB:control_3\,
            control_2 => \ms_counter:CounterUDB:control_2\,
            control_1 => \ms_counter:CounterUDB:control_1\,
            control_0 => \ms_counter:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \ms_counter:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \ms_counter:CounterUDB:status_6\,
            status_5 => \ms_counter:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \ms_counter:CounterUDB:status_2\,
            status_1 => \ms_counter:CounterUDB:status_1\,
            status_0 => \ms_counter:CounterUDB:status_0\);

    \ms_counter:CounterUDB:sC32:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \ms_counter:CounterUDB:count_enable\,
            cs_addr_0 => \ms_counter:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \ms_counter:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0 => \ms_counter:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0 => \ms_counter:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0 => \ms_counter:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1 => \ms_counter:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1 => \ms_counter:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1 => \ms_counter:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1 => \ms_counter:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            co_msb => \ms_counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sol_msb => \ms_counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbo => \ms_counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sil => \ms_counter:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbi => \ms_counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\);

    \ms_counter:CounterUDB:sC32:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \ms_counter:CounterUDB:count_enable\,
            cs_addr_0 => \ms_counter:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \ms_counter:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0i => \ms_counter:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0i => \ms_counter:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0i => \ms_counter:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1i => \ms_counter:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1i => \ms_counter:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1i => \ms_counter:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1i => \ms_counter:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            ci => \ms_counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sir => \ms_counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbi => \ms_counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sor => \ms_counter:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbo => \ms_counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\,
            ce0 => \ms_counter:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0 => \ms_counter:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0 => \ms_counter:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0 => \ms_counter:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1 => \ms_counter:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1 => \ms_counter:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1 => \ms_counter:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1 => \ms_counter:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            co_msb => \ms_counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sol_msb => \ms_counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbo => \ms_counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sil => \ms_counter:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbi => \ms_counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\);

    \ms_counter:CounterUDB:sC32:counterdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \ms_counter:CounterUDB:count_enable\,
            cs_addr_0 => \ms_counter:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \ms_counter:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0i => \ms_counter:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0i => \ms_counter:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0i => \ms_counter:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1i => \ms_counter:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1i => \ms_counter:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1i => \ms_counter:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1i => \ms_counter:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            ci => \ms_counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sir => \ms_counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbi => \ms_counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sor => \ms_counter:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbo => \ms_counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\,
            ce0 => \ms_counter:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0 => \ms_counter:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0 => \ms_counter:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0 => \ms_counter:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1 => \ms_counter:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1 => \ms_counter:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1 => \ms_counter:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1 => \ms_counter:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            co_msb => \ms_counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sol_msb => \ms_counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbo => \ms_counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sil => \ms_counter:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbi => \ms_counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \ms_counter:CounterUDB:sC32:counterdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \ms_counter:CounterUDB:count_enable\,
            cs_addr_0 => \ms_counter:CounterUDB:reload\,
            ce0_comb => \ms_counter:CounterUDB:reload\,
            z0_comb => \ms_counter:CounterUDB:status_1\,
            ce1_comb => \ms_counter:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \ms_counter:CounterUDB:status_6\,
            f0_blk_stat_comb => \ms_counter:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \ms_counter:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0i => \ms_counter:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0i => \ms_counter:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0i => \ms_counter:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1i => \ms_counter:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1i => \ms_counter:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1i => \ms_counter:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1i => \ms_counter:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            ci => \ms_counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sir => \ms_counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbi => \ms_counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sor => \ms_counter:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbo => \ms_counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \Sync_1:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => Net_658_local,
            out => Net_671);

    \Num_Notes_Selector_ADC:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_807,
            clock => ClockBlock_BUS_CLK);

    \Num_Notes_Selector_ADC:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.aclk_glb_ff_0__sig\,
            pump_clock => \ClockBlock.aclk_glb_ff_0__sig\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \Num_Notes_Selector_ADC:Net_252\,
            next => Net_810,
            data_out_udb_11 => \Num_Notes_Selector_ADC:Net_207_11\,
            data_out_udb_10 => \Num_Notes_Selector_ADC:Net_207_10\,
            data_out_udb_9 => \Num_Notes_Selector_ADC:Net_207_9\,
            data_out_udb_8 => \Num_Notes_Selector_ADC:Net_207_8\,
            data_out_udb_7 => \Num_Notes_Selector_ADC:Net_207_7\,
            data_out_udb_6 => \Num_Notes_Selector_ADC:Net_207_6\,
            data_out_udb_5 => \Num_Notes_Selector_ADC:Net_207_5\,
            data_out_udb_4 => \Num_Notes_Selector_ADC:Net_207_4\,
            data_out_udb_3 => \Num_Notes_Selector_ADC:Net_207_3\,
            data_out_udb_2 => \Num_Notes_Selector_ADC:Net_207_2\,
            data_out_udb_1 => \Num_Notes_Selector_ADC:Net_207_1\,
            data_out_udb_0 => \Num_Notes_Selector_ADC:Net_207_0\,
            eof_udb => Net_807);

    \SPI_OLED:BSPIM:BidirMode:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPI_OLED:Net_276\,
            control_7 => \SPI_OLED:BSPIM:control_7\,
            control_6 => \SPI_OLED:BSPIM:control_6\,
            control_5 => \SPI_OLED:BSPIM:control_5\,
            control_4 => \SPI_OLED:BSPIM:control_4\,
            control_3 => \SPI_OLED:BSPIM:control_3\,
            control_2 => \SPI_OLED:BSPIM:control_2\,
            control_1 => \SPI_OLED:BSPIM:control_1\,
            control_0 => \SPI_OLED:Net_294\,
            busclk => ClockBlock_BUS_CLK);

    \SPI_OLED:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPI_OLED:Net_276\,
            load => open,
            enable => \SPI_OLED:BSPIM:cnt_enable\,
            count_6 => \SPI_OLED:BSPIM:count_6\,
            count_5 => \SPI_OLED:BSPIM:count_5\,
            count_4 => \SPI_OLED:BSPIM:count_4\,
            count_3 => \SPI_OLED:BSPIM:count_3\,
            count_2 => \SPI_OLED:BSPIM:count_2\,
            count_1 => \SPI_OLED:BSPIM:count_1\,
            count_0 => \SPI_OLED:BSPIM:count_0\,
            tc => \SPI_OLED:BSPIM:cnt_tc\);

    \SPI_OLED:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPI_OLED:Net_276\,
            status_6 => open,
            status_5 => open,
            status_4 => \SPI_OLED:BSPIM:tx_status_4\,
            status_3 => \SPI_OLED:BSPIM:load_rx_data\,
            status_2 => \SPI_OLED:BSPIM:tx_status_2\,
            status_1 => \SPI_OLED:BSPIM:tx_status_1\,
            status_0 => \SPI_OLED:BSPIM:tx_status_0\,
            interrupt => Net_1336);

    \SPI_OLED:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPI_OLED:Net_276\,
            status_6 => \SPI_OLED:BSPIM:rx_status_6\,
            status_5 => \SPI_OLED:BSPIM:rx_status_5\,
            status_4 => \SPI_OLED:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \SPI_OLED:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPI_OLED:Net_276\,
            cs_addr_2 => \SPI_OLED:BSPIM:state_2\,
            cs_addr_1 => \SPI_OLED:BSPIM:state_1\,
            cs_addr_0 => \SPI_OLED:BSPIM:state_0\,
            route_si => \SPI_OLED:Net_244\,
            f1_load => \SPI_OLED:BSPIM:load_rx_data\,
            so_comb => \SPI_OLED:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPI_OLED:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPI_OLED:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPI_OLED:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPI_OLED:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    spi_done:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1336,
            clock => ClockBlock_BUS_CLK);

    \game_random_mode_generator:CounterHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_2__sig\,
            kill => open,
            enable => __ZERO__,
            capture => open,
            timer_reset => open,
            tc => \game_random_mode_generator:Net_48\,
            cmp => \game_random_mode_generator:Net_47\,
            irq => \game_random_mode_generator:Net_42\);

    Net_525:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_525,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \Timer_1:TimerUDB:control_7\,
            main_1 => \Timer_1:TimerUDB:per_zero\);

    \ms_counter:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ms_counter:CounterUDB:overflow_reg_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \ms_counter:CounterUDB:reload\);

    \ms_counter:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ms_counter:CounterUDB:prevCompare\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \ms_counter:CounterUDB:cmp_out_i\);

    \ms_counter:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ms_counter:CounterUDB:count_stored_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_671);

    Net_1330:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_1 * !main_2 * !main_3) + (!main_1 * !main_3 * !main_5 * !main_6 * !main_7 * main_8 * !main_9 * !main_10) + (main_1 * !main_2 * main_3) + (main_1 * main_2 * !main_3) + (main_1 * !main_4) + (!main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1330,
            clock_0 => \SPI_OLED:Net_276\,
            main_0 => Net_1330,
            main_1 => \SPI_OLED:BSPIM:state_2\,
            main_2 => \SPI_OLED:BSPIM:state_1\,
            main_3 => \SPI_OLED:BSPIM:state_0\,
            main_4 => \SPI_OLED:BSPIM:mosi_from_dp\,
            main_5 => \SPI_OLED:BSPIM:count_4\,
            main_6 => \SPI_OLED:BSPIM:count_3\,
            main_7 => \SPI_OLED:BSPIM:count_2\,
            main_8 => \SPI_OLED:BSPIM:count_1\,
            main_9 => \SPI_OLED:BSPIM:count_0\,
            main_10 => \SPI_OLED:BSPIM:ld_ident\);

    \SPI_OLED:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI_OLED:BSPIM:state_2\,
            clock_0 => \SPI_OLED:Net_276\,
            main_0 => \SPI_OLED:BSPIM:state_2\,
            main_1 => \SPI_OLED:BSPIM:state_1\,
            main_2 => \SPI_OLED:BSPIM:state_0\,
            main_3 => \SPI_OLED:BSPIM:count_4\,
            main_4 => \SPI_OLED:BSPIM:count_3\,
            main_5 => \SPI_OLED:BSPIM:count_2\,
            main_6 => \SPI_OLED:BSPIM:count_1\,
            main_7 => \SPI_OLED:BSPIM:count_0\,
            main_8 => \SPI_OLED:BSPIM:tx_status_1\,
            main_9 => \SPI_OLED:BSPIM:ld_ident\);

    \SPI_OLED:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8) + (main_0 * !main_2) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI_OLED:BSPIM:state_1\,
            clock_0 => \SPI_OLED:Net_276\,
            main_0 => \SPI_OLED:BSPIM:state_2\,
            main_1 => \SPI_OLED:BSPIM:state_1\,
            main_2 => \SPI_OLED:BSPIM:state_0\,
            main_3 => \SPI_OLED:BSPIM:count_4\,
            main_4 => \SPI_OLED:BSPIM:count_3\,
            main_5 => \SPI_OLED:BSPIM:count_2\,
            main_6 => \SPI_OLED:BSPIM:count_1\,
            main_7 => \SPI_OLED:BSPIM:count_0\,
            main_8 => \SPI_OLED:BSPIM:tx_status_1\,
            main_9 => \SPI_OLED:BSPIM:ld_ident\);

    \SPI_OLED:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1) + (!main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI_OLED:BSPIM:state_0\,
            clock_0 => \SPI_OLED:Net_276\,
            main_0 => \SPI_OLED:BSPIM:state_2\,
            main_1 => \SPI_OLED:BSPIM:state_1\,
            main_2 => \SPI_OLED:BSPIM:state_0\,
            main_3 => \SPI_OLED:BSPIM:tx_status_1\);

    Net_1609:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_3) + (main_0 * !main_1 * !main_2 * !main_3) + (main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1609,
            clock_0 => \SPI_OLED:Net_276\,
            main_0 => \SPI_OLED:BSPIM:state_2\,
            main_1 => \SPI_OLED:BSPIM:state_1\,
            main_2 => \SPI_OLED:BSPIM:state_0\,
            main_3 => Net_1609);

    \SPI_OLED:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI_OLED:BSPIM:load_cond\,
            clock_0 => \SPI_OLED:Net_276\,
            main_0 => \SPI_OLED:BSPIM:state_2\,
            main_1 => \SPI_OLED:BSPIM:state_1\,
            main_2 => \SPI_OLED:BSPIM:state_0\,
            main_3 => \SPI_OLED:BSPIM:count_4\,
            main_4 => \SPI_OLED:BSPIM:count_3\,
            main_5 => \SPI_OLED:BSPIM:count_2\,
            main_6 => \SPI_OLED:BSPIM:count_1\,
            main_7 => \SPI_OLED:BSPIM:count_0\,
            main_8 => \SPI_OLED:BSPIM:load_cond\);

    \SPI_OLED:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_8) + (main_0 * main_1 * !main_2 * main_8) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI_OLED:BSPIM:ld_ident\,
            clock_0 => \SPI_OLED:Net_276\,
            main_0 => \SPI_OLED:BSPIM:state_2\,
            main_1 => \SPI_OLED:BSPIM:state_1\,
            main_2 => \SPI_OLED:BSPIM:state_0\,
            main_3 => \SPI_OLED:BSPIM:count_4\,
            main_4 => \SPI_OLED:BSPIM:count_3\,
            main_5 => \SPI_OLED:BSPIM:count_2\,
            main_6 => \SPI_OLED:BSPIM:count_1\,
            main_7 => \SPI_OLED:BSPIM:count_0\,
            main_8 => \SPI_OLED:BSPIM:ld_ident\);

    \SPI_OLED:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * main_1 * main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPI_OLED:BSPIM:cnt_enable\,
            clock_0 => \SPI_OLED:Net_276\,
            main_0 => \SPI_OLED:BSPIM:state_2\,
            main_1 => \SPI_OLED:BSPIM:state_1\,
            main_2 => \SPI_OLED:BSPIM:state_0\,
            main_3 => \SPI_OLED:BSPIM:cnt_enable\);

    Net_1362:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1362,
            clock_0 => \SPI_OLED:Net_276\,
            main_0 => \SPI_OLED:BSPIM:state_2\,
            main_1 => \SPI_OLED:BSPIM:state_1\,
            main_2 => \SPI_OLED:BSPIM:state_0\,
            main_3 => Net_1362);

END __DEFAULT__;
