// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module TLB_1(
  input         clock,
                reset,
                io_req_valid,
  input  [39:0] io_req_bits_vaddr,
  input  [1:0]  io_req_bits_prv,
  input         io_sfence_valid,
                io_sfence_bits_rs1,
                io_sfence_bits_rs2,
  input  [38:0] io_sfence_bits_addr,
  input         io_ptw_req_ready,
                io_ptw_resp_valid,
                io_ptw_resp_bits_ae_ptw,
                io_ptw_resp_bits_ae_final,
                io_ptw_resp_bits_pf,
                io_ptw_resp_bits_gf,
                io_ptw_resp_bits_hr,
                io_ptw_resp_bits_hw,
                io_ptw_resp_bits_hx,
  input  [43:0] io_ptw_resp_bits_pte_ppn,
  input         io_ptw_resp_bits_pte_d,
                io_ptw_resp_bits_pte_a,
                io_ptw_resp_bits_pte_g,
                io_ptw_resp_bits_pte_u,
                io_ptw_resp_bits_pte_x,
                io_ptw_resp_bits_pte_w,
                io_ptw_resp_bits_pte_r,
                io_ptw_resp_bits_pte_v,
  input  [1:0]  io_ptw_resp_bits_level,
  input         io_ptw_resp_bits_homogeneous,
  input  [3:0]  io_ptw_ptbr_mode,
  input         io_ptw_status_debug,
                io_kill,
  output        io_resp_miss,
  output [34:0] io_resp_paddr,
  output        io_resp_pf_inst,
                io_resp_ae_inst,
                io_resp_cacheable,
                io_ptw_req_valid,
                io_ptw_req_bits_valid,
  output [26:0] io_ptw_req_bits_bits_addr,
  output        io_ptw_req_bits_bits_need_gpa,
                io_ptw_req_bits_bits_vstage1,
                io_ptw_req_bits_bits_stage2
);

  wire [22:0]      _entries_barrier_12_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_12_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_12_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_12_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_12_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_12_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_12_io_y_sw;	// @[package.scala:259:25]
  wire             _entries_barrier_12_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_12_io_y_sr;	// @[package.scala:259:25]
  wire             _entries_barrier_12_io_y_pw;	// @[package.scala:259:25]
  wire             _entries_barrier_12_io_y_px;	// @[package.scala:259:25]
  wire             _entries_barrier_12_io_y_pr;	// @[package.scala:259:25]
  wire             _entries_barrier_12_io_y_ppp;	// @[package.scala:259:25]
  wire             _entries_barrier_12_io_y_pal;	// @[package.scala:259:25]
  wire             _entries_barrier_12_io_y_paa;	// @[package.scala:259:25]
  wire             _entries_barrier_12_io_y_eff;	// @[package.scala:259:25]
  wire             _entries_barrier_12_io_y_c;	// @[package.scala:259:25]
  wire [22:0]      _entries_barrier_11_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_11_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_11_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_11_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_11_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_11_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_11_io_y_sw;	// @[package.scala:259:25]
  wire             _entries_barrier_11_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_11_io_y_sr;	// @[package.scala:259:25]
  wire             _entries_barrier_11_io_y_pw;	// @[package.scala:259:25]
  wire             _entries_barrier_11_io_y_px;	// @[package.scala:259:25]
  wire             _entries_barrier_11_io_y_pr;	// @[package.scala:259:25]
  wire             _entries_barrier_11_io_y_ppp;	// @[package.scala:259:25]
  wire             _entries_barrier_11_io_y_pal;	// @[package.scala:259:25]
  wire             _entries_barrier_11_io_y_paa;	// @[package.scala:259:25]
  wire             _entries_barrier_11_io_y_eff;	// @[package.scala:259:25]
  wire             _entries_barrier_11_io_y_c;	// @[package.scala:259:25]
  wire [22:0]      _entries_barrier_10_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_10_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_10_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_10_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_10_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_10_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_10_io_y_sw;	// @[package.scala:259:25]
  wire             _entries_barrier_10_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_10_io_y_sr;	// @[package.scala:259:25]
  wire             _entries_barrier_10_io_y_pw;	// @[package.scala:259:25]
  wire             _entries_barrier_10_io_y_px;	// @[package.scala:259:25]
  wire             _entries_barrier_10_io_y_pr;	// @[package.scala:259:25]
  wire             _entries_barrier_10_io_y_ppp;	// @[package.scala:259:25]
  wire             _entries_barrier_10_io_y_pal;	// @[package.scala:259:25]
  wire             _entries_barrier_10_io_y_paa;	// @[package.scala:259:25]
  wire             _entries_barrier_10_io_y_eff;	// @[package.scala:259:25]
  wire             _entries_barrier_10_io_y_c;	// @[package.scala:259:25]
  wire [22:0]      _entries_barrier_9_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_9_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_9_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_9_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_9_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_9_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_9_io_y_sw;	// @[package.scala:259:25]
  wire             _entries_barrier_9_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_9_io_y_sr;	// @[package.scala:259:25]
  wire             _entries_barrier_9_io_y_pw;	// @[package.scala:259:25]
  wire             _entries_barrier_9_io_y_px;	// @[package.scala:259:25]
  wire             _entries_barrier_9_io_y_pr;	// @[package.scala:259:25]
  wire             _entries_barrier_9_io_y_ppp;	// @[package.scala:259:25]
  wire             _entries_barrier_9_io_y_pal;	// @[package.scala:259:25]
  wire             _entries_barrier_9_io_y_paa;	// @[package.scala:259:25]
  wire             _entries_barrier_9_io_y_eff;	// @[package.scala:259:25]
  wire             _entries_barrier_9_io_y_c;	// @[package.scala:259:25]
  wire [22:0]      _entries_barrier_8_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_sw;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_sr;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_pw;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_px;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_pr;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_ppp;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_pal;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_paa;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_eff;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_c;	// @[package.scala:259:25]
  wire [22:0]      _entries_barrier_7_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_sw;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_sr;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_pw;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_px;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_pr;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_ppp;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_pal;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_paa;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_eff;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_c;	// @[package.scala:259:25]
  wire [22:0]      _entries_barrier_6_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_sw;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_sr;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_pw;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_px;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_pr;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_ppp;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_pal;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_paa;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_eff;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_c;	// @[package.scala:259:25]
  wire [22:0]      _entries_barrier_5_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_sw;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_sr;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_pw;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_px;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_pr;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_ppp;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_pal;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_paa;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_eff;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_c;	// @[package.scala:259:25]
  wire [22:0]      _entries_barrier_4_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_sw;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_sr;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_pw;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_px;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_pr;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_ppp;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_pal;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_paa;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_eff;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_c;	// @[package.scala:259:25]
  wire [22:0]      _entries_barrier_3_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_sw;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_sr;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_pw;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_px;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_pr;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_ppp;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_pal;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_paa;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_eff;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_c;	// @[package.scala:259:25]
  wire [22:0]      _entries_barrier_2_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_sw;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_sr;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_pw;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_px;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_pr;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_ppp;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_pal;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_paa;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_eff;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_c;	// @[package.scala:259:25]
  wire [22:0]      _entries_barrier_1_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_sw;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_sr;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_pw;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_px;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_pr;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_ppp;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_pal;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_paa;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_eff;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_c;	// @[package.scala:259:25]
  wire [22:0]      _entries_barrier_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_sw;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_sr;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_pw;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_px;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_pr;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_ppp;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_pal;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_paa;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_eff;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_c;	// @[package.scala:259:25]
  wire [22:0]      _mpu_ppn_barrier_io_y_ppn;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_u;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_ae_final;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_pf;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_gf;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_sw;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_sx;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_sr;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_pw;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_px;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_pr;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_ppp;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_pal;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_paa;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_eff;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_c;	// @[package.scala:259:25]
  reg  [26:0]      sectored_entries_0_0_tag_vpn;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_0_tag_v;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_0_data_0;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_0_data_1;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_0_data_2;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_0_data_3;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_0_valid_0;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_0_valid_1;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_0_valid_2;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_0_valid_3;	// @[TLB.scala:328:29]
  reg  [26:0]      sectored_entries_0_1_tag_vpn;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_1_tag_v;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_1_data_0;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_1_data_1;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_1_data_2;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_1_data_3;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_1_valid_0;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_1_valid_1;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_1_valid_2;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_1_valid_3;	// @[TLB.scala:328:29]
  reg  [26:0]      sectored_entries_0_2_tag_vpn;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_2_tag_v;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_2_data_0;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_2_data_1;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_2_data_2;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_2_data_3;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_2_valid_0;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_2_valid_1;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_2_valid_2;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_2_valid_3;	// @[TLB.scala:328:29]
  reg  [26:0]      sectored_entries_0_3_tag_vpn;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_3_tag_v;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_3_data_0;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_3_data_1;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_3_data_2;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_3_data_3;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_3_valid_0;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_3_valid_1;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_3_valid_2;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_3_valid_3;	// @[TLB.scala:328:29]
  reg  [26:0]      sectored_entries_0_4_tag_vpn;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_4_tag_v;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_4_data_0;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_4_data_1;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_4_data_2;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_4_data_3;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_4_valid_0;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_4_valid_1;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_4_valid_2;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_4_valid_3;	// @[TLB.scala:328:29]
  reg  [26:0]      sectored_entries_0_5_tag_vpn;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_5_tag_v;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_5_data_0;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_5_data_1;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_5_data_2;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_5_data_3;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_5_valid_0;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_5_valid_1;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_5_valid_2;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_5_valid_3;	// @[TLB.scala:328:29]
  reg  [26:0]      sectored_entries_0_6_tag_vpn;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_6_tag_v;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_6_data_0;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_6_data_1;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_6_data_2;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_6_data_3;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_6_valid_0;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_6_valid_1;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_6_valid_2;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_6_valid_3;	// @[TLB.scala:328:29]
  reg  [26:0]      sectored_entries_0_7_tag_vpn;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_7_tag_v;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_7_data_0;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_7_data_1;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_7_data_2;	// @[TLB.scala:328:29]
  reg  [43:0]      sectored_entries_0_7_data_3;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_7_valid_0;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_7_valid_1;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_7_valid_2;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_7_valid_3;	// @[TLB.scala:328:29]
  reg  [1:0]       superpage_entries_0_level;	// @[TLB.scala:330:30]
  reg  [26:0]      superpage_entries_0_tag_vpn;	// @[TLB.scala:330:30]
  reg              superpage_entries_0_tag_v;	// @[TLB.scala:330:30]
  reg  [43:0]      superpage_entries_0_data_0;	// @[TLB.scala:330:30]
  reg              superpage_entries_0_valid_0;	// @[TLB.scala:330:30]
  reg  [1:0]       superpage_entries_1_level;	// @[TLB.scala:330:30]
  reg  [26:0]      superpage_entries_1_tag_vpn;	// @[TLB.scala:330:30]
  reg              superpage_entries_1_tag_v;	// @[TLB.scala:330:30]
  reg  [43:0]      superpage_entries_1_data_0;	// @[TLB.scala:330:30]
  reg              superpage_entries_1_valid_0;	// @[TLB.scala:330:30]
  reg  [1:0]       superpage_entries_2_level;	// @[TLB.scala:330:30]
  reg  [26:0]      superpage_entries_2_tag_vpn;	// @[TLB.scala:330:30]
  reg              superpage_entries_2_tag_v;	// @[TLB.scala:330:30]
  reg  [43:0]      superpage_entries_2_data_0;	// @[TLB.scala:330:30]
  reg              superpage_entries_2_valid_0;	// @[TLB.scala:330:30]
  reg  [1:0]       superpage_entries_3_level;	// @[TLB.scala:330:30]
  reg  [26:0]      superpage_entries_3_tag_vpn;	// @[TLB.scala:330:30]
  reg              superpage_entries_3_tag_v;	// @[TLB.scala:330:30]
  reg  [43:0]      superpage_entries_3_data_0;	// @[TLB.scala:330:30]
  reg              superpage_entries_3_valid_0;	// @[TLB.scala:330:30]
  reg  [1:0]       special_entry_level;	// @[TLB.scala:335:56]
  reg  [26:0]      special_entry_tag_vpn;	// @[TLB.scala:335:56]
  reg              special_entry_tag_v;	// @[TLB.scala:335:56]
  reg  [43:0]      special_entry_data_0;	// @[TLB.scala:335:56]
  reg              special_entry_valid_0;	// @[TLB.scala:335:56]
  reg  [1:0]       state;	// @[TLB.scala:341:22]
  reg  [26:0]      r_refill_tag;	// @[TLB.scala:343:25]
  reg  [1:0]       r_superpage_repl_addr;	// @[TLB.scala:344:34]
  reg  [2:0]       r_sectored_repl_addr;	// @[TLB.scala:345:33]
  reg              r_sectored_hit_valid;	// @[TLB.scala:346:27]
  reg  [2:0]       r_sectored_hit_bits;	// @[TLB.scala:346:27]
  reg              r_vstage1_en;	// @[TLB.scala:348:25]
  reg              r_stage2_en;	// @[TLB.scala:349:24]
  reg              r_need_gpa;	// @[TLB.scala:350:23]
  wire             _vm_enabled_T_1 = io_ptw_ptbr_mode[3] & ~(io_req_bits_prv[1]);	// @[TLB.scala:361:27, :363:41, :388:45]
  wire             _T_51 = state == 2'h1;	// @[TLB.scala:341:22, package.scala:16:47]
  wire             mpu_ppn_ignore = special_entry_level == 2'h0;	// @[TLB.scala:187:28, :335:56, :341:22]
  wire [8:0]       _GEN = mpu_ppn_ignore ? io_req_bits_vaddr[29:21] : 9'h0;	// @[TLB.scala:173:79, :187:28, :188:28, :324:30]
  wire [8:0]       _GEN_0 = special_entry_level[1] ? 9'h0 : io_req_bits_vaddr[20:12];	// @[TLB.scala:173:79, :187:28, :188:28, :324:30, :335:56]
  wire [27:0]      mpu_ppn = io_ptw_resp_valid ? {5'h0, io_ptw_resp_bits_pte_ppn[22:0]} : _vm_enabled_T_1 ? {5'h0, _mpu_ppn_barrier_io_y_ppn[22:18], _GEN | _mpu_ppn_barrier_io_y_ppn[17:9], _GEN_0 | _mpu_ppn_barrier_io_y_ppn[8:0]} : io_req_bits_vaddr[39:12];	// @[TLB.scala:185:26, :188:{28,47}, :388:45, :395:44, :401:20, :402:{20,146}, package.scala:259:25]
  wire [23:0]      _GEN_1 = mpu_ppn[27:4] ^ 24'h800;	// @[Cat.scala:33:92, Parameters.scala:137:31, TLB.scala:401:20]
  wire [8:0]       _GEN_2 = mpu_ppn[27:19] ^ 9'h1;	// @[Cat.scala:33:92, Parameters.scala:137:31, TLB.scala:401:20]
  wire [7:0]       _GEN_3 = mpu_ppn[27:20] ^ 8'h1;	// @[Cat.scala:33:92, Parameters.scala:137:31, TLB.scala:401:20]
  wire [6:0]       _GEN_4 = mpu_ppn[27:21] ^ 7'h1;	// @[Cat.scala:33:92, Parameters.scala:137:31, TLB.scala:401:20]
  wire [8:0]       _GEN_5 = mpu_ppn[27:19] ^ 9'h8;	// @[Cat.scala:33:92, Parameters.scala:137:31, TLB.scala:401:20]
  wire [23:0]      _GEN_6 = mpu_ppn[27:4] ^ 24'h2;	// @[Cat.scala:33:92, Parameters.scala:137:31, TLB.scala:401:20]
  wire [33:0]      _GEN_7 = {mpu_ppn, io_req_bits_vaddr[11:6]};	// @[Cat.scala:33:92, TLB.scala:401:20]
  wire [33:0]      _GEN_8 = _GEN_7 ^ 34'h200001;	// @[Cat.scala:33:92, Parameters.scala:137:31]
  wire [33:0]      _GEN_9 = _GEN_7 ^ 34'h2000001;	// @[Cat.scala:33:92, Parameters.scala:137:31]
  wire [33:0]      _GEN_10 = _GEN_7 ^ 34'h4000001;	// @[Cat.scala:33:92, Parameters.scala:137:31]
  wire [33:0]      _GEN_11 = _GEN_7 ^ 34'h8000001;	// @[Cat.scala:33:92, Parameters.scala:137:31]
  wire [33:0]      _GEN_12 = _GEN_7 ^ 34'h10000001;	// @[Cat.scala:33:92, Parameters.scala:137:31]
  wire [33:0]      _GEN_13 = _GEN_7 ^ 34'h801;	// @[Cat.scala:33:92, Parameters.scala:137:31]
  wire [33:0]      _GEN_14 = _GEN_7 ^ 34'h200002;	// @[Cat.scala:33:92, Parameters.scala:137:31]
  wire [33:0]      _GEN_15 = _GEN_7 ^ 34'h2000002;	// @[Cat.scala:33:92, Parameters.scala:137:31]
  wire [33:0]      _GEN_16 = _GEN_7 ^ 34'h4000002;	// @[Cat.scala:33:92, Parameters.scala:137:31]
  wire [33:0]      _GEN_17 = _GEN_7 ^ 34'h8000002;	// @[Cat.scala:33:92, Parameters.scala:137:31]
  wire [33:0]      _GEN_18 = _GEN_7 ^ 34'h10000002;	// @[Cat.scala:33:92, Parameters.scala:137:31]
  wire [33:0]      _GEN_19 = _GEN_7 ^ 34'h802;	// @[Cat.scala:33:92, Parameters.scala:137:31]
  wire [33:0]      _GEN_20 = _GEN_7 ^ 34'h200003;	// @[Cat.scala:33:92, Parameters.scala:137:31]
  wire [33:0]      _GEN_21 = _GEN_7 ^ 34'h2000003;	// @[Cat.scala:33:92, Parameters.scala:137:31]
  wire [33:0]      _GEN_22 = _GEN_7 ^ 34'h4000003;	// @[Cat.scala:33:92, Parameters.scala:137:31]
  wire [33:0]      _GEN_23 = _GEN_7 ^ 34'h8000003;	// @[Cat.scala:33:92, Parameters.scala:137:31]
  wire [33:0]      _GEN_24 = _GEN_7 ^ 34'h10000003;	// @[Cat.scala:33:92, Parameters.scala:137:31]
  wire [33:0]      _GEN_25 = _GEN_7 ^ 34'h803;	// @[Cat.scala:33:92, Parameters.scala:137:31]
  wire             legal_address = mpu_ppn == 28'h3 | mpu_ppn == 28'h2010 | mpu_ppn == 28'h4 | mpu_ppn == 28'h10020 | mpu_ppn[27:14] == 14'h3 | mpu_ppn[27:4] == 24'h200 | mpu_ppn == 28'h0 | mpu_ppn[27:4] == 24'h1 | mpu_ppn == 28'h100 | mpu_ppn == 28'h110 | {_GEN_1, io_req_bits_vaddr[7:6]} == 26'h0 | {_GEN_2, io_req_bits_vaddr[7:6]} == 11'h0 | {_GEN_3, io_req_bits_vaddr[7:6]} == 10'h0 | {_GEN_4, io_req_bits_vaddr[7:6]} == 9'h0 | {_GEN_5, io_req_bits_vaddr[7:6]} == 11'h0 | {_GEN_6, io_req_bits_vaddr[7:6]} == 26'h0 | {_GEN_8[33:10], _GEN_8[1:0]} == 26'h0 | {_GEN_9[33:25], _GEN_9[1:0]} == 11'h0 | {_GEN_10[33:26], _GEN_10[1:0]} == 10'h0 | {_GEN_11[33:27], _GEN_11[1:0]} == 9'h0 | {_GEN_12[33:25], _GEN_12[1:0]} == 11'h0 | {_GEN_13[33:10], _GEN_13[1:0]} == 26'h0 | {_GEN_14[33:10], _GEN_14[1:0]} == 26'h0 | {_GEN_15[33:25], _GEN_15[1:0]} == 11'h0 | {_GEN_16[33:26], _GEN_16[1:0]} == 10'h0 | {_GEN_17[33:27], _GEN_17[1:0]} == 9'h0 | {_GEN_18[33:25], _GEN_18[1:0]} == 11'h0 | {_GEN_19[33:10], _GEN_19[1:0]} == 26'h0 | {_GEN_20[33:10], _GEN_20[1:0]} == 26'h0 | {_GEN_21[33:25], _GEN_21[1:0]} == 11'h0 | {_GEN_22[33:26], _GEN_22[1:0]} == 10'h0 | {_GEN_23[33:27], _GEN_23[1:0]} == 9'h0 | {_GEN_24[33:25], _GEN_24[1:0]} == 11'h0 | {_GEN_25[33:10], _GEN_25[1:0]} == 26'h0;	// @[Cat.scala:33:92, Parameters.scala:137:{31,45,65}, TLB.scala:173:79, :401:20, :412:67]
  wire [10:0]      _GEN_26 = {mpu_ppn[22:19], mpu_ppn[16:13], mpu_ppn[8], _GEN_6[1:0]};	// @[Cat.scala:33:92, Parameters.scala:137:{31,45}, TLB.scala:401:20]
  wire [10:0]      _GEN_27 = {mpu_ppn[22:19], _GEN_1[12:9], mpu_ppn[8], mpu_ppn[5:4]};	// @[Cat.scala:33:92, Parameters.scala:137:{31,45}, TLB.scala:401:20]
  wire             newEntry_c = legal_address & (_GEN_26 == 11'h0 | _GEN_27 == 11'h0 | _GEN_2[3:0] == 4'h0 | _GEN_3[2:0] == 3'h0 | _GEN_4[1:0] == 2'h0 | _GEN_5[3:0] == 4'h0);	// @[Parameters.scala:137:{31,45,65}, :615:89, Replacement.scala:168:70, TLB.scala:188:47, :341:22, :412:67, :415:19]
  wire             deny_access_to_debug = ~(~io_ptw_resp_valid & io_ptw_status_debug) & mpu_ppn == 28'h0;	// @[Parameters.scala:137:65, TLB.scala:401:20, :404:27, :420:{39,50}]
  wire             newEntry_px = legal_address & ({mpu_ppn[22:19], mpu_ppn[16:13], mpu_ppn[8], mpu_ppn[5:4], mpu_ppn[2]} == 12'h0 | {mpu_ppn[22:19], mpu_ppn[16:13], mpu_ppn[8], mpu_ppn[5:4] ^ 2'h1} == 11'h0 | _GEN_26 == 11'h0 | _GEN_27 == 11'h0 | _GEN_2[3:0] == 4'h0 | _GEN_3[2:0] == 3'h0 | _GEN_4[1:0] == 2'h0 | _GEN_5[3:0] == 4'h0) & ~deny_access_to_debug;	// @[Cat.scala:33:92, Parameters.scala:137:{31,45,50,65}, :615:89, Replacement.scala:168:70, TLB.scala:188:47, :341:22, :401:20, :412:67, :420:50, :421:44, :426:40, package.scala:16:47]
  wire [24:0]      _sector_hits_T_4 = sectored_entries_0_0_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire [24:0]      _sector_hits_T_12 = sectored_entries_0_1_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire [24:0]      _sector_hits_T_20 = sectored_entries_0_2_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire [24:0]      _sector_hits_T_28 = sectored_entries_0_3_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire [24:0]      _sector_hits_T_36 = sectored_entries_0_4_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire [24:0]      _sector_hits_T_44 = sectored_entries_0_5_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire [24:0]      _sector_hits_T_52 = sectored_entries_0_6_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire [24:0]      _sector_hits_T_60 = sectored_entries_0_7_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire [17:0]      _GEN_28 = superpage_entries_0_tag_vpn[26:9] ^ io_req_bits_vaddr[38:21];	// @[TLB.scala:173:52, :324:30, :330:30]
  wire             superpage_hits_ignore_1 = superpage_entries_0_level == 2'h0;	// @[TLB.scala:172:28, :330:30, :341:22]
  wire [17:0]      _GEN_29 = superpage_entries_1_tag_vpn[26:9] ^ io_req_bits_vaddr[38:21];	// @[TLB.scala:173:52, :324:30, :330:30]
  wire             superpage_hits_ignore_4 = superpage_entries_1_level == 2'h0;	// @[TLB.scala:172:28, :330:30, :341:22]
  wire [17:0]      _GEN_30 = superpage_entries_2_tag_vpn[26:9] ^ io_req_bits_vaddr[38:21];	// @[TLB.scala:173:52, :324:30, :330:30]
  wire             superpage_hits_ignore_7 = superpage_entries_2_level == 2'h0;	// @[TLB.scala:172:28, :330:30, :341:22]
  wire [17:0]      _GEN_31 = superpage_entries_3_tag_vpn[26:9] ^ io_req_bits_vaddr[38:21];	// @[TLB.scala:173:52, :324:30, :330:30]
  wire             superpage_hits_ignore_10 = superpage_entries_3_level == 2'h0;	// @[TLB.scala:172:28, :330:30, :341:22]
  wire [3:0]       _GEN_32 = {{sectored_entries_0_0_valid_3}, {sectored_entries_0_0_valid_2}, {sectored_entries_0_0_valid_1}, {sectored_entries_0_0_valid_0}};	// @[TLB.scala:178:18, :328:29]
  wire             hitsVec_0 = _vm_enabled_T_1 & _GEN_32[io_req_bits_vaddr[13:12]] & _sector_hits_T_4 == 25'h0 & ~sectored_entries_0_0_tag_v;	// @[TLB.scala:164:{61,86,105}, :178:18, :324:30, :328:29, :388:45, :432:44, package.scala:155:13]
  wire [3:0]       _GEN_33 = {{sectored_entries_0_1_valid_3}, {sectored_entries_0_1_valid_2}, {sectored_entries_0_1_valid_1}, {sectored_entries_0_1_valid_0}};	// @[TLB.scala:178:18, :328:29]
  wire             hitsVec_1 = _vm_enabled_T_1 & _GEN_33[io_req_bits_vaddr[13:12]] & _sector_hits_T_12 == 25'h0 & ~sectored_entries_0_1_tag_v;	// @[TLB.scala:164:{61,86,105}, :178:18, :324:30, :328:29, :388:45, :432:44, package.scala:155:13]
  wire [3:0]       _GEN_34 = {{sectored_entries_0_2_valid_3}, {sectored_entries_0_2_valid_2}, {sectored_entries_0_2_valid_1}, {sectored_entries_0_2_valid_0}};	// @[TLB.scala:178:18, :328:29]
  wire             hitsVec_2 = _vm_enabled_T_1 & _GEN_34[io_req_bits_vaddr[13:12]] & _sector_hits_T_20 == 25'h0 & ~sectored_entries_0_2_tag_v;	// @[TLB.scala:164:{61,86,105}, :178:18, :324:30, :328:29, :388:45, :432:44, package.scala:155:13]
  wire [3:0]       _GEN_35 = {{sectored_entries_0_3_valid_3}, {sectored_entries_0_3_valid_2}, {sectored_entries_0_3_valid_1}, {sectored_entries_0_3_valid_0}};	// @[TLB.scala:178:18, :328:29]
  wire             hitsVec_3 = _vm_enabled_T_1 & _GEN_35[io_req_bits_vaddr[13:12]] & _sector_hits_T_28 == 25'h0 & ~sectored_entries_0_3_tag_v;	// @[TLB.scala:164:{61,86,105}, :178:18, :324:30, :328:29, :388:45, :432:44, package.scala:155:13]
  wire [3:0]       _GEN_36 = {{sectored_entries_0_4_valid_3}, {sectored_entries_0_4_valid_2}, {sectored_entries_0_4_valid_1}, {sectored_entries_0_4_valid_0}};	// @[TLB.scala:178:18, :328:29]
  wire             hitsVec_4 = _vm_enabled_T_1 & _GEN_36[io_req_bits_vaddr[13:12]] & _sector_hits_T_36 == 25'h0 & ~sectored_entries_0_4_tag_v;	// @[TLB.scala:164:{61,86,105}, :178:18, :324:30, :328:29, :388:45, :432:44, package.scala:155:13]
  wire [3:0]       _GEN_37 = {{sectored_entries_0_5_valid_3}, {sectored_entries_0_5_valid_2}, {sectored_entries_0_5_valid_1}, {sectored_entries_0_5_valid_0}};	// @[TLB.scala:178:18, :328:29]
  wire             hitsVec_5 = _vm_enabled_T_1 & _GEN_37[io_req_bits_vaddr[13:12]] & _sector_hits_T_44 == 25'h0 & ~sectored_entries_0_5_tag_v;	// @[TLB.scala:164:{61,86,105}, :178:18, :324:30, :328:29, :388:45, :432:44, package.scala:155:13]
  wire [3:0]       _GEN_38 = {{sectored_entries_0_6_valid_3}, {sectored_entries_0_6_valid_2}, {sectored_entries_0_6_valid_1}, {sectored_entries_0_6_valid_0}};	// @[TLB.scala:178:18, :328:29]
  wire             hitsVec_6 = _vm_enabled_T_1 & _GEN_38[io_req_bits_vaddr[13:12]] & _sector_hits_T_52 == 25'h0 & ~sectored_entries_0_6_tag_v;	// @[TLB.scala:164:{61,86,105}, :178:18, :324:30, :328:29, :388:45, :432:44, package.scala:155:13]
  wire [3:0]       _GEN_39 = {{sectored_entries_0_7_valid_3}, {sectored_entries_0_7_valid_2}, {sectored_entries_0_7_valid_1}, {sectored_entries_0_7_valid_0}};	// @[TLB.scala:178:18, :328:29]
  wire             hitsVec_7 = _vm_enabled_T_1 & _GEN_39[io_req_bits_vaddr[13:12]] & _sector_hits_T_60 == 25'h0 & ~sectored_entries_0_7_tag_v;	// @[TLB.scala:164:{61,86,105}, :178:18, :324:30, :328:29, :388:45, :432:44, package.scala:155:13]
  wire             hitsVec_8 = _vm_enabled_T_1 & superpage_entries_0_valid_0 & ~superpage_entries_0_tag_v & _GEN_28[17:9] == 9'h0 & (superpage_hits_ignore_1 | _GEN_28[8:0] == 9'h0);	// @[TLB.scala:168:43, :172:28, :173:{40,52,58,79}, :330:30, :388:45, :432:44]
  wire             hitsVec_9 = _vm_enabled_T_1 & superpage_entries_1_valid_0 & ~superpage_entries_1_tag_v & _GEN_29[17:9] == 9'h0 & (superpage_hits_ignore_4 | _GEN_29[8:0] == 9'h0);	// @[TLB.scala:168:43, :172:28, :173:{40,52,58,79}, :330:30, :388:45, :432:44]
  wire             hitsVec_10 = _vm_enabled_T_1 & superpage_entries_2_valid_0 & ~superpage_entries_2_tag_v & _GEN_30[17:9] == 9'h0 & (superpage_hits_ignore_7 | _GEN_30[8:0] == 9'h0);	// @[TLB.scala:168:43, :172:28, :173:{40,52,58,79}, :330:30, :388:45, :432:44]
  wire             hitsVec_11 = _vm_enabled_T_1 & superpage_entries_3_valid_0 & ~superpage_entries_3_tag_v & _GEN_31[17:9] == 9'h0 & (superpage_hits_ignore_10 | _GEN_31[8:0] == 9'h0);	// @[TLB.scala:168:43, :172:28, :173:{40,52,58,79}, :330:30, :388:45, :432:44]
  wire [26:0]      _T_3585 = special_entry_tag_vpn ^ io_req_bits_vaddr[38:12];	// @[TLB.scala:173:52, :324:30, :335:56]
  wire             hitsVec_12 = _vm_enabled_T_1 & special_entry_valid_0 & ~special_entry_tag_v & _T_3585[26:18] == 9'h0 & (mpu_ppn_ignore | _T_3585[17:9] == 9'h0) & (~(special_entry_level[1]) | _T_3585[8:0] == 9'h0);	// @[TLB.scala:168:43, :173:{40,52,58,79}, :187:28, :335:56, :388:45, :432:44]
  wire [12:0]      real_hits = {hitsVec_12, hitsVec_11, hitsVec_10, hitsVec_9, hitsVec_8, hitsVec_7, hitsVec_6, hitsVec_5, hitsVec_4, hitsVec_3, hitsVec_2, hitsVec_1, hitsVec_0};	// @[Cat.scala:33:92, TLB.scala:432:44]
  wire [13:0]      hits = {~_vm_enabled_T_1, hitsVec_12, hitsVec_11, hitsVec_10, hitsVec_9, hitsVec_8, hitsVec_7, hitsVec_6, hitsVec_5, hitsVec_4, hitsVec_3, hitsVec_2, hitsVec_1, hitsVec_0};	// @[Cat.scala:33:92, TLB.scala:388:45, :432:44, :434:18]
  wire [3:0][43:0] _GEN_40 = {{sectored_entries_0_0_data_3}, {sectored_entries_0_0_data_2}, {sectored_entries_0_0_data_1}, {sectored_entries_0_0_data_0}};	// @[TLB.scala:160:77, :328:29]
  wire [43:0]      _entries_WIRE_1 = _GEN_40[io_req_bits_vaddr[13:12]];	// @[TLB.scala:160:77, :324:30, package.scala:155:13]
  wire [3:0][43:0] _GEN_41 = {{sectored_entries_0_1_data_3}, {sectored_entries_0_1_data_2}, {sectored_entries_0_1_data_1}, {sectored_entries_0_1_data_0}};	// @[TLB.scala:160:77, :328:29]
  wire [43:0]      _entries_WIRE_3 = _GEN_41[io_req_bits_vaddr[13:12]];	// @[TLB.scala:160:77, :324:30, package.scala:155:13]
  wire [3:0][43:0] _GEN_42 = {{sectored_entries_0_2_data_3}, {sectored_entries_0_2_data_2}, {sectored_entries_0_2_data_1}, {sectored_entries_0_2_data_0}};	// @[TLB.scala:160:77, :328:29]
  wire [43:0]      _entries_WIRE_5 = _GEN_42[io_req_bits_vaddr[13:12]];	// @[TLB.scala:160:77, :324:30, package.scala:155:13]
  wire [3:0][43:0] _GEN_43 = {{sectored_entries_0_3_data_3}, {sectored_entries_0_3_data_2}, {sectored_entries_0_3_data_1}, {sectored_entries_0_3_data_0}};	// @[TLB.scala:160:77, :328:29]
  wire [43:0]      _entries_WIRE_7 = _GEN_43[io_req_bits_vaddr[13:12]];	// @[TLB.scala:160:77, :324:30, package.scala:155:13]
  wire [3:0][43:0] _GEN_44 = {{sectored_entries_0_4_data_3}, {sectored_entries_0_4_data_2}, {sectored_entries_0_4_data_1}, {sectored_entries_0_4_data_0}};	// @[TLB.scala:160:77, :328:29]
  wire [43:0]      _entries_WIRE_9 = _GEN_44[io_req_bits_vaddr[13:12]];	// @[TLB.scala:160:77, :324:30, package.scala:155:13]
  wire [3:0][43:0] _GEN_45 = {{sectored_entries_0_5_data_3}, {sectored_entries_0_5_data_2}, {sectored_entries_0_5_data_1}, {sectored_entries_0_5_data_0}};	// @[TLB.scala:160:77, :328:29]
  wire [43:0]      _entries_WIRE_11 = _GEN_45[io_req_bits_vaddr[13:12]];	// @[TLB.scala:160:77, :324:30, package.scala:155:13]
  wire [3:0][43:0] _GEN_46 = {{sectored_entries_0_6_data_3}, {sectored_entries_0_6_data_2}, {sectored_entries_0_6_data_1}, {sectored_entries_0_6_data_0}};	// @[TLB.scala:160:77, :328:29]
  wire [43:0]      _entries_WIRE_13 = _GEN_46[io_req_bits_vaddr[13:12]];	// @[TLB.scala:160:77, :324:30, package.scala:155:13]
  wire [3:0][43:0] _GEN_47 = {{sectored_entries_0_7_data_3}, {sectored_entries_0_7_data_2}, {sectored_entries_0_7_data_1}, {sectored_entries_0_7_data_0}};	// @[TLB.scala:160:77, :328:29]
  wire [43:0]      _entries_WIRE_15 = _GEN_47[io_req_bits_vaddr[13:12]];	// @[TLB.scala:160:77, :324:30, package.scala:155:13]
  wire             bad_va = _vm_enabled_T_1 & io_ptw_ptbr_mode[3] & ~(io_req_bits_vaddr[39:38] == 2'h0 | (&(io_req_bits_vaddr[39:38])));	// @[TLB.scala:341:22, :363:41, :388:45, :550:43, :551:{37,51,59,86}, :559:34]
  wire             tlb_miss = _vm_enabled_T_1 & ~bad_va & real_hits == 13'h0;	// @[Cat.scala:33:92, TLB.scala:388:45, :559:34, :601:43, :602:40, :604:{56,64}]
  reg  [6:0]       state_vec_0;	// @[Replacement.scala:305:17]
  reg  [2:0]       state_reg_1;	// @[Replacement.scala:168:70]
  wire             multipleHits_rightOne_1 = hitsVec_1 | hitsVec_2;	// @[Misc.scala:182:16, TLB.scala:432:44]
  wire             multipleHits_leftOne_2 = hitsVec_0 | multipleHits_rightOne_1;	// @[Misc.scala:182:16, TLB.scala:432:44]
  wire             multipleHits_rightOne_3 = hitsVec_4 | hitsVec_5;	// @[Misc.scala:182:16, TLB.scala:432:44]
  wire             multipleHits_rightOne_4 = hitsVec_3 | multipleHits_rightOne_3;	// @[Misc.scala:182:16, TLB.scala:432:44]
  wire             multipleHits_rightOne_6 = hitsVec_7 | hitsVec_8;	// @[Misc.scala:182:16, TLB.scala:432:44]
  wire             multipleHits_leftOne_8 = hitsVec_6 | multipleHits_rightOne_6;	// @[Misc.scala:182:16, TLB.scala:432:44]
  wire             multipleHits_leftOne_10 = hitsVec_9 | hitsVec_10;	// @[Misc.scala:182:16, TLB.scala:432:44]
  wire             multipleHits_rightOne_9 = hitsVec_11 | hitsVec_12;	// @[Misc.scala:182:16, TLB.scala:432:44]
  wire             multipleHits_rightOne_10 = multipleHits_leftOne_10 | multipleHits_rightOne_9;	// @[Misc.scala:182:16]
  wire             multipleHits = hitsVec_1 & hitsVec_2 | hitsVec_0 & multipleHits_rightOne_1 | hitsVec_4 & hitsVec_5 | hitsVec_3 & multipleHits_rightOne_3 | multipleHits_leftOne_2 & multipleHits_rightOne_4 | hitsVec_7 & hitsVec_8 | hitsVec_6 & multipleHits_rightOne_6 | hitsVec_9 & hitsVec_10 | hitsVec_11 & hitsVec_12 | multipleHits_leftOne_10 & multipleHits_rightOne_9 | multipleHits_leftOne_8 & multipleHits_rightOne_10 | (multipleHits_leftOne_2 | multipleHits_rightOne_4) & (multipleHits_leftOne_8 | multipleHits_rightOne_10);	// @[Misc.scala:182:{16,49,61}, TLB.scala:432:44]
  wire [2:0]       _GEN_48 = ~{superpage_entries_2_valid_0, superpage_entries_1_valid_0, superpage_entries_0_valid_0};	// @[Cat.scala:33:92, TLB.scala:330:30, :746:43]
  wire             superpage_hits_1 = superpage_entries_1_valid_0 & ~superpage_entries_1_tag_v & _GEN_29[17:9] == 9'h0 & (superpage_hits_ignore_4 | _GEN_29[8:0] == 9'h0);	// @[TLB.scala:168:43, :172:28, :173:{29,40,52,58,79}, :330:30]
  wire             superpage_hits_2 = superpage_entries_2_valid_0 & ~superpage_entries_2_tag_v & _GEN_30[17:9] == 9'h0 & (superpage_hits_ignore_7 | _GEN_30[8:0] == 9'h0);	// @[TLB.scala:168:43, :172:28, :173:{29,40,52,58,79}, :330:30]
  wire             superpage_hits_3 = superpage_entries_3_valid_0 & ~superpage_entries_3_tag_v & _GEN_31[17:9] == 9'h0 & (superpage_hits_ignore_10 | _GEN_31[8:0] == 9'h0);	// @[TLB.scala:168:43, :172:28, :173:{29,40,52,58,79}, :330:30]
  wire             _T_23 = io_req_valid & _vm_enabled_T_1;	// @[TLB.scala:388:45, :608:22]
  wire [1:0]       hi_4 = {superpage_hits_3, superpage_hits_2};	// @[OneHot.scala:30:18, TLB.scala:173:29]
  wire             _T_45 = superpage_hits_3 | superpage_hits_1;	// @[OneHot.scala:32:28, TLB.scala:173:29]
  wire             invalidate_refill = _T_51 | (&state) | io_sfence_valid;	// @[TLB.scala:341:22, :399:88, package.scala:16:47]
  wire [12:0]      _GEN_49 = mpu_ppn[16:4] ^ 13'h201;	// @[Parameters.scala:137:31, TLB.scala:401:20]
  wire [12:0]      _GEN_50 = mpu_ppn[16:4] ^ 13'h1002;	// @[Parameters.scala:137:31, TLB.scala:401:20]
  wire [3:0]       _GEN_51 = mpu_ppn[16:13] ^ 4'h1;	// @[Cat.scala:33:92, Parameters.scala:137:31, TLB.scala:401:20]
  wire             newEntry_pr = legal_address & ~deny_access_to_debug;	// @[TLB.scala:412:67, :420:50, :421:{41,44}]
  wire [8:0]       _GEN_52 = {mpu_ppn[22:19], mpu_ppn[16], mpu_ppn[13], mpu_ppn[8], mpu_ppn[5:4]};	// @[Cat.scala:33:92, Parameters.scala:137:45, TLB.scala:401:20]
  wire [8:0]       _GEN_53 = {mpu_ppn[22:19], mpu_ppn[16:15], mpu_ppn[13], ~(mpu_ppn[8]), mpu_ppn[5]};	// @[Parameters.scala:137:{31,45}, TLB.scala:401:20]
  wire [8:0]       _GEN_54 = {mpu_ppn[22:19], mpu_ppn[16:15], _GEN_51[0], mpu_ppn[8], mpu_ppn[5]};	// @[Parameters.scala:137:{31,45}, TLB.scala:401:20]
  wire [5:0]       _GEN_55 = {mpu_ppn[22:19], _GEN_1[12:11]};	// @[Parameters.scala:137:{31,45}, TLB.scala:401:20]
  wire [9:0]       _GEN_56 = {mpu_ppn[22:19], _GEN_50[12:11], mpu_ppn[13], mpu_ppn[8], _GEN_50[1:0]};	// @[Parameters.scala:137:{31,45}, TLB.scala:401:20]
  wire             newEntry_pw = legal_address & (_GEN_52 == 9'h0 | _GEN_53 == 9'h0 | _GEN_54 == 9'h0 | _GEN_55 == 6'h0 | _GEN_56 == 10'h0 | _GEN_2[3:0] == 4'h0 | _GEN_3[2:0] == 3'h0 | _GEN_4[1:0] == 2'h0 | _GEN_5[3:0] == 4'h0) & ~deny_access_to_debug;	// @[Parameters.scala:137:{31,45,65}, :615:89, Replacement.scala:168:70, TLB.scala:173:79, :188:47, :341:22, :412:67, :420:50, :421:44, :422:45]
  wire             newEntry_ppp = legal_address & (_GEN_52 == 9'h0 | _GEN_53 == 9'h0 | _GEN_54 == 9'h0 | _GEN_55 == 6'h0 | _GEN_56 == 10'h0 | _GEN_2[3:0] == 4'h0 | _GEN_3[2:0] == 3'h0 | _GEN_4[1:0] == 2'h0 | _GEN_5[3:0] == 4'h0);	// @[Parameters.scala:137:{31,45,65}, :615:89, Replacement.scala:168:70, TLB.scala:173:79, :188:47, :341:22, :412:67, :415:19]
  wire             newEntry_pal = legal_address & (_GEN_52 == 9'h0 | _GEN_53 == 9'h0 | _GEN_54 == 9'h0 | _GEN_55 == 6'h0 | _GEN_56 == 10'h0 | _GEN_2[3:0] == 4'h0 | _GEN_3[2:0] == 3'h0 | _GEN_4[1:0] == 2'h0 | _GEN_5[3:0] == 4'h0);	// @[Parameters.scala:137:{31,45,65}, :615:89, Replacement.scala:168:70, TLB.scala:173:79, :188:47, :341:22, :412:67, :415:19]
  wire             newEntry_paa = legal_address & (_GEN_52 == 9'h0 | _GEN_53 == 9'h0 | _GEN_54 == 9'h0 | _GEN_55 == 6'h0 | _GEN_56 == 10'h0 | _GEN_2[3:0] == 4'h0 | _GEN_3[2:0] == 3'h0 | _GEN_4[1:0] == 2'h0 | _GEN_5[3:0] == 4'h0);	// @[Parameters.scala:137:{31,45,65}, :615:89, Replacement.scala:168:70, TLB.scala:173:79, :188:47, :341:22, :412:67, :415:19]
  wire             newEntry_eff = legal_address & ({mpu_ppn[22:19], mpu_ppn[16:13], mpu_ppn[8], mpu_ppn[5:4], mpu_ppn[1]} == 12'h0 | {mpu_ppn[22:19], mpu_ppn[16:13], ~(mpu_ppn[8]), mpu_ppn[5], mpu_ppn[1]} == 11'h0 | {mpu_ppn[22:19], _GEN_51, mpu_ppn[8], mpu_ppn[5:4]} == 11'h0 | {mpu_ppn[22:19], _GEN_49[12:9], mpu_ppn[8], _GEN_49[1:0], mpu_ppn[1]} == 12'h0 | {mpu_ppn[22:19], mpu_ppn[16:14] ^ 3'h3} == 7'h0 | {mpu_ppn[22:19], _GEN_50[12:9], mpu_ppn[8], _GEN_50[1:0], mpu_ppn[1]} == 12'h0);	// @[Cat.scala:33:92, Mux.scala:47:70, Parameters.scala:137:{31,45,50,65}, :615:89, Replacement.scala:168:70, TLB.scala:401:20, :412:67, :415:19]
  wire             _r_sectored_repl_addr_valids_T = sectored_entries_0_0_valid_0 | sectored_entries_0_0_valid_1;	// @[TLB.scala:328:29, package.scala:73:59]
  wire             sector_hits_0 = (_r_sectored_repl_addr_valids_T | sectored_entries_0_0_valid_2 | sectored_entries_0_0_valid_3) & _sector_hits_T_4 == 25'h0 & ~sectored_entries_0_0_tag_v;	// @[TLB.scala:162:55, :164:{61,86,105}, :328:29, package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_3 = sectored_entries_0_1_valid_0 | sectored_entries_0_1_valid_1;	// @[TLB.scala:328:29, package.scala:73:59]
  wire             sector_hits_1 = (_r_sectored_repl_addr_valids_T_3 | sectored_entries_0_1_valid_2 | sectored_entries_0_1_valid_3) & _sector_hits_T_12 == 25'h0 & ~sectored_entries_0_1_tag_v;	// @[TLB.scala:162:55, :164:{61,86,105}, :328:29, package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_6 = sectored_entries_0_2_valid_0 | sectored_entries_0_2_valid_1;	// @[TLB.scala:328:29, package.scala:73:59]
  wire             sector_hits_2 = (_r_sectored_repl_addr_valids_T_6 | sectored_entries_0_2_valid_2 | sectored_entries_0_2_valid_3) & _sector_hits_T_20 == 25'h0 & ~sectored_entries_0_2_tag_v;	// @[TLB.scala:162:55, :164:{61,86,105}, :328:29, package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_9 = sectored_entries_0_3_valid_0 | sectored_entries_0_3_valid_1;	// @[TLB.scala:328:29, package.scala:73:59]
  wire             sector_hits_3 = (_r_sectored_repl_addr_valids_T_9 | sectored_entries_0_3_valid_2 | sectored_entries_0_3_valid_3) & _sector_hits_T_28 == 25'h0 & ~sectored_entries_0_3_tag_v;	// @[TLB.scala:162:55, :164:{61,86,105}, :328:29, package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_12 = sectored_entries_0_4_valid_0 | sectored_entries_0_4_valid_1;	// @[TLB.scala:328:29, package.scala:73:59]
  wire             sector_hits_4 = (_r_sectored_repl_addr_valids_T_12 | sectored_entries_0_4_valid_2 | sectored_entries_0_4_valid_3) & _sector_hits_T_36 == 25'h0 & ~sectored_entries_0_4_tag_v;	// @[TLB.scala:162:55, :164:{61,86,105}, :328:29, package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_15 = sectored_entries_0_5_valid_0 | sectored_entries_0_5_valid_1;	// @[TLB.scala:328:29, package.scala:73:59]
  wire             sector_hits_5 = (_r_sectored_repl_addr_valids_T_15 | sectored_entries_0_5_valid_2 | sectored_entries_0_5_valid_3) & _sector_hits_T_44 == 25'h0 & ~sectored_entries_0_5_tag_v;	// @[TLB.scala:162:55, :164:{61,86,105}, :328:29, package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_18 = sectored_entries_0_6_valid_0 | sectored_entries_0_6_valid_1;	// @[TLB.scala:328:29, package.scala:73:59]
  wire             sector_hits_6 = (_r_sectored_repl_addr_valids_T_18 | sectored_entries_0_6_valid_2 | sectored_entries_0_6_valid_3) & _sector_hits_T_52 == 25'h0 & ~sectored_entries_0_6_tag_v;	// @[TLB.scala:162:55, :164:{61,86,105}, :328:29, package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_21 = sectored_entries_0_7_valid_0 | sectored_entries_0_7_valid_1;	// @[TLB.scala:328:29, package.scala:73:59]
  wire             sector_hits_7 = (_r_sectored_repl_addr_valids_T_21 | sectored_entries_0_7_valid_2 | sectored_entries_0_7_valid_3) & _sector_hits_T_60 == 25'h0 & ~sectored_entries_0_7_tag_v;	// @[TLB.scala:162:55, :164:{61,86,105}, :328:29, package.scala:73:59]
  wire             refill_v = r_vstage1_en | r_stage2_en;	// @[TLB.scala:348:25, :349:24, :440:33]
  wire             newEntry_g = io_ptw_resp_bits_pte_g & io_ptw_resp_bits_pte_v;	// @[TLB.scala:445:25]
  wire             newEntry_sr = io_ptw_resp_bits_pte_v & (io_ptw_resp_bits_pte_r | io_ptw_resp_bits_pte_x & ~io_ptw_resp_bits_pte_w) & io_ptw_resp_bits_pte_a & io_ptw_resp_bits_pte_r;	// @[PTW.scala:141:{38,44,47}, :149:35]
  wire             newEntry_sw = io_ptw_resp_bits_pte_v & (io_ptw_resp_bits_pte_r | io_ptw_resp_bits_pte_x & ~io_ptw_resp_bits_pte_w) & io_ptw_resp_bits_pte_a & io_ptw_resp_bits_pte_w & io_ptw_resp_bits_pte_d;	// @[PTW.scala:141:{38,44,47}, :151:40]
  wire             newEntry_sx = io_ptw_resp_bits_pte_v & (io_ptw_resp_bits_pte_r | io_ptw_resp_bits_pte_x & ~io_ptw_resp_bits_pte_w) & io_ptw_resp_bits_pte_a & io_ptw_resp_bits_pte_x;	// @[PTW.scala:141:{38,44,47}, :153:35]
  wire             _GEN_57 = io_ptw_resp_valid & ~io_ptw_resp_bits_homogeneous;	// @[TLB.scala:201:18, :335:56, :438:20, :465:{39,70}]
  wire             _GEN_58 = _GEN_57 | special_entry_valid_0;	// @[TLB.scala:201:18, :206:16, :335:56, :438:20, :465:70]
  wire             _GEN_59 = io_ptw_resp_valid & io_ptw_resp_bits_homogeneous & ~(io_ptw_resp_bits_level[1]) & r_superpage_repl_addr == 2'h0;	// @[TLB.scala:330:30, :341:22, :344:34, :438:20, :465:70, :467:40, :469:82]
  wire             _GEN_60 = _GEN_59 ? ~invalidate_refill : superpage_entries_0_valid_0;	// @[TLB.scala:206:16, :210:46, :330:30, :399:88, :438:20, :465:70, :471:34]
  wire             _GEN_61 = io_ptw_resp_valid & io_ptw_resp_bits_homogeneous & ~(io_ptw_resp_bits_level[1]) & r_superpage_repl_addr == 2'h1;	// @[TLB.scala:330:30, :344:34, :438:20, :465:70, :467:40, :469:82, package.scala:16:47]
  wire             _GEN_62 = _GEN_61 ? ~invalidate_refill : superpage_entries_1_valid_0;	// @[TLB.scala:206:16, :210:46, :330:30, :399:88, :438:20, :465:70, :471:34]
  wire             _GEN_63 = io_ptw_resp_valid & io_ptw_resp_bits_homogeneous & ~(io_ptw_resp_bits_level[1]) & r_superpage_repl_addr == 2'h2;	// @[TLB.scala:330:30, :344:34, :438:20, :465:70, :467:40, :469:82]
  wire             _GEN_64 = _GEN_63 ? ~invalidate_refill : superpage_entries_2_valid_0;	// @[TLB.scala:206:16, :210:46, :330:30, :399:88, :438:20, :465:70, :471:34]
  wire             _GEN_65 = io_ptw_resp_valid & io_ptw_resp_bits_homogeneous & ~(io_ptw_resp_bits_level[1]) & (&r_superpage_repl_addr);	// @[TLB.scala:330:30, :344:34, :438:20, :465:70, :467:40, :469:82]
  wire             _GEN_66 = _GEN_65 ? ~invalidate_refill : superpage_entries_3_valid_0;	// @[TLB.scala:206:16, :210:46, :330:30, :399:88, :438:20, :465:70, :471:34]
  wire [2:0]       waddr_1 = r_sectored_hit_valid ? r_sectored_hit_bits : r_sectored_repl_addr;	// @[TLB.scala:345:33, :346:27, :476:22]
  wire             _T_7 = waddr_1 == 3'h0;	// @[Replacement.scala:168:70, TLB.scala:476:22, :477:75]
  wire             _GEN_67 = ~io_ptw_resp_bits_homogeneous | ~(io_ptw_resp_bits_level[1]);	// @[TLB.scala:328:29, :465:{39,70}, :467:{40,58}, :477:84]
  wire             _GEN_68 = ~io_ptw_resp_valid | _GEN_67 | ~_T_7;	// @[TLB.scala:328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
  wire             _GEN_69 = r_refill_tag[1:0] == 2'h0;	// @[TLB.scala:206:16, :341:22, :343:25, package.scala:155:13]
  wire             _GEN_70 = r_refill_tag[1:0] == 2'h1;	// @[TLB.scala:206:16, :343:25, package.scala:16:47, :155:13]
  wire             _GEN_71 = r_refill_tag[1:0] == 2'h2;	// @[TLB.scala:206:16, :343:25, package.scala:155:13]
  wire [43:0]      _sectored_entries_0_0_data_T = {io_ptw_resp_bits_pte_ppn[22:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :415:19, :421:41, :422:45, :426:40, :442:18, :445:25]
  wire             _GEN_72 = _GEN_68 ? sectored_entries_0_0_valid_0 : ~invalidate_refill & (_GEN_69 | r_sectored_hit_valid & sectored_entries_0_0_valid_0);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_73 = _GEN_68 ? sectored_entries_0_0_valid_1 : ~invalidate_refill & (_GEN_70 | r_sectored_hit_valid & sectored_entries_0_0_valid_1);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_74 = _GEN_68 ? sectored_entries_0_0_valid_2 : ~invalidate_refill & (_GEN_71 | r_sectored_hit_valid & sectored_entries_0_0_valid_2);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_75 = _GEN_68 ? sectored_entries_0_0_valid_3 : ~invalidate_refill & ((&(r_refill_tag[1:0])) | r_sectored_hit_valid & sectored_entries_0_0_valid_3);	// @[TLB.scala:206:16, :210:46, :328:29, :343:25, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34, package.scala:155:13]
  wire             _T_9 = waddr_1 == 3'h1;	// @[TLB.scala:404:27, :476:22, :477:75]
  wire             _GEN_76 = ~io_ptw_resp_valid | _GEN_67 | ~_T_9;	// @[TLB.scala:328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
  wire             _GEN_77 = r_refill_tag[1:0] == 2'h0;	// @[TLB.scala:206:16, :341:22, :343:25, package.scala:155:13]
  wire             _GEN_78 = r_refill_tag[1:0] == 2'h1;	// @[TLB.scala:206:16, :343:25, package.scala:16:47, :155:13]
  wire             _GEN_79 = r_refill_tag[1:0] == 2'h2;	// @[TLB.scala:206:16, :343:25, package.scala:155:13]
  wire [43:0]      _sectored_entries_0_1_data_T = {io_ptw_resp_bits_pte_ppn[22:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :415:19, :421:41, :422:45, :426:40, :442:18, :445:25]
  wire             _GEN_80 = _GEN_76 ? sectored_entries_0_1_valid_0 : ~invalidate_refill & (_GEN_77 | r_sectored_hit_valid & sectored_entries_0_1_valid_0);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_81 = _GEN_76 ? sectored_entries_0_1_valid_1 : ~invalidate_refill & (_GEN_78 | r_sectored_hit_valid & sectored_entries_0_1_valid_1);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_82 = _GEN_76 ? sectored_entries_0_1_valid_2 : ~invalidate_refill & (_GEN_79 | r_sectored_hit_valid & sectored_entries_0_1_valid_2);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_83 = _GEN_76 ? sectored_entries_0_1_valid_3 : ~invalidate_refill & ((&(r_refill_tag[1:0])) | r_sectored_hit_valid & sectored_entries_0_1_valid_3);	// @[TLB.scala:206:16, :210:46, :328:29, :343:25, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34, package.scala:155:13]
  wire             _T_11 = waddr_1 == 3'h2;	// @[Mux.scala:47:70, TLB.scala:476:22, :477:75]
  wire             _GEN_84 = ~io_ptw_resp_valid | _GEN_67 | ~_T_11;	// @[TLB.scala:328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
  wire             _GEN_85 = r_refill_tag[1:0] == 2'h0;	// @[TLB.scala:206:16, :341:22, :343:25, package.scala:155:13]
  wire             _GEN_86 = r_refill_tag[1:0] == 2'h1;	// @[TLB.scala:206:16, :343:25, package.scala:16:47, :155:13]
  wire             _GEN_87 = r_refill_tag[1:0] == 2'h2;	// @[TLB.scala:206:16, :343:25, package.scala:155:13]
  wire [43:0]      _sectored_entries_0_2_data_T = {io_ptw_resp_bits_pte_ppn[22:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :415:19, :421:41, :422:45, :426:40, :442:18, :445:25]
  wire             _GEN_88 = _GEN_84 ? sectored_entries_0_2_valid_0 : ~invalidate_refill & (_GEN_85 | r_sectored_hit_valid & sectored_entries_0_2_valid_0);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_89 = _GEN_84 ? sectored_entries_0_2_valid_1 : ~invalidate_refill & (_GEN_86 | r_sectored_hit_valid & sectored_entries_0_2_valid_1);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_90 = _GEN_84 ? sectored_entries_0_2_valid_2 : ~invalidate_refill & (_GEN_87 | r_sectored_hit_valid & sectored_entries_0_2_valid_2);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_91 = _GEN_84 ? sectored_entries_0_2_valid_3 : ~invalidate_refill & ((&(r_refill_tag[1:0])) | r_sectored_hit_valid & sectored_entries_0_2_valid_3);	// @[TLB.scala:206:16, :210:46, :328:29, :343:25, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34, package.scala:155:13]
  wire             _T_13 = waddr_1 == 3'h3;	// @[Mux.scala:47:70, TLB.scala:476:22, :477:75]
  wire             _GEN_92 = ~io_ptw_resp_valid | _GEN_67 | ~_T_13;	// @[TLB.scala:328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
  wire             _GEN_93 = r_refill_tag[1:0] == 2'h0;	// @[TLB.scala:206:16, :341:22, :343:25, package.scala:155:13]
  wire             _GEN_94 = r_refill_tag[1:0] == 2'h1;	// @[TLB.scala:206:16, :343:25, package.scala:16:47, :155:13]
  wire             _GEN_95 = r_refill_tag[1:0] == 2'h2;	// @[TLB.scala:206:16, :343:25, package.scala:155:13]
  wire [43:0]      _sectored_entries_0_3_data_T = {io_ptw_resp_bits_pte_ppn[22:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :415:19, :421:41, :422:45, :426:40, :442:18, :445:25]
  wire             _GEN_96 = _GEN_92 ? sectored_entries_0_3_valid_0 : ~invalidate_refill & (_GEN_93 | r_sectored_hit_valid & sectored_entries_0_3_valid_0);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_97 = _GEN_92 ? sectored_entries_0_3_valid_1 : ~invalidate_refill & (_GEN_94 | r_sectored_hit_valid & sectored_entries_0_3_valid_1);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_98 = _GEN_92 ? sectored_entries_0_3_valid_2 : ~invalidate_refill & (_GEN_95 | r_sectored_hit_valid & sectored_entries_0_3_valid_2);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_99 = _GEN_92 ? sectored_entries_0_3_valid_3 : ~invalidate_refill & ((&(r_refill_tag[1:0])) | r_sectored_hit_valid & sectored_entries_0_3_valid_3);	// @[TLB.scala:206:16, :210:46, :328:29, :343:25, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34, package.scala:155:13]
  wire             _T_15 = waddr_1 == 3'h4;	// @[TLB.scala:476:22, :477:75]
  wire             _GEN_100 = ~io_ptw_resp_valid | _GEN_67 | ~_T_15;	// @[TLB.scala:328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
  wire             _GEN_101 = r_refill_tag[1:0] == 2'h0;	// @[TLB.scala:206:16, :341:22, :343:25, package.scala:155:13]
  wire             _GEN_102 = r_refill_tag[1:0] == 2'h1;	// @[TLB.scala:206:16, :343:25, package.scala:16:47, :155:13]
  wire             _GEN_103 = r_refill_tag[1:0] == 2'h2;	// @[TLB.scala:206:16, :343:25, package.scala:155:13]
  wire [43:0]      _sectored_entries_0_4_data_T = {io_ptw_resp_bits_pte_ppn[22:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :415:19, :421:41, :422:45, :426:40, :442:18, :445:25]
  wire             _GEN_104 = _GEN_100 ? sectored_entries_0_4_valid_0 : ~invalidate_refill & (_GEN_101 | r_sectored_hit_valid & sectored_entries_0_4_valid_0);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_105 = _GEN_100 ? sectored_entries_0_4_valid_1 : ~invalidate_refill & (_GEN_102 | r_sectored_hit_valid & sectored_entries_0_4_valid_1);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_106 = _GEN_100 ? sectored_entries_0_4_valid_2 : ~invalidate_refill & (_GEN_103 | r_sectored_hit_valid & sectored_entries_0_4_valid_2);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_107 = _GEN_100 ? sectored_entries_0_4_valid_3 : ~invalidate_refill & ((&(r_refill_tag[1:0])) | r_sectored_hit_valid & sectored_entries_0_4_valid_3);	// @[TLB.scala:206:16, :210:46, :328:29, :343:25, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34, package.scala:155:13]
  wire             _T_17 = waddr_1 == 3'h5;	// @[TLB.scala:476:22, :477:75]
  wire             _GEN_108 = ~io_ptw_resp_valid | _GEN_67 | ~_T_17;	// @[TLB.scala:328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
  wire             _GEN_109 = r_refill_tag[1:0] == 2'h0;	// @[TLB.scala:206:16, :341:22, :343:25, package.scala:155:13]
  wire             _GEN_110 = r_refill_tag[1:0] == 2'h1;	// @[TLB.scala:206:16, :343:25, package.scala:16:47, :155:13]
  wire             _GEN_111 = r_refill_tag[1:0] == 2'h2;	// @[TLB.scala:206:16, :343:25, package.scala:155:13]
  wire [43:0]      _sectored_entries_0_5_data_T = {io_ptw_resp_bits_pte_ppn[22:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :415:19, :421:41, :422:45, :426:40, :442:18, :445:25]
  wire             _GEN_112 = _GEN_108 ? sectored_entries_0_5_valid_0 : ~invalidate_refill & (_GEN_109 | r_sectored_hit_valid & sectored_entries_0_5_valid_0);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_113 = _GEN_108 ? sectored_entries_0_5_valid_1 : ~invalidate_refill & (_GEN_110 | r_sectored_hit_valid & sectored_entries_0_5_valid_1);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_114 = _GEN_108 ? sectored_entries_0_5_valid_2 : ~invalidate_refill & (_GEN_111 | r_sectored_hit_valid & sectored_entries_0_5_valid_2);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_115 = _GEN_108 ? sectored_entries_0_5_valid_3 : ~invalidate_refill & ((&(r_refill_tag[1:0])) | r_sectored_hit_valid & sectored_entries_0_5_valid_3);	// @[TLB.scala:206:16, :210:46, :328:29, :343:25, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34, package.scala:155:13]
  wire             _T_19 = waddr_1 == 3'h6;	// @[TLB.scala:476:22, :477:75]
  wire             _GEN_116 = ~io_ptw_resp_valid | _GEN_67 | ~_T_19;	// @[TLB.scala:328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
  wire             _GEN_117 = r_refill_tag[1:0] == 2'h0;	// @[TLB.scala:206:16, :341:22, :343:25, package.scala:155:13]
  wire             _GEN_118 = r_refill_tag[1:0] == 2'h1;	// @[TLB.scala:206:16, :343:25, package.scala:16:47, :155:13]
  wire             _GEN_119 = r_refill_tag[1:0] == 2'h2;	// @[TLB.scala:206:16, :343:25, package.scala:155:13]
  wire [43:0]      _sectored_entries_0_6_data_T = {io_ptw_resp_bits_pte_ppn[22:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :415:19, :421:41, :422:45, :426:40, :442:18, :445:25]
  wire             _GEN_120 = _GEN_116 ? sectored_entries_0_6_valid_0 : ~invalidate_refill & (_GEN_117 | r_sectored_hit_valid & sectored_entries_0_6_valid_0);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_121 = _GEN_116 ? sectored_entries_0_6_valid_1 : ~invalidate_refill & (_GEN_118 | r_sectored_hit_valid & sectored_entries_0_6_valid_1);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_122 = _GEN_116 ? sectored_entries_0_6_valid_2 : ~invalidate_refill & (_GEN_119 | r_sectored_hit_valid & sectored_entries_0_6_valid_2);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_123 = _GEN_116 ? sectored_entries_0_6_valid_3 : ~invalidate_refill & ((&(r_refill_tag[1:0])) | r_sectored_hit_valid & sectored_entries_0_6_valid_3);	// @[TLB.scala:206:16, :210:46, :328:29, :343:25, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34, package.scala:155:13]
  wire             _GEN_124 = ~io_ptw_resp_valid | _GEN_67 | ~(&waddr_1);	// @[TLB.scala:328:29, :404:27, :438:20, :465:70, :467:58, :476:22, :477:{75,84}]
  wire             _GEN_125 = r_refill_tag[1:0] == 2'h0;	// @[TLB.scala:206:16, :341:22, :343:25, package.scala:155:13]
  wire             _GEN_126 = r_refill_tag[1:0] == 2'h1;	// @[TLB.scala:206:16, :343:25, package.scala:16:47, :155:13]
  wire             _GEN_127 = r_refill_tag[1:0] == 2'h2;	// @[TLB.scala:206:16, :343:25, package.scala:155:13]
  wire [43:0]      _sectored_entries_0_7_data_T = {io_ptw_resp_bits_pte_ppn[22:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :415:19, :421:41, :422:45, :426:40, :442:18, :445:25]
  wire             _GEN_128 = _GEN_124 ? sectored_entries_0_7_valid_0 : ~invalidate_refill & (_GEN_125 | r_sectored_hit_valid & sectored_entries_0_7_valid_0);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_129 = _GEN_124 ? sectored_entries_0_7_valid_1 : ~invalidate_refill & (_GEN_126 | r_sectored_hit_valid & sectored_entries_0_7_valid_1);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_130 = _GEN_124 ? sectored_entries_0_7_valid_2 : ~invalidate_refill & (_GEN_127 | r_sectored_hit_valid & sectored_entries_0_7_valid_2);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_131 = _GEN_124 ? sectored_entries_0_7_valid_3 : ~invalidate_refill & ((&(r_refill_tag[1:0])) | r_sectored_hit_valid & sectored_entries_0_7_valid_3);	// @[TLB.scala:206:16, :210:46, :328:29, :343:25, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34, package.scala:155:13]
  wire [2:0]       _GEN_132 = {sector_hits_7, sector_hits_6, sector_hits_5} | {sector_hits_3, sector_hits_2, sector_hits_1};	// @[OneHot.scala:30:18, :31:18, :32:28, TLB.scala:162:55]
  wire             _T_50 = state == 2'h0 & io_req_valid & tlb_miss;	// @[TLB.scala:341:22, :604:64, :622:25, :668:23]
  wire [24:0]      _T_64 = sectored_entries_0_0_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire             _T_67 = _T_64 == 25'h0 & ~sectored_entries_0_0_tag_v;	// @[TLB.scala:164:{61,86,95,105}, :328:29]
  wire             _GEN_133 = _T_67 & ~sectored_entries_0_0_tag_v & ~(|(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_134 = _T_67 & ~sectored_entries_0_0_tag_v & io_req_bits_vaddr[13:12] == 2'h1;	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:16:47, :155:13]
  wire             _GEN_135 = _T_67 & ~sectored_entries_0_0_tag_v & io_req_bits_vaddr[13:12] == 2'h2;	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_136 = _T_67 & ~sectored_entries_0_0_tag_v & (&(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _T_174 = _T_64[24:16] == 9'h0;	// @[TLB.scala:164:61, :173:79, :226:{30,65}]
  wire [24:0]      _T_469 = sectored_entries_0_1_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire             _T_472 = _T_469 == 25'h0 & ~sectored_entries_0_1_tag_v;	// @[TLB.scala:164:{61,86,95,105}, :328:29]
  wire             _GEN_137 = _T_472 & ~sectored_entries_0_1_tag_v & ~(|(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_138 = _T_472 & ~sectored_entries_0_1_tag_v & io_req_bits_vaddr[13:12] == 2'h1;	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:16:47, :155:13]
  wire             _GEN_139 = _T_472 & ~sectored_entries_0_1_tag_v & io_req_bits_vaddr[13:12] == 2'h2;	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_140 = _T_472 & ~sectored_entries_0_1_tag_v & (&(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _T_579 = _T_469[24:16] == 9'h0;	// @[TLB.scala:164:61, :173:79, :226:{30,65}]
  wire [24:0]      _T_874 = sectored_entries_0_2_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire             _T_877 = _T_874 == 25'h0 & ~sectored_entries_0_2_tag_v;	// @[TLB.scala:164:{61,86,95,105}, :328:29]
  wire             _GEN_141 = _T_877 & ~sectored_entries_0_2_tag_v & ~(|(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_142 = _T_877 & ~sectored_entries_0_2_tag_v & io_req_bits_vaddr[13:12] == 2'h1;	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:16:47, :155:13]
  wire             _GEN_143 = _T_877 & ~sectored_entries_0_2_tag_v & io_req_bits_vaddr[13:12] == 2'h2;	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_144 = _T_877 & ~sectored_entries_0_2_tag_v & (&(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _T_984 = _T_874[24:16] == 9'h0;	// @[TLB.scala:164:61, :173:79, :226:{30,65}]
  wire [24:0]      _T_1279 = sectored_entries_0_3_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire             _T_1282 = _T_1279 == 25'h0 & ~sectored_entries_0_3_tag_v;	// @[TLB.scala:164:{61,86,95,105}, :328:29]
  wire             _GEN_145 = _T_1282 & ~sectored_entries_0_3_tag_v & ~(|(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_146 = _T_1282 & ~sectored_entries_0_3_tag_v & io_req_bits_vaddr[13:12] == 2'h1;	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:16:47, :155:13]
  wire             _GEN_147 = _T_1282 & ~sectored_entries_0_3_tag_v & io_req_bits_vaddr[13:12] == 2'h2;	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_148 = _T_1282 & ~sectored_entries_0_3_tag_v & (&(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _T_1389 = _T_1279[24:16] == 9'h0;	// @[TLB.scala:164:61, :173:79, :226:{30,65}]
  wire [24:0]      _T_1684 = sectored_entries_0_4_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire             _T_1687 = _T_1684 == 25'h0 & ~sectored_entries_0_4_tag_v;	// @[TLB.scala:164:{61,86,95,105}, :328:29]
  wire             _GEN_149 = _T_1687 & ~sectored_entries_0_4_tag_v & ~(|(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_150 = _T_1687 & ~sectored_entries_0_4_tag_v & io_req_bits_vaddr[13:12] == 2'h1;	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:16:47, :155:13]
  wire             _GEN_151 = _T_1687 & ~sectored_entries_0_4_tag_v & io_req_bits_vaddr[13:12] == 2'h2;	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_152 = _T_1687 & ~sectored_entries_0_4_tag_v & (&(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _T_1794 = _T_1684[24:16] == 9'h0;	// @[TLB.scala:164:61, :173:79, :226:{30,65}]
  wire [24:0]      _T_2089 = sectored_entries_0_5_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire             _T_2092 = _T_2089 == 25'h0 & ~sectored_entries_0_5_tag_v;	// @[TLB.scala:164:{61,86,95,105}, :328:29]
  wire             _GEN_153 = _T_2092 & ~sectored_entries_0_5_tag_v & ~(|(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_154 = _T_2092 & ~sectored_entries_0_5_tag_v & io_req_bits_vaddr[13:12] == 2'h1;	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:16:47, :155:13]
  wire             _GEN_155 = _T_2092 & ~sectored_entries_0_5_tag_v & io_req_bits_vaddr[13:12] == 2'h2;	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_156 = _T_2092 & ~sectored_entries_0_5_tag_v & (&(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _T_2199 = _T_2089[24:16] == 9'h0;	// @[TLB.scala:164:61, :173:79, :226:{30,65}]
  wire [24:0]      _T_2494 = sectored_entries_0_6_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire             _T_2497 = _T_2494 == 25'h0 & ~sectored_entries_0_6_tag_v;	// @[TLB.scala:164:{61,86,95,105}, :328:29]
  wire             _GEN_157 = _T_2497 & ~sectored_entries_0_6_tag_v & ~(|(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_158 = _T_2497 & ~sectored_entries_0_6_tag_v & io_req_bits_vaddr[13:12] == 2'h1;	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:16:47, :155:13]
  wire             _GEN_159 = _T_2497 & ~sectored_entries_0_6_tag_v & io_req_bits_vaddr[13:12] == 2'h2;	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_160 = _T_2497 & ~sectored_entries_0_6_tag_v & (&(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _T_2604 = _T_2494[24:16] == 9'h0;	// @[TLB.scala:164:61, :173:79, :226:{30,65}]
  wire [24:0]      _T_2899 = sectored_entries_0_7_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire             _T_2902 = _T_2899 == 25'h0 & ~sectored_entries_0_7_tag_v;	// @[TLB.scala:164:{61,86,95,105}, :328:29]
  wire             _GEN_161 = _T_2902 & ~sectored_entries_0_7_tag_v & ~(|(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_162 = _T_2902 & ~sectored_entries_0_7_tag_v & io_req_bits_vaddr[13:12] == 2'h1;	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:16:47, :155:13]
  wire             _GEN_163 = _T_2902 & ~sectored_entries_0_7_tag_v & io_req_bits_vaddr[13:12] == 2'h2;	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_164 = _T_2902 & ~sectored_entries_0_7_tag_v & (&(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _T_3009 = _T_2899[24:16] == 9'h0;	// @[TLB.scala:164:61, :173:79, :226:{30,65}]
  wire             _T_4495 = multipleHits | reset;	// @[Misc.scala:182:49, TLB.scala:721:24]
  wire             _r_sectored_repl_addr_valids_T_2 = _r_sectored_repl_addr_valids_T | sectored_entries_0_0_valid_2 | sectored_entries_0_0_valid_3;	// @[TLB.scala:328:29, package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_5 = _r_sectored_repl_addr_valids_T_3 | sectored_entries_0_1_valid_2 | sectored_entries_0_1_valid_3;	// @[TLB.scala:328:29, package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_8 = _r_sectored_repl_addr_valids_T_6 | sectored_entries_0_2_valid_2 | sectored_entries_0_2_valid_3;	// @[TLB.scala:328:29, package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_11 = _r_sectored_repl_addr_valids_T_9 | sectored_entries_0_3_valid_2 | sectored_entries_0_3_valid_3;	// @[TLB.scala:328:29, package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_14 = _r_sectored_repl_addr_valids_T_12 | sectored_entries_0_4_valid_2 | sectored_entries_0_4_valid_3;	// @[TLB.scala:328:29, package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_17 = _r_sectored_repl_addr_valids_T_15 | sectored_entries_0_5_valid_2 | sectored_entries_0_5_valid_3;	// @[TLB.scala:328:29, package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_20 = _r_sectored_repl_addr_valids_T_18 | sectored_entries_0_6_valid_2 | sectored_entries_0_6_valid_3;	// @[TLB.scala:328:29, package.scala:73:59]
  wire [6:0]       _GEN_165 = ~{_r_sectored_repl_addr_valids_T_20, _r_sectored_repl_addr_valids_T_17, _r_sectored_repl_addr_valids_T_14, _r_sectored_repl_addr_valids_T_11, _r_sectored_repl_addr_valids_T_8, _r_sectored_repl_addr_valids_T_5, _r_sectored_repl_addr_valids_T_2};	// @[Cat.scala:33:92, TLB.scala:746:43, package.scala:73:59]
  wire [3:0]       hi_1 = {sector_hits_7, sector_hits_6, sector_hits_5, sector_hits_4};	// @[OneHot.scala:30:18, TLB.scala:162:55]
  wire             _T_36 = _GEN_132[2] | _GEN_132[0];	// @[OneHot.scala:30:18, :31:18, :32:28]
  always @(posedge clock) begin
    if (_GEN_68) begin	// @[TLB.scala:328:29, :438:20, :465:70]
    end
    else begin	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_0_tag_vpn <= r_refill_tag;	// @[TLB.scala:328:29, :343:25]
      sectored_entries_0_0_tag_v <= refill_v;	// @[TLB.scala:328:29, :440:33]
    end
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_7 & _GEN_69)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_0_data_0 <= _sectored_entries_0_0_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_7 & _GEN_70)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_0_data_1 <= _sectored_entries_0_0_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_7 & _GEN_71)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_0_data_2 <= _sectored_entries_0_0_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_7 & (&(r_refill_tag[1:0])))) begin	// @[TLB.scala:206:16, :207:15, :328:29, :343:25, :404:27, :438:20, :465:70, :467:58, :477:{75,84}, package.scala:155:13]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_0_data_3 <= _sectored_entries_0_0_data_T;	// @[TLB.scala:207:24, :328:29]
    sectored_entries_0_0_valid_0 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_174 ? ~(~sectored_entries_0_0_tag_v & sectored_entries_0_0_data_0[0] | _GEN_133) & _GEN_72 : ~_GEN_133 & _GEN_72) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_0_tag_v & ~(sectored_entries_0_0_data_0[19])) & _GEN_72 : sectored_entries_0_0_tag_v & _GEN_72) : _GEN_72);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_0_valid_1 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_174 ? ~(~sectored_entries_0_0_tag_v & sectored_entries_0_0_data_1[0] | _GEN_134) & _GEN_73 : ~_GEN_134 & _GEN_73) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_0_tag_v & ~(sectored_entries_0_0_data_1[19])) & _GEN_73 : sectored_entries_0_0_tag_v & _GEN_73) : _GEN_73);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_0_valid_2 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_174 ? ~(~sectored_entries_0_0_tag_v & sectored_entries_0_0_data_2[0] | _GEN_135) & _GEN_74 : ~_GEN_135 & _GEN_74) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_0_tag_v & ~(sectored_entries_0_0_data_2[19])) & _GEN_74 : sectored_entries_0_0_tag_v & _GEN_74) : _GEN_74);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_0_valid_3 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_174 ? ~(~sectored_entries_0_0_tag_v & sectored_entries_0_0_data_3[0] | _GEN_136) & _GEN_75 : ~_GEN_136 & _GEN_75) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_0_tag_v & ~(sectored_entries_0_0_data_3[19])) & _GEN_75 : sectored_entries_0_0_tag_v & _GEN_75) : _GEN_75);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_GEN_76) begin	// @[TLB.scala:328:29, :438:20, :465:70]
    end
    else begin	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_1_tag_vpn <= r_refill_tag;	// @[TLB.scala:328:29, :343:25]
      sectored_entries_0_1_tag_v <= refill_v;	// @[TLB.scala:328:29, :440:33]
    end
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_9 & _GEN_77)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_1_data_0 <= _sectored_entries_0_1_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_9 & _GEN_78)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_1_data_1 <= _sectored_entries_0_1_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_9 & _GEN_79)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_1_data_2 <= _sectored_entries_0_1_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_9 & (&(r_refill_tag[1:0])))) begin	// @[TLB.scala:206:16, :207:15, :328:29, :343:25, :404:27, :438:20, :465:70, :467:58, :477:{75,84}, package.scala:155:13]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_1_data_3 <= _sectored_entries_0_1_data_T;	// @[TLB.scala:207:24, :328:29]
    sectored_entries_0_1_valid_0 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_579 ? ~(~sectored_entries_0_1_tag_v & sectored_entries_0_1_data_0[0] | _GEN_137) & _GEN_80 : ~_GEN_137 & _GEN_80) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_1_tag_v & ~(sectored_entries_0_1_data_0[19])) & _GEN_80 : sectored_entries_0_1_tag_v & _GEN_80) : _GEN_80);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_1_valid_1 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_579 ? ~(~sectored_entries_0_1_tag_v & sectored_entries_0_1_data_1[0] | _GEN_138) & _GEN_81 : ~_GEN_138 & _GEN_81) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_1_tag_v & ~(sectored_entries_0_1_data_1[19])) & _GEN_81 : sectored_entries_0_1_tag_v & _GEN_81) : _GEN_81);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_1_valid_2 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_579 ? ~(~sectored_entries_0_1_tag_v & sectored_entries_0_1_data_2[0] | _GEN_139) & _GEN_82 : ~_GEN_139 & _GEN_82) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_1_tag_v & ~(sectored_entries_0_1_data_2[19])) & _GEN_82 : sectored_entries_0_1_tag_v & _GEN_82) : _GEN_82);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_1_valid_3 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_579 ? ~(~sectored_entries_0_1_tag_v & sectored_entries_0_1_data_3[0] | _GEN_140) & _GEN_83 : ~_GEN_140 & _GEN_83) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_1_tag_v & ~(sectored_entries_0_1_data_3[19])) & _GEN_83 : sectored_entries_0_1_tag_v & _GEN_83) : _GEN_83);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_GEN_84) begin	// @[TLB.scala:328:29, :438:20, :465:70]
    end
    else begin	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_2_tag_vpn <= r_refill_tag;	// @[TLB.scala:328:29, :343:25]
      sectored_entries_0_2_tag_v <= refill_v;	// @[TLB.scala:328:29, :440:33]
    end
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_11 & _GEN_85)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_2_data_0 <= _sectored_entries_0_2_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_11 & _GEN_86)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_2_data_1 <= _sectored_entries_0_2_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_11 & _GEN_87)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_2_data_2 <= _sectored_entries_0_2_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_11 & (&(r_refill_tag[1:0])))) begin	// @[TLB.scala:206:16, :207:15, :328:29, :343:25, :404:27, :438:20, :465:70, :467:58, :477:{75,84}, package.scala:155:13]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_2_data_3 <= _sectored_entries_0_2_data_T;	// @[TLB.scala:207:24, :328:29]
    sectored_entries_0_2_valid_0 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_984 ? ~(~sectored_entries_0_2_tag_v & sectored_entries_0_2_data_0[0] | _GEN_141) & _GEN_88 : ~_GEN_141 & _GEN_88) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_2_tag_v & ~(sectored_entries_0_2_data_0[19])) & _GEN_88 : sectored_entries_0_2_tag_v & _GEN_88) : _GEN_88);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_2_valid_1 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_984 ? ~(~sectored_entries_0_2_tag_v & sectored_entries_0_2_data_1[0] | _GEN_142) & _GEN_89 : ~_GEN_142 & _GEN_89) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_2_tag_v & ~(sectored_entries_0_2_data_1[19])) & _GEN_89 : sectored_entries_0_2_tag_v & _GEN_89) : _GEN_89);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_2_valid_2 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_984 ? ~(~sectored_entries_0_2_tag_v & sectored_entries_0_2_data_2[0] | _GEN_143) & _GEN_90 : ~_GEN_143 & _GEN_90) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_2_tag_v & ~(sectored_entries_0_2_data_2[19])) & _GEN_90 : sectored_entries_0_2_tag_v & _GEN_90) : _GEN_90);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_2_valid_3 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_984 ? ~(~sectored_entries_0_2_tag_v & sectored_entries_0_2_data_3[0] | _GEN_144) & _GEN_91 : ~_GEN_144 & _GEN_91) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_2_tag_v & ~(sectored_entries_0_2_data_3[19])) & _GEN_91 : sectored_entries_0_2_tag_v & _GEN_91) : _GEN_91);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_GEN_92) begin	// @[TLB.scala:328:29, :438:20, :465:70]
    end
    else begin	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_3_tag_vpn <= r_refill_tag;	// @[TLB.scala:328:29, :343:25]
      sectored_entries_0_3_tag_v <= refill_v;	// @[TLB.scala:328:29, :440:33]
    end
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_13 & _GEN_93)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_3_data_0 <= _sectored_entries_0_3_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_13 & _GEN_94)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_3_data_1 <= _sectored_entries_0_3_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_13 & _GEN_95)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_3_data_2 <= _sectored_entries_0_3_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_13 & (&(r_refill_tag[1:0])))) begin	// @[TLB.scala:206:16, :207:15, :328:29, :343:25, :404:27, :438:20, :465:70, :467:58, :477:{75,84}, package.scala:155:13]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_3_data_3 <= _sectored_entries_0_3_data_T;	// @[TLB.scala:207:24, :328:29]
    sectored_entries_0_3_valid_0 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_1389 ? ~(~sectored_entries_0_3_tag_v & sectored_entries_0_3_data_0[0] | _GEN_145) & _GEN_96 : ~_GEN_145 & _GEN_96) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_3_tag_v & ~(sectored_entries_0_3_data_0[19])) & _GEN_96 : sectored_entries_0_3_tag_v & _GEN_96) : _GEN_96);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_3_valid_1 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_1389 ? ~(~sectored_entries_0_3_tag_v & sectored_entries_0_3_data_1[0] | _GEN_146) & _GEN_97 : ~_GEN_146 & _GEN_97) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_3_tag_v & ~(sectored_entries_0_3_data_1[19])) & _GEN_97 : sectored_entries_0_3_tag_v & _GEN_97) : _GEN_97);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_3_valid_2 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_1389 ? ~(~sectored_entries_0_3_tag_v & sectored_entries_0_3_data_2[0] | _GEN_147) & _GEN_98 : ~_GEN_147 & _GEN_98) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_3_tag_v & ~(sectored_entries_0_3_data_2[19])) & _GEN_98 : sectored_entries_0_3_tag_v & _GEN_98) : _GEN_98);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_3_valid_3 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_1389 ? ~(~sectored_entries_0_3_tag_v & sectored_entries_0_3_data_3[0] | _GEN_148) & _GEN_99 : ~_GEN_148 & _GEN_99) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_3_tag_v & ~(sectored_entries_0_3_data_3[19])) & _GEN_99 : sectored_entries_0_3_tag_v & _GEN_99) : _GEN_99);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_GEN_100) begin	// @[TLB.scala:328:29, :438:20, :465:70]
    end
    else begin	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_4_tag_vpn <= r_refill_tag;	// @[TLB.scala:328:29, :343:25]
      sectored_entries_0_4_tag_v <= refill_v;	// @[TLB.scala:328:29, :440:33]
    end
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_15 & _GEN_101)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_4_data_0 <= _sectored_entries_0_4_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_15 & _GEN_102)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_4_data_1 <= _sectored_entries_0_4_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_15 & _GEN_103)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_4_data_2 <= _sectored_entries_0_4_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_15 & (&(r_refill_tag[1:0])))) begin	// @[TLB.scala:206:16, :207:15, :328:29, :343:25, :404:27, :438:20, :465:70, :467:58, :477:{75,84}, package.scala:155:13]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_4_data_3 <= _sectored_entries_0_4_data_T;	// @[TLB.scala:207:24, :328:29]
    sectored_entries_0_4_valid_0 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_1794 ? ~(~sectored_entries_0_4_tag_v & sectored_entries_0_4_data_0[0] | _GEN_149) & _GEN_104 : ~_GEN_149 & _GEN_104) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_4_tag_v & ~(sectored_entries_0_4_data_0[19])) & _GEN_104 : sectored_entries_0_4_tag_v & _GEN_104) : _GEN_104);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_4_valid_1 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_1794 ? ~(~sectored_entries_0_4_tag_v & sectored_entries_0_4_data_1[0] | _GEN_150) & _GEN_105 : ~_GEN_150 & _GEN_105) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_4_tag_v & ~(sectored_entries_0_4_data_1[19])) & _GEN_105 : sectored_entries_0_4_tag_v & _GEN_105) : _GEN_105);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_4_valid_2 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_1794 ? ~(~sectored_entries_0_4_tag_v & sectored_entries_0_4_data_2[0] | _GEN_151) & _GEN_106 : ~_GEN_151 & _GEN_106) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_4_tag_v & ~(sectored_entries_0_4_data_2[19])) & _GEN_106 : sectored_entries_0_4_tag_v & _GEN_106) : _GEN_106);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_4_valid_3 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_1794 ? ~(~sectored_entries_0_4_tag_v & sectored_entries_0_4_data_3[0] | _GEN_152) & _GEN_107 : ~_GEN_152 & _GEN_107) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_4_tag_v & ~(sectored_entries_0_4_data_3[19])) & _GEN_107 : sectored_entries_0_4_tag_v & _GEN_107) : _GEN_107);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_GEN_108) begin	// @[TLB.scala:328:29, :438:20, :465:70]
    end
    else begin	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_5_tag_vpn <= r_refill_tag;	// @[TLB.scala:328:29, :343:25]
      sectored_entries_0_5_tag_v <= refill_v;	// @[TLB.scala:328:29, :440:33]
    end
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_17 & _GEN_109)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_5_data_0 <= _sectored_entries_0_5_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_17 & _GEN_110)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_5_data_1 <= _sectored_entries_0_5_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_17 & _GEN_111)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_5_data_2 <= _sectored_entries_0_5_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_17 & (&(r_refill_tag[1:0])))) begin	// @[TLB.scala:206:16, :207:15, :328:29, :343:25, :404:27, :438:20, :465:70, :467:58, :477:{75,84}, package.scala:155:13]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_5_data_3 <= _sectored_entries_0_5_data_T;	// @[TLB.scala:207:24, :328:29]
    sectored_entries_0_5_valid_0 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_2199 ? ~(~sectored_entries_0_5_tag_v & sectored_entries_0_5_data_0[0] | _GEN_153) & _GEN_112 : ~_GEN_153 & _GEN_112) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_5_tag_v & ~(sectored_entries_0_5_data_0[19])) & _GEN_112 : sectored_entries_0_5_tag_v & _GEN_112) : _GEN_112);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_5_valid_1 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_2199 ? ~(~sectored_entries_0_5_tag_v & sectored_entries_0_5_data_1[0] | _GEN_154) & _GEN_113 : ~_GEN_154 & _GEN_113) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_5_tag_v & ~(sectored_entries_0_5_data_1[19])) & _GEN_113 : sectored_entries_0_5_tag_v & _GEN_113) : _GEN_113);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_5_valid_2 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_2199 ? ~(~sectored_entries_0_5_tag_v & sectored_entries_0_5_data_2[0] | _GEN_155) & _GEN_114 : ~_GEN_155 & _GEN_114) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_5_tag_v & ~(sectored_entries_0_5_data_2[19])) & _GEN_114 : sectored_entries_0_5_tag_v & _GEN_114) : _GEN_114);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_5_valid_3 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_2199 ? ~(~sectored_entries_0_5_tag_v & sectored_entries_0_5_data_3[0] | _GEN_156) & _GEN_115 : ~_GEN_156 & _GEN_115) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_5_tag_v & ~(sectored_entries_0_5_data_3[19])) & _GEN_115 : sectored_entries_0_5_tag_v & _GEN_115) : _GEN_115);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_GEN_116) begin	// @[TLB.scala:328:29, :438:20, :465:70]
    end
    else begin	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_6_tag_vpn <= r_refill_tag;	// @[TLB.scala:328:29, :343:25]
      sectored_entries_0_6_tag_v <= refill_v;	// @[TLB.scala:328:29, :440:33]
    end
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_19 & _GEN_117)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_6_data_0 <= _sectored_entries_0_6_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_19 & _GEN_118)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_6_data_1 <= _sectored_entries_0_6_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_19 & _GEN_119)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_6_data_2 <= _sectored_entries_0_6_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~(_T_19 & (&(r_refill_tag[1:0])))) begin	// @[TLB.scala:206:16, :207:15, :328:29, :343:25, :404:27, :438:20, :465:70, :467:58, :477:{75,84}, package.scala:155:13]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_6_data_3 <= _sectored_entries_0_6_data_T;	// @[TLB.scala:207:24, :328:29]
    sectored_entries_0_6_valid_0 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_2604 ? ~(~sectored_entries_0_6_tag_v & sectored_entries_0_6_data_0[0] | _GEN_157) & _GEN_120 : ~_GEN_157 & _GEN_120) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_6_tag_v & ~(sectored_entries_0_6_data_0[19])) & _GEN_120 : sectored_entries_0_6_tag_v & _GEN_120) : _GEN_120);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_6_valid_1 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_2604 ? ~(~sectored_entries_0_6_tag_v & sectored_entries_0_6_data_1[0] | _GEN_158) & _GEN_121 : ~_GEN_158 & _GEN_121) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_6_tag_v & ~(sectored_entries_0_6_data_1[19])) & _GEN_121 : sectored_entries_0_6_tag_v & _GEN_121) : _GEN_121);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_6_valid_2 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_2604 ? ~(~sectored_entries_0_6_tag_v & sectored_entries_0_6_data_2[0] | _GEN_159) & _GEN_122 : ~_GEN_159 & _GEN_122) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_6_tag_v & ~(sectored_entries_0_6_data_2[19])) & _GEN_122 : sectored_entries_0_6_tag_v & _GEN_122) : _GEN_122);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_6_valid_3 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_2604 ? ~(~sectored_entries_0_6_tag_v & sectored_entries_0_6_data_3[0] | _GEN_160) & _GEN_123 : ~_GEN_160 & _GEN_123) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_6_tag_v & ~(sectored_entries_0_6_data_3[19])) & _GEN_123 : sectored_entries_0_6_tag_v & _GEN_123) : _GEN_123);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_GEN_124) begin	// @[TLB.scala:328:29, :438:20, :465:70]
    end
    else begin	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_7_tag_vpn <= r_refill_tag;	// @[TLB.scala:328:29, :343:25]
      sectored_entries_0_7_tag_v <= refill_v;	// @[TLB.scala:328:29, :440:33]
    end
    if (~io_ptw_resp_valid | _GEN_67 | ~((&waddr_1) & _GEN_125)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :476:22, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_7_data_0 <= _sectored_entries_0_7_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~((&waddr_1) & _GEN_126)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :476:22, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_7_data_1 <= _sectored_entries_0_7_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~((&waddr_1) & _GEN_127)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :404:27, :438:20, :465:70, :467:58, :476:22, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_7_data_2 <= _sectored_entries_0_7_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_67 | ~((&waddr_1) & (&(r_refill_tag[1:0])))) begin	// @[TLB.scala:206:16, :207:15, :328:29, :343:25, :404:27, :438:20, :465:70, :467:58, :476:22, :477:{75,84}, package.scala:155:13]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_7_data_3 <= _sectored_entries_0_7_data_T;	// @[TLB.scala:207:24, :328:29]
    sectored_entries_0_7_valid_0 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_3009 ? ~(~sectored_entries_0_7_tag_v & sectored_entries_0_7_data_0[0] | _GEN_161) & _GEN_128 : ~_GEN_161 & _GEN_128) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_7_tag_v & ~(sectored_entries_0_7_data_0[19])) & _GEN_128 : sectored_entries_0_7_tag_v & _GEN_128) : _GEN_128);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_7_valid_1 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_3009 ? ~(~sectored_entries_0_7_tag_v & sectored_entries_0_7_data_1[0] | _GEN_162) & _GEN_129 : ~_GEN_162 & _GEN_129) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_7_tag_v & ~(sectored_entries_0_7_data_1[19])) & _GEN_129 : sectored_entries_0_7_tag_v & _GEN_129) : _GEN_129);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_7_valid_2 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_3009 ? ~(~sectored_entries_0_7_tag_v & sectored_entries_0_7_data_2[0] | _GEN_163) & _GEN_130 : ~_GEN_163 & _GEN_130) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_7_tag_v & ~(sectored_entries_0_7_data_2[19])) & _GEN_130 : sectored_entries_0_7_tag_v & _GEN_130) : _GEN_130);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_7_valid_3 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_3009 ? ~(~sectored_entries_0_7_tag_v & sectored_entries_0_7_data_3[0] | _GEN_164) & _GEN_131 : ~_GEN_164 & _GEN_131) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_7_tag_v & ~(sectored_entries_0_7_data_3[19])) & _GEN_131 : sectored_entries_0_7_tag_v & _GEN_131) : _GEN_131);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_GEN_59) begin	// @[TLB.scala:330:30, :438:20, :465:70]
      superpage_entries_0_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[TLB.scala:203:16, :330:30, package.scala:155:13]
      superpage_entries_0_tag_vpn <= r_refill_tag;	// @[TLB.scala:330:30, :343:25]
      superpage_entries_0_tag_v <= refill_v;	// @[TLB.scala:330:30, :440:33]
      superpage_entries_0_data_0 <= {io_ptw_resp_bits_pte_ppn[22:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :330:30, :415:19, :421:41, :422:45, :426:40, :442:18, :445:25]
    end
    superpage_entries_0_valid_0 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? ~(superpage_entries_0_valid_0 & ~superpage_entries_0_tag_v & _GEN_28[17:9] == 9'h0 & (superpage_hits_ignore_1 | _GEN_28[8:0] == 9'h0)) & _GEN_60 : io_sfence_bits_rs2 ? ~(~superpage_entries_0_tag_v & ~(superpage_entries_0_data_0[19])) & _GEN_60 : superpage_entries_0_tag_v & _GEN_60) : _GEN_60);	// @[TLB.scala:156:39, :168:43, :172:28, :173:{29,40,52,58,79}, :210:46, :213:{32,36}, :217:32, :234:{19,31,34,40,44}, :330:30, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_GEN_61) begin	// @[TLB.scala:330:30, :438:20, :465:70]
      superpage_entries_1_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[TLB.scala:203:16, :330:30, package.scala:155:13]
      superpage_entries_1_tag_vpn <= r_refill_tag;	// @[TLB.scala:330:30, :343:25]
      superpage_entries_1_tag_v <= refill_v;	// @[TLB.scala:330:30, :440:33]
      superpage_entries_1_data_0 <= {io_ptw_resp_bits_pte_ppn[22:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :330:30, :415:19, :421:41, :422:45, :426:40, :442:18, :445:25]
    end
    superpage_entries_1_valid_0 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? ~(superpage_entries_1_valid_0 & ~superpage_entries_1_tag_v & _GEN_29[17:9] == 9'h0 & (superpage_hits_ignore_4 | _GEN_29[8:0] == 9'h0)) & _GEN_62 : io_sfence_bits_rs2 ? ~(~superpage_entries_1_tag_v & ~(superpage_entries_1_data_0[19])) & _GEN_62 : superpage_entries_1_tag_v & _GEN_62) : _GEN_62);	// @[TLB.scala:156:39, :168:43, :172:28, :173:{29,40,52,58,79}, :210:46, :213:{32,36}, :217:32, :234:{19,31,34,40,44}, :330:30, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_GEN_63) begin	// @[TLB.scala:330:30, :438:20, :465:70]
      superpage_entries_2_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[TLB.scala:203:16, :330:30, package.scala:155:13]
      superpage_entries_2_tag_vpn <= r_refill_tag;	// @[TLB.scala:330:30, :343:25]
      superpage_entries_2_tag_v <= refill_v;	// @[TLB.scala:330:30, :440:33]
      superpage_entries_2_data_0 <= {io_ptw_resp_bits_pte_ppn[22:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :330:30, :415:19, :421:41, :422:45, :426:40, :442:18, :445:25]
    end
    superpage_entries_2_valid_0 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? ~(superpage_entries_2_valid_0 & ~superpage_entries_2_tag_v & _GEN_30[17:9] == 9'h0 & (superpage_hits_ignore_7 | _GEN_30[8:0] == 9'h0)) & _GEN_64 : io_sfence_bits_rs2 ? ~(~superpage_entries_2_tag_v & ~(superpage_entries_2_data_0[19])) & _GEN_64 : superpage_entries_2_tag_v & _GEN_64) : _GEN_64);	// @[TLB.scala:156:39, :168:43, :172:28, :173:{29,40,52,58,79}, :210:46, :213:{32,36}, :217:32, :234:{19,31,34,40,44}, :330:30, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_GEN_65) begin	// @[TLB.scala:330:30, :438:20, :465:70]
      superpage_entries_3_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[TLB.scala:203:16, :330:30, package.scala:155:13]
      superpage_entries_3_tag_vpn <= r_refill_tag;	// @[TLB.scala:330:30, :343:25]
      superpage_entries_3_tag_v <= refill_v;	// @[TLB.scala:330:30, :440:33]
      superpage_entries_3_data_0 <= {io_ptw_resp_bits_pte_ppn[22:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :330:30, :415:19, :421:41, :422:45, :426:40, :442:18, :445:25]
    end
    superpage_entries_3_valid_0 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? ~(superpage_entries_3_valid_0 & ~superpage_entries_3_tag_v & _GEN_31[17:9] == 9'h0 & (superpage_hits_ignore_10 | _GEN_31[8:0] == 9'h0)) & _GEN_66 : io_sfence_bits_rs2 ? ~(~superpage_entries_3_tag_v & ~(superpage_entries_3_data_0[19])) & _GEN_66 : superpage_entries_3_tag_v & _GEN_66) : _GEN_66);	// @[TLB.scala:156:39, :168:43, :172:28, :173:{29,40,52,58,79}, :210:46, :213:{32,36}, :217:32, :234:{19,31,34,40,44}, :330:30, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_GEN_57) begin	// @[TLB.scala:201:18, :335:56, :438:20, :465:70]
      special_entry_level <= io_ptw_resp_bits_level;	// @[TLB.scala:335:56]
      special_entry_tag_vpn <= r_refill_tag;	// @[TLB.scala:335:56, :343:25]
      special_entry_tag_v <= refill_v;	// @[TLB.scala:335:56, :440:33]
      special_entry_data_0 <= {io_ptw_resp_bits_pte_ppn[22:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :335:56, :415:19, :421:41, :422:45, :426:40, :442:18, :445:25]
    end
    special_entry_valid_0 <= ~_T_4495 & (io_sfence_valid ? (io_sfence_bits_rs1 ? ~(special_entry_valid_0 & ~special_entry_tag_v & _T_3585[26:18] == 9'h0 & (mpu_ppn_ignore | _T_3585[17:9] == 9'h0) & (~(special_entry_level[1]) | _T_3585[8:0] == 9'h0)) & _GEN_58 : io_sfence_bits_rs2 ? ~(~special_entry_tag_v & ~(special_entry_data_0[19])) & _GEN_58 : special_entry_tag_v & _GEN_58) : _GEN_58);	// @[TLB.scala:156:39, :168:43, :173:{29,40,52,58,79}, :187:28, :206:16, :210:46, :213:{32,36}, :217:32, :234:{19,31,34,40,44}, :335:56, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_T_50) begin	// @[TLB.scala:668:23]
      r_refill_tag <= io_req_bits_vaddr[38:12];	// @[TLB.scala:324:30, :343:25]
      if (&{superpage_entries_3_valid_0, superpage_entries_2_valid_0, superpage_entries_1_valid_0, superpage_entries_0_valid_0})	// @[Cat.scala:33:92, TLB.scala:330:30, :746:16]
        r_superpage_repl_addr <= {state_reg_1[2], state_reg_1[2] ? state_reg_1[1] : state_reg_1[0]};	// @[Cat.scala:33:92, Replacement.scala:168:70, :243:38, :245:38, :250:16, TLB.scala:344:34, package.scala:155:13]
      else if (_GEN_48[0])	// @[OneHot.scala:47:45, TLB.scala:746:43]
        r_superpage_repl_addr <= 2'h0;	// @[TLB.scala:341:22, :344:34]
      else if (_GEN_48[1])	// @[OneHot.scala:47:45, TLB.scala:746:43]
        r_superpage_repl_addr <= 2'h1;	// @[TLB.scala:344:34, package.scala:16:47]
      else	// @[OneHot.scala:47:45]
        r_superpage_repl_addr <= {1'h1, ~(_GEN_48[2])};	// @[Consts.scala:85:68, Mux.scala:47:70, OneHot.scala:47:45, TLB.scala:344:34, :746:43]
      if (&{_r_sectored_repl_addr_valids_T_21 | sectored_entries_0_7_valid_2 | sectored_entries_0_7_valid_3, _r_sectored_repl_addr_valids_T_20, _r_sectored_repl_addr_valids_T_17, _r_sectored_repl_addr_valids_T_14, _r_sectored_repl_addr_valids_T_11, _r_sectored_repl_addr_valids_T_8, _r_sectored_repl_addr_valids_T_5, _r_sectored_repl_addr_valids_T_2})	// @[Cat.scala:33:92, TLB.scala:328:29, :746:16, package.scala:73:59]
        r_sectored_repl_addr <= {state_vec_0[6], state_vec_0[6] ? {state_vec_0[5], state_vec_0[5] ? state_vec_0[4] : state_vec_0[3]} : {state_vec_0[2], state_vec_0[2] ? state_vec_0[1] : state_vec_0[0]}};	// @[Cat.scala:33:92, Replacement.scala:243:38, :245:38, :250:16, :305:17, TLB.scala:345:33, package.scala:155:13]
      else if (_GEN_165[0])	// @[OneHot.scala:47:45, TLB.scala:746:43]
        r_sectored_repl_addr <= 3'h0;	// @[Replacement.scala:168:70, TLB.scala:345:33]
      else if (_GEN_165[1])	// @[OneHot.scala:47:45, TLB.scala:746:43]
        r_sectored_repl_addr <= 3'h1;	// @[TLB.scala:345:33, :404:27]
      else if (_GEN_165[2])	// @[OneHot.scala:47:45, TLB.scala:746:43]
        r_sectored_repl_addr <= 3'h2;	// @[Mux.scala:47:70, TLB.scala:345:33]
      else if (_GEN_165[3])	// @[OneHot.scala:47:45, TLB.scala:746:43]
        r_sectored_repl_addr <= 3'h3;	// @[Mux.scala:47:70, TLB.scala:345:33]
      else if (_GEN_165[4])	// @[OneHot.scala:47:45, TLB.scala:746:43]
        r_sectored_repl_addr <= 3'h4;	// @[TLB.scala:345:33, :477:75]
      else if (_GEN_165[5])	// @[OneHot.scala:47:45, TLB.scala:746:43]
        r_sectored_repl_addr <= 3'h5;	// @[TLB.scala:345:33, :477:75]
      else	// @[OneHot.scala:47:45]
        r_sectored_repl_addr <= {2'h3, ~(_GEN_165[6])};	// @[Mux.scala:47:70, OneHot.scala:47:45, TLB.scala:345:33, :746:43, package.scala:16:47]
      r_sectored_hit_valid <= sector_hits_0 | sector_hits_1 | sector_hits_2 | sector_hits_3 | sector_hits_4 | sector_hits_5 | sector_hits_6 | sector_hits_7;	// @[TLB.scala:162:55, :346:27, package.scala:73:59]
      r_sectored_hit_bits <= {|{sector_hits_7, sector_hits_6, sector_hits_5, sector_hits_4}, |(_GEN_132[2:1]), _GEN_132[2] | _GEN_132[0]};	// @[Cat.scala:33:92, OneHot.scala:30:18, :31:18, :32:{14,28}, TLB.scala:162:55, :346:27]
      r_need_gpa <= |real_hits;	// @[Cat.scala:33:92, TLB.scala:350:23, :601:43]
    end
    r_vstage1_en <= ~_T_50 & r_vstage1_en;	// @[TLB.scala:348:25, :668:{23,36}, :672:20]
    r_stage2_en <= ~_T_50 & r_stage2_en;	// @[TLB.scala:348:25, :349:24, :668:{23,36}, :672:20, :673:19]
    if (reset) begin
      state <= 2'h0;	// @[TLB.scala:341:22]
      state_vec_0 <= 7'h0;	// @[Replacement.scala:168:70, :305:17]
      state_reg_1 <= 3'h0;	// @[Replacement.scala:168:70]
    end
    else begin
      if (io_ptw_resp_valid)
        state <= 2'h0;	// @[TLB.scala:341:22]
      else if (state == 2'h2 & io_sfence_valid)	// @[TLB.scala:341:22, :698:{17,28}]
        state <= 2'h3;	// @[TLB.scala:341:22, package.scala:16:47]
      else if (_T_51) begin	// @[package.scala:16:47]
        if (io_kill)
          state <= 2'h0;	// @[TLB.scala:341:22]
        else if (io_ptw_req_ready)
          state <= {1'h1, io_sfence_valid};	// @[Consts.scala:85:68, TLB.scala:341:22, :693:45]
        else if (io_sfence_valid)
          state <= 2'h0;	// @[TLB.scala:341:22]
        else if (_T_50)	// @[TLB.scala:668:23]
          state <= 2'h1;	// @[TLB.scala:341:22, package.scala:16:47]
      end
      else if (_T_50)	// @[TLB.scala:668:23]
        state <= 2'h1;	// @[TLB.scala:341:22, package.scala:16:47]
      if (_T_23 & (sector_hits_0 | sector_hits_1 | sector_hits_2 | sector_hits_3 | sector_hits_4 | sector_hits_5 | sector_hits_6 | sector_hits_7))	// @[Replacement.scala:305:17, :308:20, TLB.scala:162:55, :608:{22,37}, :610:28, package.scala:73:59]
        state_vec_0 <= {~(|hi_1), (|hi_1) ? {~(|(_GEN_132[2:1])), (|(_GEN_132[2:1])) ? ~_T_36 : state_vec_0[4], (|(_GEN_132[2:1])) ? state_vec_0[3] : ~_T_36} : state_vec_0[5:3], (|hi_1) ? state_vec_0[2:0] : {~(|(_GEN_132[2:1])), (|(_GEN_132[2:1])) ? ~_T_36 : state_vec_0[1], (|(_GEN_132[2:1])) ? state_vec_0[0] : ~_T_36}};	// @[Cat.scala:33:92, OneHot.scala:30:18, :32:{14,28}, Replacement.scala:196:33, :198:38, :203:16, :206:16, :218:7, :305:17, package.scala:155:13]
      if (_T_23 & (superpage_entries_0_valid_0 & ~superpage_entries_0_tag_v & _GEN_28[17:9] == 9'h0 & (superpage_hits_ignore_1 | _GEN_28[8:0] == 9'h0) | superpage_hits_1 | superpage_hits_2 | superpage_hits_3))	// @[Replacement.scala:168:70, :172:15, TLB.scala:168:43, :172:28, :173:{29,40,52,58,79}, :330:30, :608:{22,37}, :611:31, package.scala:73:59]
        state_reg_1 <= {~(|hi_4), (|hi_4) ? ~_T_45 : state_reg_1[1], (|hi_4) ? state_reg_1[0] : ~_T_45};	// @[Cat.scala:33:92, OneHot.scala:30:18, :32:{14,28}, Replacement.scala:168:70, :196:33, :198:38, :203:16, :206:16, :218:7, package.scala:155:13]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[TLB.scala:708:13]
      if (io_sfence_valid & ~reset & ~(~io_sfence_bits_rs1 | io_sfence_bits_addr[38:12] == io_req_bits_vaddr[38:12])) begin	// @[TLB.scala:324:30, :708:{13,14,34,58,72}]
        if (`ASSERT_VERBOSE_COND_)	// @[TLB.scala:708:13]
          $error("Assertion failed\n    at TLB.scala:708 assert(!io.sfence.bits.rs1 || (io.sfence.bits.addr >> pgIdxBits) === vpn)\n");	// @[TLB.scala:708:13]
        if (`STOP_COND_)	// @[TLB.scala:708:13]
          $fatal;	// @[TLB.scala:708:13]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    logic [31:0] _RANDOM_51;
    logic [31:0] _RANDOM_52;
    logic [31:0] _RANDOM_53;
    logic [31:0] _RANDOM_54;
    logic [31:0] _RANDOM_55;
    logic [31:0] _RANDOM_56;
    logic [31:0] _RANDOM_57;
    logic [31:0] _RANDOM_58;
    logic [31:0] _RANDOM_59;
    logic [31:0] _RANDOM_60;
    logic [31:0] _RANDOM_61;
    logic [31:0] _RANDOM_62;
    logic [31:0] _RANDOM_63;
    logic [31:0] _RANDOM_64;
    logic [31:0] _RANDOM_65;
    logic [31:0] _RANDOM_66;
    logic [31:0] _RANDOM_67;
    logic [31:0] _RANDOM_68;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        _RANDOM_51 = `RANDOM;
        _RANDOM_52 = `RANDOM;
        _RANDOM_53 = `RANDOM;
        _RANDOM_54 = `RANDOM;
        _RANDOM_55 = `RANDOM;
        _RANDOM_56 = `RANDOM;
        _RANDOM_57 = `RANDOM;
        _RANDOM_58 = `RANDOM;
        _RANDOM_59 = `RANDOM;
        _RANDOM_60 = `RANDOM;
        _RANDOM_61 = `RANDOM;
        _RANDOM_62 = `RANDOM;
        _RANDOM_63 = `RANDOM;
        _RANDOM_64 = `RANDOM;
        _RANDOM_65 = `RANDOM;
        _RANDOM_66 = `RANDOM;
        _RANDOM_67 = `RANDOM;
        _RANDOM_68 = `RANDOM;
        sectored_entries_0_0_tag_vpn = _RANDOM_0[28:2];	// @[TLB.scala:328:29]
        sectored_entries_0_0_tag_v = _RANDOM_0[29];	// @[TLB.scala:328:29]
        sectored_entries_0_0_data_0 = {_RANDOM_0[31:30], _RANDOM_1, _RANDOM_2[9:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_0_data_1 = {_RANDOM_2[31:10], _RANDOM_3[21:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_0_data_2 = {_RANDOM_3[31:22], _RANDOM_4, _RANDOM_5[1:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_0_data_3 = {_RANDOM_5[31:2], _RANDOM_6[13:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_0_valid_0 = _RANDOM_6[14];	// @[TLB.scala:328:29]
        sectored_entries_0_0_valid_1 = _RANDOM_6[15];	// @[TLB.scala:328:29]
        sectored_entries_0_0_valid_2 = _RANDOM_6[16];	// @[TLB.scala:328:29]
        sectored_entries_0_0_valid_3 = _RANDOM_6[17];	// @[TLB.scala:328:29]
        sectored_entries_0_1_tag_vpn = {_RANDOM_6[31:20], _RANDOM_7[14:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_1_tag_v = _RANDOM_7[15];	// @[TLB.scala:328:29]
        sectored_entries_0_1_data_0 = {_RANDOM_7[31:16], _RANDOM_8[27:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_1_data_1 = {_RANDOM_8[31:28], _RANDOM_9, _RANDOM_10[7:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_1_data_2 = {_RANDOM_10[31:8], _RANDOM_11[19:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_1_data_3 = {_RANDOM_11[31:20], _RANDOM_12};	// @[TLB.scala:328:29]
        sectored_entries_0_1_valid_0 = _RANDOM_13[0];	// @[TLB.scala:328:29]
        sectored_entries_0_1_valid_1 = _RANDOM_13[1];	// @[TLB.scala:328:29]
        sectored_entries_0_1_valid_2 = _RANDOM_13[2];	// @[TLB.scala:328:29]
        sectored_entries_0_1_valid_3 = _RANDOM_13[3];	// @[TLB.scala:328:29]
        sectored_entries_0_2_tag_vpn = {_RANDOM_13[31:6], _RANDOM_14[0]};	// @[TLB.scala:328:29]
        sectored_entries_0_2_tag_v = _RANDOM_14[1];	// @[TLB.scala:328:29]
        sectored_entries_0_2_data_0 = {_RANDOM_14[31:2], _RANDOM_15[13:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_2_data_1 = {_RANDOM_15[31:14], _RANDOM_16[25:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_2_data_2 = {_RANDOM_16[31:26], _RANDOM_17, _RANDOM_18[5:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_2_data_3 = {_RANDOM_18[31:6], _RANDOM_19[17:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_2_valid_0 = _RANDOM_19[18];	// @[TLB.scala:328:29]
        sectored_entries_0_2_valid_1 = _RANDOM_19[19];	// @[TLB.scala:328:29]
        sectored_entries_0_2_valid_2 = _RANDOM_19[20];	// @[TLB.scala:328:29]
        sectored_entries_0_2_valid_3 = _RANDOM_19[21];	// @[TLB.scala:328:29]
        sectored_entries_0_3_tag_vpn = {_RANDOM_19[31:24], _RANDOM_20[18:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_3_tag_v = _RANDOM_20[19];	// @[TLB.scala:328:29]
        sectored_entries_0_3_data_0 = {_RANDOM_20[31:20], _RANDOM_21};	// @[TLB.scala:328:29]
        sectored_entries_0_3_data_1 = {_RANDOM_22, _RANDOM_23[11:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_3_data_2 = {_RANDOM_23[31:12], _RANDOM_24[23:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_3_data_3 = {_RANDOM_24[31:24], _RANDOM_25, _RANDOM_26[3:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_3_valid_0 = _RANDOM_26[4];	// @[TLB.scala:328:29]
        sectored_entries_0_3_valid_1 = _RANDOM_26[5];	// @[TLB.scala:328:29]
        sectored_entries_0_3_valid_2 = _RANDOM_26[6];	// @[TLB.scala:328:29]
        sectored_entries_0_3_valid_3 = _RANDOM_26[7];	// @[TLB.scala:328:29]
        sectored_entries_0_4_tag_vpn = {_RANDOM_26[31:10], _RANDOM_27[4:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_4_tag_v = _RANDOM_27[5];	// @[TLB.scala:328:29]
        sectored_entries_0_4_data_0 = {_RANDOM_27[31:6], _RANDOM_28[17:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_4_data_1 = {_RANDOM_28[31:18], _RANDOM_29[29:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_4_data_2 = {_RANDOM_29[31:30], _RANDOM_30, _RANDOM_31[9:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_4_data_3 = {_RANDOM_31[31:10], _RANDOM_32[21:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_4_valid_0 = _RANDOM_32[22];	// @[TLB.scala:328:29]
        sectored_entries_0_4_valid_1 = _RANDOM_32[23];	// @[TLB.scala:328:29]
        sectored_entries_0_4_valid_2 = _RANDOM_32[24];	// @[TLB.scala:328:29]
        sectored_entries_0_4_valid_3 = _RANDOM_32[25];	// @[TLB.scala:328:29]
        sectored_entries_0_5_tag_vpn = {_RANDOM_32[31:28], _RANDOM_33[22:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_5_tag_v = _RANDOM_33[23];	// @[TLB.scala:328:29]
        sectored_entries_0_5_data_0 = {_RANDOM_33[31:24], _RANDOM_34, _RANDOM_35[3:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_5_data_1 = {_RANDOM_35[31:4], _RANDOM_36[15:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_5_data_2 = {_RANDOM_36[31:16], _RANDOM_37[27:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_5_data_3 = {_RANDOM_37[31:28], _RANDOM_38, _RANDOM_39[7:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_5_valid_0 = _RANDOM_39[8];	// @[TLB.scala:328:29]
        sectored_entries_0_5_valid_1 = _RANDOM_39[9];	// @[TLB.scala:328:29]
        sectored_entries_0_5_valid_2 = _RANDOM_39[10];	// @[TLB.scala:328:29]
        sectored_entries_0_5_valid_3 = _RANDOM_39[11];	// @[TLB.scala:328:29]
        sectored_entries_0_6_tag_vpn = {_RANDOM_39[31:14], _RANDOM_40[8:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_6_tag_v = _RANDOM_40[9];	// @[TLB.scala:328:29]
        sectored_entries_0_6_data_0 = {_RANDOM_40[31:10], _RANDOM_41[21:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_6_data_1 = {_RANDOM_41[31:22], _RANDOM_42, _RANDOM_43[1:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_6_data_2 = {_RANDOM_43[31:2], _RANDOM_44[13:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_6_data_3 = {_RANDOM_44[31:14], _RANDOM_45[25:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_6_valid_0 = _RANDOM_45[26];	// @[TLB.scala:328:29]
        sectored_entries_0_6_valid_1 = _RANDOM_45[27];	// @[TLB.scala:328:29]
        sectored_entries_0_6_valid_2 = _RANDOM_45[28];	// @[TLB.scala:328:29]
        sectored_entries_0_6_valid_3 = _RANDOM_45[29];	// @[TLB.scala:328:29]
        sectored_entries_0_7_tag_vpn = _RANDOM_46[26:0];	// @[TLB.scala:328:29]
        sectored_entries_0_7_tag_v = _RANDOM_46[27];	// @[TLB.scala:328:29]
        sectored_entries_0_7_data_0 = {_RANDOM_46[31:28], _RANDOM_47, _RANDOM_48[7:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_7_data_1 = {_RANDOM_48[31:8], _RANDOM_49[19:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_7_data_2 = {_RANDOM_49[31:20], _RANDOM_50};	// @[TLB.scala:328:29]
        sectored_entries_0_7_data_3 = {_RANDOM_51, _RANDOM_52[11:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_7_valid_0 = _RANDOM_52[12];	// @[TLB.scala:328:29]
        sectored_entries_0_7_valid_1 = _RANDOM_52[13];	// @[TLB.scala:328:29]
        sectored_entries_0_7_valid_2 = _RANDOM_52[14];	// @[TLB.scala:328:29]
        sectored_entries_0_7_valid_3 = _RANDOM_52[15];	// @[TLB.scala:328:29]
        superpage_entries_0_level = _RANDOM_52[17:16];	// @[TLB.scala:328:29, :330:30]
        superpage_entries_0_tag_vpn = {_RANDOM_52[31:18], _RANDOM_53[12:0]};	// @[TLB.scala:328:29, :330:30]
        superpage_entries_0_tag_v = _RANDOM_53[13];	// @[TLB.scala:330:30]
        superpage_entries_0_data_0 = {_RANDOM_53[31:14], _RANDOM_54[25:0]};	// @[TLB.scala:330:30]
        superpage_entries_0_valid_0 = _RANDOM_54[26];	// @[TLB.scala:330:30]
        superpage_entries_1_level = _RANDOM_54[28:27];	// @[TLB.scala:330:30]
        superpage_entries_1_tag_vpn = {_RANDOM_54[31:29], _RANDOM_55[23:0]};	// @[TLB.scala:330:30]
        superpage_entries_1_tag_v = _RANDOM_55[24];	// @[TLB.scala:330:30]
        superpage_entries_1_data_0 = {_RANDOM_55[31:25], _RANDOM_56, _RANDOM_57[4:0]};	// @[TLB.scala:330:30]
        superpage_entries_1_valid_0 = _RANDOM_57[5];	// @[TLB.scala:330:30]
        superpage_entries_2_level = _RANDOM_57[7:6];	// @[TLB.scala:330:30]
        superpage_entries_2_tag_vpn = {_RANDOM_57[31:8], _RANDOM_58[2:0]};	// @[TLB.scala:330:30]
        superpage_entries_2_tag_v = _RANDOM_58[3];	// @[TLB.scala:330:30]
        superpage_entries_2_data_0 = {_RANDOM_58[31:4], _RANDOM_59[15:0]};	// @[TLB.scala:330:30]
        superpage_entries_2_valid_0 = _RANDOM_59[16];	// @[TLB.scala:330:30]
        superpage_entries_3_level = _RANDOM_59[18:17];	// @[TLB.scala:330:30]
        superpage_entries_3_tag_vpn = {_RANDOM_59[31:19], _RANDOM_60[13:0]};	// @[TLB.scala:330:30]
        superpage_entries_3_tag_v = _RANDOM_60[14];	// @[TLB.scala:330:30]
        superpage_entries_3_data_0 = {_RANDOM_60[31:15], _RANDOM_61[26:0]};	// @[TLB.scala:330:30]
        superpage_entries_3_valid_0 = _RANDOM_61[27];	// @[TLB.scala:330:30]
        special_entry_level = _RANDOM_61[29:28];	// @[TLB.scala:330:30, :335:56]
        special_entry_tag_vpn = {_RANDOM_61[31:30], _RANDOM_62[24:0]};	// @[TLB.scala:330:30, :335:56]
        special_entry_tag_v = _RANDOM_62[25];	// @[TLB.scala:335:56]
        special_entry_data_0 = {_RANDOM_62[31:26], _RANDOM_63, _RANDOM_64[5:0]};	// @[TLB.scala:335:56]
        special_entry_valid_0 = _RANDOM_64[6];	// @[TLB.scala:335:56]
        state = _RANDOM_64[8:7];	// @[TLB.scala:335:56, :341:22]
        r_refill_tag = {_RANDOM_64[31:9], _RANDOM_65[3:0]};	// @[TLB.scala:335:56, :343:25]
        r_superpage_repl_addr = _RANDOM_65[5:4];	// @[TLB.scala:343:25, :344:34]
        r_sectored_repl_addr = _RANDOM_65[8:6];	// @[TLB.scala:343:25, :345:33]
        r_sectored_hit_valid = _RANDOM_65[9];	// @[TLB.scala:343:25, :346:27]
        r_sectored_hit_bits = _RANDOM_65[12:10];	// @[TLB.scala:343:25, :346:27]
        r_vstage1_en = _RANDOM_65[16];	// @[TLB.scala:343:25, :348:25]
        r_stage2_en = _RANDOM_65[17];	// @[TLB.scala:343:25, :349:24]
        r_need_gpa = _RANDOM_65[18];	// @[TLB.scala:343:25, :350:23]
        state_vec_0 = {_RANDOM_67[31], _RANDOM_68[5:0]};	// @[Replacement.scala:305:17]
        state_reg_1 = _RANDOM_68[8:6];	// @[Replacement.scala:168:70, :305:17]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  OptimizationBarrier mpu_ppn_barrier (	// @[package.scala:259:25]
    .io_x_ppn      (special_entry_data_0[43:21]),	// @[TLB.scala:160:77, :335:56]
    .io_x_u        (special_entry_data_0[20]),	// @[TLB.scala:160:77, :335:56]
    .io_x_ae_ptw   (special_entry_data_0[18]),	// @[TLB.scala:160:77, :335:56]
    .io_x_ae_final (special_entry_data_0[17]),	// @[TLB.scala:160:77, :335:56]
    .io_x_pf       (special_entry_data_0[16]),	// @[TLB.scala:160:77, :335:56]
    .io_x_gf       (special_entry_data_0[15]),	// @[TLB.scala:160:77, :335:56]
    .io_x_sw       (special_entry_data_0[14]),	// @[TLB.scala:160:77, :335:56]
    .io_x_sx       (special_entry_data_0[13]),	// @[TLB.scala:160:77, :335:56]
    .io_x_sr       (special_entry_data_0[12]),	// @[TLB.scala:160:77, :335:56]
    .io_x_pw       (special_entry_data_0[8]),	// @[TLB.scala:160:77, :335:56]
    .io_x_px       (special_entry_data_0[7]),	// @[TLB.scala:160:77, :335:56]
    .io_x_pr       (special_entry_data_0[6]),	// @[TLB.scala:160:77, :335:56]
    .io_x_ppp      (special_entry_data_0[5]),	// @[TLB.scala:160:77, :335:56]
    .io_x_pal      (special_entry_data_0[4]),	// @[TLB.scala:160:77, :335:56]
    .io_x_paa      (special_entry_data_0[3]),	// @[TLB.scala:160:77, :335:56]
    .io_x_eff      (special_entry_data_0[2]),	// @[TLB.scala:160:77, :335:56]
    .io_x_c        (special_entry_data_0[1]),	// @[TLB.scala:160:77, :335:56]
    .io_y_ppn      (_mpu_ppn_barrier_io_y_ppn),
    .io_y_u        (_mpu_ppn_barrier_io_y_u),
    .io_y_ae_ptw   (_mpu_ppn_barrier_io_y_ae_ptw),
    .io_y_ae_final (_mpu_ppn_barrier_io_y_ae_final),
    .io_y_pf       (_mpu_ppn_barrier_io_y_pf),
    .io_y_gf       (_mpu_ppn_barrier_io_y_gf),
    .io_y_sw       (_mpu_ppn_barrier_io_y_sw),
    .io_y_sx       (_mpu_ppn_barrier_io_y_sx),
    .io_y_sr       (_mpu_ppn_barrier_io_y_sr),
    .io_y_pw       (_mpu_ppn_barrier_io_y_pw),
    .io_y_px       (_mpu_ppn_barrier_io_y_px),
    .io_y_pr       (_mpu_ppn_barrier_io_y_pr),
    .io_y_ppp      (_mpu_ppn_barrier_io_y_ppp),
    .io_y_pal      (_mpu_ppn_barrier_io_y_pal),
    .io_y_paa      (_mpu_ppn_barrier_io_y_paa),
    .io_y_eff      (_mpu_ppn_barrier_io_y_eff),
    .io_y_c        (_mpu_ppn_barrier_io_y_c)
  );
  OptimizationBarrier entries_barrier (	// @[package.scala:259:25]
    .io_x_ppn      (_entries_WIRE_1[43:21]),	// @[TLB.scala:160:77]
    .io_x_u        (_entries_WIRE_1[20]),	// @[TLB.scala:160:77]
    .io_x_ae_ptw   (_entries_WIRE_1[18]),	// @[TLB.scala:160:77]
    .io_x_ae_final (_entries_WIRE_1[17]),	// @[TLB.scala:160:77]
    .io_x_pf       (_entries_WIRE_1[16]),	// @[TLB.scala:160:77]
    .io_x_gf       (_entries_WIRE_1[15]),	// @[TLB.scala:160:77]
    .io_x_sw       (_entries_WIRE_1[14]),	// @[TLB.scala:160:77]
    .io_x_sx       (_entries_WIRE_1[13]),	// @[TLB.scala:160:77]
    .io_x_sr       (_entries_WIRE_1[12]),	// @[TLB.scala:160:77]
    .io_x_pw       (_entries_WIRE_1[8]),	// @[TLB.scala:160:77]
    .io_x_px       (_entries_WIRE_1[7]),	// @[TLB.scala:160:77]
    .io_x_pr       (_entries_WIRE_1[6]),	// @[TLB.scala:160:77]
    .io_x_ppp      (_entries_WIRE_1[5]),	// @[TLB.scala:160:77]
    .io_x_pal      (_entries_WIRE_1[4]),	// @[TLB.scala:160:77]
    .io_x_paa      (_entries_WIRE_1[3]),	// @[TLB.scala:160:77]
    .io_x_eff      (_entries_WIRE_1[2]),	// @[TLB.scala:160:77]
    .io_x_c        (_entries_WIRE_1[1]),	// @[TLB.scala:160:77]
    .io_y_ppn      (_entries_barrier_io_y_ppn),
    .io_y_u        (_entries_barrier_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_io_y_ae_final),
    .io_y_pf       (_entries_barrier_io_y_pf),
    .io_y_gf       (_entries_barrier_io_y_gf),
    .io_y_sw       (_entries_barrier_io_y_sw),
    .io_y_sx       (_entries_barrier_io_y_sx),
    .io_y_sr       (_entries_barrier_io_y_sr),
    .io_y_pw       (_entries_barrier_io_y_pw),
    .io_y_px       (_entries_barrier_io_y_px),
    .io_y_pr       (_entries_barrier_io_y_pr),
    .io_y_ppp      (_entries_barrier_io_y_ppp),
    .io_y_pal      (_entries_barrier_io_y_pal),
    .io_y_paa      (_entries_barrier_io_y_paa),
    .io_y_eff      (_entries_barrier_io_y_eff),
    .io_y_c        (_entries_barrier_io_y_c)
  );
  OptimizationBarrier entries_barrier_1 (	// @[package.scala:259:25]
    .io_x_ppn      (_entries_WIRE_3[43:21]),	// @[TLB.scala:160:77]
    .io_x_u        (_entries_WIRE_3[20]),	// @[TLB.scala:160:77]
    .io_x_ae_ptw   (_entries_WIRE_3[18]),	// @[TLB.scala:160:77]
    .io_x_ae_final (_entries_WIRE_3[17]),	// @[TLB.scala:160:77]
    .io_x_pf       (_entries_WIRE_3[16]),	// @[TLB.scala:160:77]
    .io_x_gf       (_entries_WIRE_3[15]),	// @[TLB.scala:160:77]
    .io_x_sw       (_entries_WIRE_3[14]),	// @[TLB.scala:160:77]
    .io_x_sx       (_entries_WIRE_3[13]),	// @[TLB.scala:160:77]
    .io_x_sr       (_entries_WIRE_3[12]),	// @[TLB.scala:160:77]
    .io_x_pw       (_entries_WIRE_3[8]),	// @[TLB.scala:160:77]
    .io_x_px       (_entries_WIRE_3[7]),	// @[TLB.scala:160:77]
    .io_x_pr       (_entries_WIRE_3[6]),	// @[TLB.scala:160:77]
    .io_x_ppp      (_entries_WIRE_3[5]),	// @[TLB.scala:160:77]
    .io_x_pal      (_entries_WIRE_3[4]),	// @[TLB.scala:160:77]
    .io_x_paa      (_entries_WIRE_3[3]),	// @[TLB.scala:160:77]
    .io_x_eff      (_entries_WIRE_3[2]),	// @[TLB.scala:160:77]
    .io_x_c        (_entries_WIRE_3[1]),	// @[TLB.scala:160:77]
    .io_y_ppn      (_entries_barrier_1_io_y_ppn),
    .io_y_u        (_entries_barrier_1_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_1_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_1_io_y_ae_final),
    .io_y_pf       (_entries_barrier_1_io_y_pf),
    .io_y_gf       (_entries_barrier_1_io_y_gf),
    .io_y_sw       (_entries_barrier_1_io_y_sw),
    .io_y_sx       (_entries_barrier_1_io_y_sx),
    .io_y_sr       (_entries_barrier_1_io_y_sr),
    .io_y_pw       (_entries_barrier_1_io_y_pw),
    .io_y_px       (_entries_barrier_1_io_y_px),
    .io_y_pr       (_entries_barrier_1_io_y_pr),
    .io_y_ppp      (_entries_barrier_1_io_y_ppp),
    .io_y_pal      (_entries_barrier_1_io_y_pal),
    .io_y_paa      (_entries_barrier_1_io_y_paa),
    .io_y_eff      (_entries_barrier_1_io_y_eff),
    .io_y_c        (_entries_barrier_1_io_y_c)
  );
  OptimizationBarrier entries_barrier_2 (	// @[package.scala:259:25]
    .io_x_ppn      (_entries_WIRE_5[43:21]),	// @[TLB.scala:160:77]
    .io_x_u        (_entries_WIRE_5[20]),	// @[TLB.scala:160:77]
    .io_x_ae_ptw   (_entries_WIRE_5[18]),	// @[TLB.scala:160:77]
    .io_x_ae_final (_entries_WIRE_5[17]),	// @[TLB.scala:160:77]
    .io_x_pf       (_entries_WIRE_5[16]),	// @[TLB.scala:160:77]
    .io_x_gf       (_entries_WIRE_5[15]),	// @[TLB.scala:160:77]
    .io_x_sw       (_entries_WIRE_5[14]),	// @[TLB.scala:160:77]
    .io_x_sx       (_entries_WIRE_5[13]),	// @[TLB.scala:160:77]
    .io_x_sr       (_entries_WIRE_5[12]),	// @[TLB.scala:160:77]
    .io_x_pw       (_entries_WIRE_5[8]),	// @[TLB.scala:160:77]
    .io_x_px       (_entries_WIRE_5[7]),	// @[TLB.scala:160:77]
    .io_x_pr       (_entries_WIRE_5[6]),	// @[TLB.scala:160:77]
    .io_x_ppp      (_entries_WIRE_5[5]),	// @[TLB.scala:160:77]
    .io_x_pal      (_entries_WIRE_5[4]),	// @[TLB.scala:160:77]
    .io_x_paa      (_entries_WIRE_5[3]),	// @[TLB.scala:160:77]
    .io_x_eff      (_entries_WIRE_5[2]),	// @[TLB.scala:160:77]
    .io_x_c        (_entries_WIRE_5[1]),	// @[TLB.scala:160:77]
    .io_y_ppn      (_entries_barrier_2_io_y_ppn),
    .io_y_u        (_entries_barrier_2_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_2_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_2_io_y_ae_final),
    .io_y_pf       (_entries_barrier_2_io_y_pf),
    .io_y_gf       (_entries_barrier_2_io_y_gf),
    .io_y_sw       (_entries_barrier_2_io_y_sw),
    .io_y_sx       (_entries_barrier_2_io_y_sx),
    .io_y_sr       (_entries_barrier_2_io_y_sr),
    .io_y_pw       (_entries_barrier_2_io_y_pw),
    .io_y_px       (_entries_barrier_2_io_y_px),
    .io_y_pr       (_entries_barrier_2_io_y_pr),
    .io_y_ppp      (_entries_barrier_2_io_y_ppp),
    .io_y_pal      (_entries_barrier_2_io_y_pal),
    .io_y_paa      (_entries_barrier_2_io_y_paa),
    .io_y_eff      (_entries_barrier_2_io_y_eff),
    .io_y_c        (_entries_barrier_2_io_y_c)
  );
  OptimizationBarrier entries_barrier_3 (	// @[package.scala:259:25]
    .io_x_ppn      (_entries_WIRE_7[43:21]),	// @[TLB.scala:160:77]
    .io_x_u        (_entries_WIRE_7[20]),	// @[TLB.scala:160:77]
    .io_x_ae_ptw   (_entries_WIRE_7[18]),	// @[TLB.scala:160:77]
    .io_x_ae_final (_entries_WIRE_7[17]),	// @[TLB.scala:160:77]
    .io_x_pf       (_entries_WIRE_7[16]),	// @[TLB.scala:160:77]
    .io_x_gf       (_entries_WIRE_7[15]),	// @[TLB.scala:160:77]
    .io_x_sw       (_entries_WIRE_7[14]),	// @[TLB.scala:160:77]
    .io_x_sx       (_entries_WIRE_7[13]),	// @[TLB.scala:160:77]
    .io_x_sr       (_entries_WIRE_7[12]),	// @[TLB.scala:160:77]
    .io_x_pw       (_entries_WIRE_7[8]),	// @[TLB.scala:160:77]
    .io_x_px       (_entries_WIRE_7[7]),	// @[TLB.scala:160:77]
    .io_x_pr       (_entries_WIRE_7[6]),	// @[TLB.scala:160:77]
    .io_x_ppp      (_entries_WIRE_7[5]),	// @[TLB.scala:160:77]
    .io_x_pal      (_entries_WIRE_7[4]),	// @[TLB.scala:160:77]
    .io_x_paa      (_entries_WIRE_7[3]),	// @[TLB.scala:160:77]
    .io_x_eff      (_entries_WIRE_7[2]),	// @[TLB.scala:160:77]
    .io_x_c        (_entries_WIRE_7[1]),	// @[TLB.scala:160:77]
    .io_y_ppn      (_entries_barrier_3_io_y_ppn),
    .io_y_u        (_entries_barrier_3_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_3_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_3_io_y_ae_final),
    .io_y_pf       (_entries_barrier_3_io_y_pf),
    .io_y_gf       (_entries_barrier_3_io_y_gf),
    .io_y_sw       (_entries_barrier_3_io_y_sw),
    .io_y_sx       (_entries_barrier_3_io_y_sx),
    .io_y_sr       (_entries_barrier_3_io_y_sr),
    .io_y_pw       (_entries_barrier_3_io_y_pw),
    .io_y_px       (_entries_barrier_3_io_y_px),
    .io_y_pr       (_entries_barrier_3_io_y_pr),
    .io_y_ppp      (_entries_barrier_3_io_y_ppp),
    .io_y_pal      (_entries_barrier_3_io_y_pal),
    .io_y_paa      (_entries_barrier_3_io_y_paa),
    .io_y_eff      (_entries_barrier_3_io_y_eff),
    .io_y_c        (_entries_barrier_3_io_y_c)
  );
  OptimizationBarrier entries_barrier_4 (	// @[package.scala:259:25]
    .io_x_ppn      (_entries_WIRE_9[43:21]),	// @[TLB.scala:160:77]
    .io_x_u        (_entries_WIRE_9[20]),	// @[TLB.scala:160:77]
    .io_x_ae_ptw   (_entries_WIRE_9[18]),	// @[TLB.scala:160:77]
    .io_x_ae_final (_entries_WIRE_9[17]),	// @[TLB.scala:160:77]
    .io_x_pf       (_entries_WIRE_9[16]),	// @[TLB.scala:160:77]
    .io_x_gf       (_entries_WIRE_9[15]),	// @[TLB.scala:160:77]
    .io_x_sw       (_entries_WIRE_9[14]),	// @[TLB.scala:160:77]
    .io_x_sx       (_entries_WIRE_9[13]),	// @[TLB.scala:160:77]
    .io_x_sr       (_entries_WIRE_9[12]),	// @[TLB.scala:160:77]
    .io_x_pw       (_entries_WIRE_9[8]),	// @[TLB.scala:160:77]
    .io_x_px       (_entries_WIRE_9[7]),	// @[TLB.scala:160:77]
    .io_x_pr       (_entries_WIRE_9[6]),	// @[TLB.scala:160:77]
    .io_x_ppp      (_entries_WIRE_9[5]),	// @[TLB.scala:160:77]
    .io_x_pal      (_entries_WIRE_9[4]),	// @[TLB.scala:160:77]
    .io_x_paa      (_entries_WIRE_9[3]),	// @[TLB.scala:160:77]
    .io_x_eff      (_entries_WIRE_9[2]),	// @[TLB.scala:160:77]
    .io_x_c        (_entries_WIRE_9[1]),	// @[TLB.scala:160:77]
    .io_y_ppn      (_entries_barrier_4_io_y_ppn),
    .io_y_u        (_entries_barrier_4_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_4_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_4_io_y_ae_final),
    .io_y_pf       (_entries_barrier_4_io_y_pf),
    .io_y_gf       (_entries_barrier_4_io_y_gf),
    .io_y_sw       (_entries_barrier_4_io_y_sw),
    .io_y_sx       (_entries_barrier_4_io_y_sx),
    .io_y_sr       (_entries_barrier_4_io_y_sr),
    .io_y_pw       (_entries_barrier_4_io_y_pw),
    .io_y_px       (_entries_barrier_4_io_y_px),
    .io_y_pr       (_entries_barrier_4_io_y_pr),
    .io_y_ppp      (_entries_barrier_4_io_y_ppp),
    .io_y_pal      (_entries_barrier_4_io_y_pal),
    .io_y_paa      (_entries_barrier_4_io_y_paa),
    .io_y_eff      (_entries_barrier_4_io_y_eff),
    .io_y_c        (_entries_barrier_4_io_y_c)
  );
  OptimizationBarrier entries_barrier_5 (	// @[package.scala:259:25]
    .io_x_ppn      (_entries_WIRE_11[43:21]),	// @[TLB.scala:160:77]
    .io_x_u        (_entries_WIRE_11[20]),	// @[TLB.scala:160:77]
    .io_x_ae_ptw   (_entries_WIRE_11[18]),	// @[TLB.scala:160:77]
    .io_x_ae_final (_entries_WIRE_11[17]),	// @[TLB.scala:160:77]
    .io_x_pf       (_entries_WIRE_11[16]),	// @[TLB.scala:160:77]
    .io_x_gf       (_entries_WIRE_11[15]),	// @[TLB.scala:160:77]
    .io_x_sw       (_entries_WIRE_11[14]),	// @[TLB.scala:160:77]
    .io_x_sx       (_entries_WIRE_11[13]),	// @[TLB.scala:160:77]
    .io_x_sr       (_entries_WIRE_11[12]),	// @[TLB.scala:160:77]
    .io_x_pw       (_entries_WIRE_11[8]),	// @[TLB.scala:160:77]
    .io_x_px       (_entries_WIRE_11[7]),	// @[TLB.scala:160:77]
    .io_x_pr       (_entries_WIRE_11[6]),	// @[TLB.scala:160:77]
    .io_x_ppp      (_entries_WIRE_11[5]),	// @[TLB.scala:160:77]
    .io_x_pal      (_entries_WIRE_11[4]),	// @[TLB.scala:160:77]
    .io_x_paa      (_entries_WIRE_11[3]),	// @[TLB.scala:160:77]
    .io_x_eff      (_entries_WIRE_11[2]),	// @[TLB.scala:160:77]
    .io_x_c        (_entries_WIRE_11[1]),	// @[TLB.scala:160:77]
    .io_y_ppn      (_entries_barrier_5_io_y_ppn),
    .io_y_u        (_entries_barrier_5_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_5_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_5_io_y_ae_final),
    .io_y_pf       (_entries_barrier_5_io_y_pf),
    .io_y_gf       (_entries_barrier_5_io_y_gf),
    .io_y_sw       (_entries_barrier_5_io_y_sw),
    .io_y_sx       (_entries_barrier_5_io_y_sx),
    .io_y_sr       (_entries_barrier_5_io_y_sr),
    .io_y_pw       (_entries_barrier_5_io_y_pw),
    .io_y_px       (_entries_barrier_5_io_y_px),
    .io_y_pr       (_entries_barrier_5_io_y_pr),
    .io_y_ppp      (_entries_barrier_5_io_y_ppp),
    .io_y_pal      (_entries_barrier_5_io_y_pal),
    .io_y_paa      (_entries_barrier_5_io_y_paa),
    .io_y_eff      (_entries_barrier_5_io_y_eff),
    .io_y_c        (_entries_barrier_5_io_y_c)
  );
  OptimizationBarrier entries_barrier_6 (	// @[package.scala:259:25]
    .io_x_ppn      (_entries_WIRE_13[43:21]),	// @[TLB.scala:160:77]
    .io_x_u        (_entries_WIRE_13[20]),	// @[TLB.scala:160:77]
    .io_x_ae_ptw   (_entries_WIRE_13[18]),	// @[TLB.scala:160:77]
    .io_x_ae_final (_entries_WIRE_13[17]),	// @[TLB.scala:160:77]
    .io_x_pf       (_entries_WIRE_13[16]),	// @[TLB.scala:160:77]
    .io_x_gf       (_entries_WIRE_13[15]),	// @[TLB.scala:160:77]
    .io_x_sw       (_entries_WIRE_13[14]),	// @[TLB.scala:160:77]
    .io_x_sx       (_entries_WIRE_13[13]),	// @[TLB.scala:160:77]
    .io_x_sr       (_entries_WIRE_13[12]),	// @[TLB.scala:160:77]
    .io_x_pw       (_entries_WIRE_13[8]),	// @[TLB.scala:160:77]
    .io_x_px       (_entries_WIRE_13[7]),	// @[TLB.scala:160:77]
    .io_x_pr       (_entries_WIRE_13[6]),	// @[TLB.scala:160:77]
    .io_x_ppp      (_entries_WIRE_13[5]),	// @[TLB.scala:160:77]
    .io_x_pal      (_entries_WIRE_13[4]),	// @[TLB.scala:160:77]
    .io_x_paa      (_entries_WIRE_13[3]),	// @[TLB.scala:160:77]
    .io_x_eff      (_entries_WIRE_13[2]),	// @[TLB.scala:160:77]
    .io_x_c        (_entries_WIRE_13[1]),	// @[TLB.scala:160:77]
    .io_y_ppn      (_entries_barrier_6_io_y_ppn),
    .io_y_u        (_entries_barrier_6_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_6_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_6_io_y_ae_final),
    .io_y_pf       (_entries_barrier_6_io_y_pf),
    .io_y_gf       (_entries_barrier_6_io_y_gf),
    .io_y_sw       (_entries_barrier_6_io_y_sw),
    .io_y_sx       (_entries_barrier_6_io_y_sx),
    .io_y_sr       (_entries_barrier_6_io_y_sr),
    .io_y_pw       (_entries_barrier_6_io_y_pw),
    .io_y_px       (_entries_barrier_6_io_y_px),
    .io_y_pr       (_entries_barrier_6_io_y_pr),
    .io_y_ppp      (_entries_barrier_6_io_y_ppp),
    .io_y_pal      (_entries_barrier_6_io_y_pal),
    .io_y_paa      (_entries_barrier_6_io_y_paa),
    .io_y_eff      (_entries_barrier_6_io_y_eff),
    .io_y_c        (_entries_barrier_6_io_y_c)
  );
  OptimizationBarrier entries_barrier_7 (	// @[package.scala:259:25]
    .io_x_ppn      (_entries_WIRE_15[43:21]),	// @[TLB.scala:160:77]
    .io_x_u        (_entries_WIRE_15[20]),	// @[TLB.scala:160:77]
    .io_x_ae_ptw   (_entries_WIRE_15[18]),	// @[TLB.scala:160:77]
    .io_x_ae_final (_entries_WIRE_15[17]),	// @[TLB.scala:160:77]
    .io_x_pf       (_entries_WIRE_15[16]),	// @[TLB.scala:160:77]
    .io_x_gf       (_entries_WIRE_15[15]),	// @[TLB.scala:160:77]
    .io_x_sw       (_entries_WIRE_15[14]),	// @[TLB.scala:160:77]
    .io_x_sx       (_entries_WIRE_15[13]),	// @[TLB.scala:160:77]
    .io_x_sr       (_entries_WIRE_15[12]),	// @[TLB.scala:160:77]
    .io_x_pw       (_entries_WIRE_15[8]),	// @[TLB.scala:160:77]
    .io_x_px       (_entries_WIRE_15[7]),	// @[TLB.scala:160:77]
    .io_x_pr       (_entries_WIRE_15[6]),	// @[TLB.scala:160:77]
    .io_x_ppp      (_entries_WIRE_15[5]),	// @[TLB.scala:160:77]
    .io_x_pal      (_entries_WIRE_15[4]),	// @[TLB.scala:160:77]
    .io_x_paa      (_entries_WIRE_15[3]),	// @[TLB.scala:160:77]
    .io_x_eff      (_entries_WIRE_15[2]),	// @[TLB.scala:160:77]
    .io_x_c        (_entries_WIRE_15[1]),	// @[TLB.scala:160:77]
    .io_y_ppn      (_entries_barrier_7_io_y_ppn),
    .io_y_u        (_entries_barrier_7_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_7_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_7_io_y_ae_final),
    .io_y_pf       (_entries_barrier_7_io_y_pf),
    .io_y_gf       (_entries_barrier_7_io_y_gf),
    .io_y_sw       (_entries_barrier_7_io_y_sw),
    .io_y_sx       (_entries_barrier_7_io_y_sx),
    .io_y_sr       (_entries_barrier_7_io_y_sr),
    .io_y_pw       (_entries_barrier_7_io_y_pw),
    .io_y_px       (_entries_barrier_7_io_y_px),
    .io_y_pr       (_entries_barrier_7_io_y_pr),
    .io_y_ppp      (_entries_barrier_7_io_y_ppp),
    .io_y_pal      (_entries_barrier_7_io_y_pal),
    .io_y_paa      (_entries_barrier_7_io_y_paa),
    .io_y_eff      (_entries_barrier_7_io_y_eff),
    .io_y_c        (_entries_barrier_7_io_y_c)
  );
  OptimizationBarrier entries_barrier_8 (	// @[package.scala:259:25]
    .io_x_ppn      (superpage_entries_0_data_0[43:21]),	// @[TLB.scala:160:77, :330:30]
    .io_x_u        (superpage_entries_0_data_0[20]),	// @[TLB.scala:160:77, :330:30]
    .io_x_ae_ptw   (superpage_entries_0_data_0[18]),	// @[TLB.scala:160:77, :330:30]
    .io_x_ae_final (superpage_entries_0_data_0[17]),	// @[TLB.scala:160:77, :330:30]
    .io_x_pf       (superpage_entries_0_data_0[16]),	// @[TLB.scala:160:77, :330:30]
    .io_x_gf       (superpage_entries_0_data_0[15]),	// @[TLB.scala:160:77, :330:30]
    .io_x_sw       (superpage_entries_0_data_0[14]),	// @[TLB.scala:160:77, :330:30]
    .io_x_sx       (superpage_entries_0_data_0[13]),	// @[TLB.scala:160:77, :330:30]
    .io_x_sr       (superpage_entries_0_data_0[12]),	// @[TLB.scala:160:77, :330:30]
    .io_x_pw       (superpage_entries_0_data_0[8]),	// @[TLB.scala:160:77, :330:30]
    .io_x_px       (superpage_entries_0_data_0[7]),	// @[TLB.scala:160:77, :330:30]
    .io_x_pr       (superpage_entries_0_data_0[6]),	// @[TLB.scala:160:77, :330:30]
    .io_x_ppp      (superpage_entries_0_data_0[5]),	// @[TLB.scala:160:77, :330:30]
    .io_x_pal      (superpage_entries_0_data_0[4]),	// @[TLB.scala:160:77, :330:30]
    .io_x_paa      (superpage_entries_0_data_0[3]),	// @[TLB.scala:160:77, :330:30]
    .io_x_eff      (superpage_entries_0_data_0[2]),	// @[TLB.scala:160:77, :330:30]
    .io_x_c        (superpage_entries_0_data_0[1]),	// @[TLB.scala:160:77, :330:30]
    .io_y_ppn      (_entries_barrier_8_io_y_ppn),
    .io_y_u        (_entries_barrier_8_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_8_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_8_io_y_ae_final),
    .io_y_pf       (_entries_barrier_8_io_y_pf),
    .io_y_gf       (_entries_barrier_8_io_y_gf),
    .io_y_sw       (_entries_barrier_8_io_y_sw),
    .io_y_sx       (_entries_barrier_8_io_y_sx),
    .io_y_sr       (_entries_barrier_8_io_y_sr),
    .io_y_pw       (_entries_barrier_8_io_y_pw),
    .io_y_px       (_entries_barrier_8_io_y_px),
    .io_y_pr       (_entries_barrier_8_io_y_pr),
    .io_y_ppp      (_entries_barrier_8_io_y_ppp),
    .io_y_pal      (_entries_barrier_8_io_y_pal),
    .io_y_paa      (_entries_barrier_8_io_y_paa),
    .io_y_eff      (_entries_barrier_8_io_y_eff),
    .io_y_c        (_entries_barrier_8_io_y_c)
  );
  OptimizationBarrier entries_barrier_9 (	// @[package.scala:259:25]
    .io_x_ppn      (superpage_entries_1_data_0[43:21]),	// @[TLB.scala:160:77, :330:30]
    .io_x_u        (superpage_entries_1_data_0[20]),	// @[TLB.scala:160:77, :330:30]
    .io_x_ae_ptw   (superpage_entries_1_data_0[18]),	// @[TLB.scala:160:77, :330:30]
    .io_x_ae_final (superpage_entries_1_data_0[17]),	// @[TLB.scala:160:77, :330:30]
    .io_x_pf       (superpage_entries_1_data_0[16]),	// @[TLB.scala:160:77, :330:30]
    .io_x_gf       (superpage_entries_1_data_0[15]),	// @[TLB.scala:160:77, :330:30]
    .io_x_sw       (superpage_entries_1_data_0[14]),	// @[TLB.scala:160:77, :330:30]
    .io_x_sx       (superpage_entries_1_data_0[13]),	// @[TLB.scala:160:77, :330:30]
    .io_x_sr       (superpage_entries_1_data_0[12]),	// @[TLB.scala:160:77, :330:30]
    .io_x_pw       (superpage_entries_1_data_0[8]),	// @[TLB.scala:160:77, :330:30]
    .io_x_px       (superpage_entries_1_data_0[7]),	// @[TLB.scala:160:77, :330:30]
    .io_x_pr       (superpage_entries_1_data_0[6]),	// @[TLB.scala:160:77, :330:30]
    .io_x_ppp      (superpage_entries_1_data_0[5]),	// @[TLB.scala:160:77, :330:30]
    .io_x_pal      (superpage_entries_1_data_0[4]),	// @[TLB.scala:160:77, :330:30]
    .io_x_paa      (superpage_entries_1_data_0[3]),	// @[TLB.scala:160:77, :330:30]
    .io_x_eff      (superpage_entries_1_data_0[2]),	// @[TLB.scala:160:77, :330:30]
    .io_x_c        (superpage_entries_1_data_0[1]),	// @[TLB.scala:160:77, :330:30]
    .io_y_ppn      (_entries_barrier_9_io_y_ppn),
    .io_y_u        (_entries_barrier_9_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_9_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_9_io_y_ae_final),
    .io_y_pf       (_entries_barrier_9_io_y_pf),
    .io_y_gf       (_entries_barrier_9_io_y_gf),
    .io_y_sw       (_entries_barrier_9_io_y_sw),
    .io_y_sx       (_entries_barrier_9_io_y_sx),
    .io_y_sr       (_entries_barrier_9_io_y_sr),
    .io_y_pw       (_entries_barrier_9_io_y_pw),
    .io_y_px       (_entries_barrier_9_io_y_px),
    .io_y_pr       (_entries_barrier_9_io_y_pr),
    .io_y_ppp      (_entries_barrier_9_io_y_ppp),
    .io_y_pal      (_entries_barrier_9_io_y_pal),
    .io_y_paa      (_entries_barrier_9_io_y_paa),
    .io_y_eff      (_entries_barrier_9_io_y_eff),
    .io_y_c        (_entries_barrier_9_io_y_c)
  );
  OptimizationBarrier entries_barrier_10 (	// @[package.scala:259:25]
    .io_x_ppn      (superpage_entries_2_data_0[43:21]),	// @[TLB.scala:160:77, :330:30]
    .io_x_u        (superpage_entries_2_data_0[20]),	// @[TLB.scala:160:77, :330:30]
    .io_x_ae_ptw   (superpage_entries_2_data_0[18]),	// @[TLB.scala:160:77, :330:30]
    .io_x_ae_final (superpage_entries_2_data_0[17]),	// @[TLB.scala:160:77, :330:30]
    .io_x_pf       (superpage_entries_2_data_0[16]),	// @[TLB.scala:160:77, :330:30]
    .io_x_gf       (superpage_entries_2_data_0[15]),	// @[TLB.scala:160:77, :330:30]
    .io_x_sw       (superpage_entries_2_data_0[14]),	// @[TLB.scala:160:77, :330:30]
    .io_x_sx       (superpage_entries_2_data_0[13]),	// @[TLB.scala:160:77, :330:30]
    .io_x_sr       (superpage_entries_2_data_0[12]),	// @[TLB.scala:160:77, :330:30]
    .io_x_pw       (superpage_entries_2_data_0[8]),	// @[TLB.scala:160:77, :330:30]
    .io_x_px       (superpage_entries_2_data_0[7]),	// @[TLB.scala:160:77, :330:30]
    .io_x_pr       (superpage_entries_2_data_0[6]),	// @[TLB.scala:160:77, :330:30]
    .io_x_ppp      (superpage_entries_2_data_0[5]),	// @[TLB.scala:160:77, :330:30]
    .io_x_pal      (superpage_entries_2_data_0[4]),	// @[TLB.scala:160:77, :330:30]
    .io_x_paa      (superpage_entries_2_data_0[3]),	// @[TLB.scala:160:77, :330:30]
    .io_x_eff      (superpage_entries_2_data_0[2]),	// @[TLB.scala:160:77, :330:30]
    .io_x_c        (superpage_entries_2_data_0[1]),	// @[TLB.scala:160:77, :330:30]
    .io_y_ppn      (_entries_barrier_10_io_y_ppn),
    .io_y_u        (_entries_barrier_10_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_10_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_10_io_y_ae_final),
    .io_y_pf       (_entries_barrier_10_io_y_pf),
    .io_y_gf       (_entries_barrier_10_io_y_gf),
    .io_y_sw       (_entries_barrier_10_io_y_sw),
    .io_y_sx       (_entries_barrier_10_io_y_sx),
    .io_y_sr       (_entries_barrier_10_io_y_sr),
    .io_y_pw       (_entries_barrier_10_io_y_pw),
    .io_y_px       (_entries_barrier_10_io_y_px),
    .io_y_pr       (_entries_barrier_10_io_y_pr),
    .io_y_ppp      (_entries_barrier_10_io_y_ppp),
    .io_y_pal      (_entries_barrier_10_io_y_pal),
    .io_y_paa      (_entries_barrier_10_io_y_paa),
    .io_y_eff      (_entries_barrier_10_io_y_eff),
    .io_y_c        (_entries_barrier_10_io_y_c)
  );
  OptimizationBarrier entries_barrier_11 (	// @[package.scala:259:25]
    .io_x_ppn      (superpage_entries_3_data_0[43:21]),	// @[TLB.scala:160:77, :330:30]
    .io_x_u        (superpage_entries_3_data_0[20]),	// @[TLB.scala:160:77, :330:30]
    .io_x_ae_ptw   (superpage_entries_3_data_0[18]),	// @[TLB.scala:160:77, :330:30]
    .io_x_ae_final (superpage_entries_3_data_0[17]),	// @[TLB.scala:160:77, :330:30]
    .io_x_pf       (superpage_entries_3_data_0[16]),	// @[TLB.scala:160:77, :330:30]
    .io_x_gf       (superpage_entries_3_data_0[15]),	// @[TLB.scala:160:77, :330:30]
    .io_x_sw       (superpage_entries_3_data_0[14]),	// @[TLB.scala:160:77, :330:30]
    .io_x_sx       (superpage_entries_3_data_0[13]),	// @[TLB.scala:160:77, :330:30]
    .io_x_sr       (superpage_entries_3_data_0[12]),	// @[TLB.scala:160:77, :330:30]
    .io_x_pw       (superpage_entries_3_data_0[8]),	// @[TLB.scala:160:77, :330:30]
    .io_x_px       (superpage_entries_3_data_0[7]),	// @[TLB.scala:160:77, :330:30]
    .io_x_pr       (superpage_entries_3_data_0[6]),	// @[TLB.scala:160:77, :330:30]
    .io_x_ppp      (superpage_entries_3_data_0[5]),	// @[TLB.scala:160:77, :330:30]
    .io_x_pal      (superpage_entries_3_data_0[4]),	// @[TLB.scala:160:77, :330:30]
    .io_x_paa      (superpage_entries_3_data_0[3]),	// @[TLB.scala:160:77, :330:30]
    .io_x_eff      (superpage_entries_3_data_0[2]),	// @[TLB.scala:160:77, :330:30]
    .io_x_c        (superpage_entries_3_data_0[1]),	// @[TLB.scala:160:77, :330:30]
    .io_y_ppn      (_entries_barrier_11_io_y_ppn),
    .io_y_u        (_entries_barrier_11_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_11_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_11_io_y_ae_final),
    .io_y_pf       (_entries_barrier_11_io_y_pf),
    .io_y_gf       (_entries_barrier_11_io_y_gf),
    .io_y_sw       (_entries_barrier_11_io_y_sw),
    .io_y_sx       (_entries_barrier_11_io_y_sx),
    .io_y_sr       (_entries_barrier_11_io_y_sr),
    .io_y_pw       (_entries_barrier_11_io_y_pw),
    .io_y_px       (_entries_barrier_11_io_y_px),
    .io_y_pr       (_entries_barrier_11_io_y_pr),
    .io_y_ppp      (_entries_barrier_11_io_y_ppp),
    .io_y_pal      (_entries_barrier_11_io_y_pal),
    .io_y_paa      (_entries_barrier_11_io_y_paa),
    .io_y_eff      (_entries_barrier_11_io_y_eff),
    .io_y_c        (_entries_barrier_11_io_y_c)
  );
  OptimizationBarrier entries_barrier_12 (	// @[package.scala:259:25]
    .io_x_ppn      (special_entry_data_0[43:21]),	// @[TLB.scala:160:77, :335:56]
    .io_x_u        (special_entry_data_0[20]),	// @[TLB.scala:160:77, :335:56]
    .io_x_ae_ptw   (special_entry_data_0[18]),	// @[TLB.scala:160:77, :335:56]
    .io_x_ae_final (special_entry_data_0[17]),	// @[TLB.scala:160:77, :335:56]
    .io_x_pf       (special_entry_data_0[16]),	// @[TLB.scala:160:77, :335:56]
    .io_x_gf       (special_entry_data_0[15]),	// @[TLB.scala:160:77, :335:56]
    .io_x_sw       (special_entry_data_0[14]),	// @[TLB.scala:160:77, :335:56]
    .io_x_sx       (special_entry_data_0[13]),	// @[TLB.scala:160:77, :335:56]
    .io_x_sr       (special_entry_data_0[12]),	// @[TLB.scala:160:77, :335:56]
    .io_x_pw       (special_entry_data_0[8]),	// @[TLB.scala:160:77, :335:56]
    .io_x_px       (special_entry_data_0[7]),	// @[TLB.scala:160:77, :335:56]
    .io_x_pr       (special_entry_data_0[6]),	// @[TLB.scala:160:77, :335:56]
    .io_x_ppp      (special_entry_data_0[5]),	// @[TLB.scala:160:77, :335:56]
    .io_x_pal      (special_entry_data_0[4]),	// @[TLB.scala:160:77, :335:56]
    .io_x_paa      (special_entry_data_0[3]),	// @[TLB.scala:160:77, :335:56]
    .io_x_eff      (special_entry_data_0[2]),	// @[TLB.scala:160:77, :335:56]
    .io_x_c        (special_entry_data_0[1]),	// @[TLB.scala:160:77, :335:56]
    .io_y_ppn      (_entries_barrier_12_io_y_ppn),
    .io_y_u        (_entries_barrier_12_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_12_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_12_io_y_ae_final),
    .io_y_pf       (_entries_barrier_12_io_y_pf),
    .io_y_gf       (_entries_barrier_12_io_y_gf),
    .io_y_sw       (_entries_barrier_12_io_y_sw),
    .io_y_sx       (_entries_barrier_12_io_y_sx),
    .io_y_sr       (_entries_barrier_12_io_y_sr),
    .io_y_pw       (_entries_barrier_12_io_y_pw),
    .io_y_px       (_entries_barrier_12_io_y_px),
    .io_y_pr       (_entries_barrier_12_io_y_pr),
    .io_y_ppp      (_entries_barrier_12_io_y_ppp),
    .io_y_pal      (_entries_barrier_12_io_y_pal),
    .io_y_paa      (_entries_barrier_12_io_y_paa),
    .io_y_eff      (_entries_barrier_12_io_y_eff),
    .io_y_c        (_entries_barrier_12_io_y_c)
  );
  assign io_resp_miss = io_ptw_resp_valid | tlb_miss | multipleHits;	// @[Misc.scala:182:49, TLB.scala:604:64, :642:64]
  assign io_resp_paddr = {(hitsVec_0 ? _entries_barrier_io_y_ppn : 23'h0) | (hitsVec_1 ? _entries_barrier_1_io_y_ppn : 23'h0) | (hitsVec_2 ? _entries_barrier_2_io_y_ppn : 23'h0) | (hitsVec_3 ? _entries_barrier_3_io_y_ppn : 23'h0) | (hitsVec_4 ? _entries_barrier_4_io_y_ppn : 23'h0) | (hitsVec_5 ? _entries_barrier_5_io_y_ppn : 23'h0) | (hitsVec_6 ? _entries_barrier_6_io_y_ppn : 23'h0) | (hitsVec_7 ? _entries_barrier_7_io_y_ppn : 23'h0) | (hitsVec_8 ? {_entries_barrier_8_io_y_ppn[22:18], (superpage_hits_ignore_1 ? io_req_bits_vaddr[29:21] : 9'h0) | _entries_barrier_8_io_y_ppn[17:9], io_req_bits_vaddr[20:12] | _entries_barrier_8_io_y_ppn[8:0]} : 23'h0) | (hitsVec_9 ? {_entries_barrier_9_io_y_ppn[22:18], (superpage_hits_ignore_4 ? io_req_bits_vaddr[29:21] : 9'h0) | _entries_barrier_9_io_y_ppn[17:9], io_req_bits_vaddr[20:12] | _entries_barrier_9_io_y_ppn[8:0]} : 23'h0) | (hitsVec_10 ? {_entries_barrier_10_io_y_ppn[22:18], (superpage_hits_ignore_7 ? io_req_bits_vaddr[29:21] : 9'h0) | _entries_barrier_10_io_y_ppn[17:9], io_req_bits_vaddr[20:12] | _entries_barrier_10_io_y_ppn[8:0]} : 23'h0) | (hitsVec_11 ? {_entries_barrier_11_io_y_ppn[22:18], (superpage_hits_ignore_10 ? io_req_bits_vaddr[29:21] : 9'h0) | _entries_barrier_11_io_y_ppn[17:9], io_req_bits_vaddr[20:12] | _entries_barrier_11_io_y_ppn[8:0]} : 23'h0) | (hitsVec_12 ? {_entries_barrier_12_io_y_ppn[22:18], _GEN | _entries_barrier_12_io_y_ppn[17:9], _GEN_0 | _entries_barrier_12_io_y_ppn[8:0]} : 23'h0) | (_vm_enabled_T_1 ? 23'h0 : io_req_bits_vaddr[34:12]), io_req_bits_vaddr[11:0]};	// @[Cat.scala:33:92, Mux.scala:27:73, TLB.scala:172:28, :173:79, :185:26, :188:{28,47}, :324:30, :388:45, :403:52, :432:44, :493:125, package.scala:259:25]
  assign io_resp_pf_inst =
    bad_va
    | (|((~((io_req_bits_prv[0] ? ~{_entries_barrier_12_io_y_u, _entries_barrier_11_io_y_u, _entries_barrier_10_io_y_u, _entries_barrier_9_io_y_u, _entries_barrier_8_io_y_u, _entries_barrier_7_io_y_u, _entries_barrier_6_io_y_u, _entries_barrier_5_io_y_u, _entries_barrier_4_io_y_u, _entries_barrier_3_io_y_u, _entries_barrier_2_io_y_u, _entries_barrier_1_io_y_u, _entries_barrier_io_y_u} : {_entries_barrier_12_io_y_u, _entries_barrier_11_io_y_u, _entries_barrier_10_io_y_u, _entries_barrier_9_io_y_u, _entries_barrier_8_io_y_u, _entries_barrier_7_io_y_u, _entries_barrier_6_io_y_u, _entries_barrier_5_io_y_u, _entries_barrier_4_io_y_u, _entries_barrier_3_io_y_u, _entries_barrier_2_io_y_u, _entries_barrier_1_io_y_u, _entries_barrier_io_y_u}) & {_entries_barrier_12_io_y_sx, _entries_barrier_11_io_y_sx, _entries_barrier_10_io_y_sx, _entries_barrier_9_io_y_sx, _entries_barrier_8_io_y_sx, _entries_barrier_7_io_y_sx, _entries_barrier_6_io_y_sx, _entries_barrier_5_io_y_sx, _entries_barrier_4_io_y_sx, _entries_barrier_3_io_y_sx, _entries_barrier_2_io_y_sx, _entries_barrier_1_io_y_sx, _entries_barrier_io_y_sx}) & {~_entries_barrier_12_io_y_ae_ptw, ~_entries_barrier_11_io_y_ae_ptw, ~_entries_barrier_10_io_y_ae_ptw, ~_entries_barrier_9_io_y_ae_ptw, ~_entries_barrier_8_io_y_ae_ptw, ~_entries_barrier_7_io_y_ae_ptw, ~_entries_barrier_6_io_y_ae_ptw, ~_entries_barrier_5_io_y_ae_ptw, ~_entries_barrier_4_io_y_ae_ptw, ~_entries_barrier_3_io_y_ae_ptw, ~_entries_barrier_2_io_y_ae_ptw, ~_entries_barrier_1_io_y_ae_ptw, ~_entries_barrier_io_y_ae_ptw} | {_entries_barrier_12_io_y_pf, _entries_barrier_11_io_y_pf, _entries_barrier_10_io_y_pf, _entries_barrier_9_io_y_pf, _entries_barrier_8_io_y_pf, _entries_barrier_7_io_y_pf, _entries_barrier_6_io_y_pf, _entries_barrier_5_io_y_pf, _entries_barrier_4_io_y_pf, _entries_barrier_3_io_y_pf, _entries_barrier_2_io_y_pf, _entries_barrier_1_io_y_pf, _entries_barrier_io_y_pf})
         & {~_entries_barrier_12_io_y_gf, ~_entries_barrier_11_io_y_gf, ~_entries_barrier_10_io_y_gf, ~_entries_barrier_9_io_y_gf, ~_entries_barrier_8_io_y_gf, ~_entries_barrier_7_io_y_gf, ~_entries_barrier_6_io_y_gf, ~_entries_barrier_5_io_y_gf, ~_entries_barrier_4_io_y_gf, ~_entries_barrier_3_io_y_gf, ~_entries_barrier_2_io_y_gf, ~_entries_barrier_1_io_y_gf, ~_entries_barrier_io_y_gf} & {hitsVec_12, hitsVec_11, hitsVec_10, hitsVec_9, hitsVec_8, hitsVec_7, hitsVec_6, hitsVec_5, hitsVec_4, hitsVec_3, hitsVec_2, hitsVec_1, hitsVec_0}));	// @[Cat.scala:33:92, TLB.scala:359:20, :432:44, :507:{22,31}, :513:40, :559:34, :588:{73,106}, :590:{25,34,51}, :626:{29,47,55}, package.scala:259:25]
  assign io_resp_ae_inst = |(~({{2{newEntry_px}}, _entries_barrier_11_io_y_px, _entries_barrier_10_io_y_px, _entries_barrier_9_io_y_px, _entries_barrier_8_io_y_px, _entries_barrier_7_io_y_px, _entries_barrier_6_io_y_px, _entries_barrier_5_io_y_px, _entries_barrier_4_io_y_px, _entries_barrier_3_io_y_px, _entries_barrier_2_io_y_px, _entries_barrier_1_io_y_px, _entries_barrier_io_y_px} & {1'h1, ~(_entries_barrier_12_io_y_ae_ptw | _entries_barrier_12_io_y_ae_final), ~(_entries_barrier_11_io_y_ae_ptw | _entries_barrier_11_io_y_ae_final), ~(_entries_barrier_10_io_y_ae_ptw | _entries_barrier_10_io_y_ae_final), ~(_entries_barrier_9_io_y_ae_ptw | _entries_barrier_9_io_y_ae_final), ~(_entries_barrier_8_io_y_ae_ptw | _entries_barrier_8_io_y_ae_final), ~(_entries_barrier_7_io_y_ae_ptw | _entries_barrier_7_io_y_ae_final), ~(_entries_barrier_6_io_y_ae_ptw | _entries_barrier_6_io_y_ae_final), ~(_entries_barrier_5_io_y_ae_ptw | _entries_barrier_5_io_y_ae_final), ~(_entries_barrier_4_io_y_ae_ptw | _entries_barrier_4_io_y_ae_final), ~(_entries_barrier_3_io_y_ae_ptw | _entries_barrier_3_io_y_ae_final), ~(_entries_barrier_2_io_y_ae_ptw | _entries_barrier_2_io_y_ae_final), ~(_entries_barrier_1_io_y_ae_ptw | _entries_barrier_1_io_y_ae_final), ~(_entries_barrier_io_y_ae_ptw | _entries_barrier_io_y_ae_final)}) & hits);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Consts.scala:85:68, TLB.scala:426:40, :520:104, :524:{87,89}, :634:{23,33,41}, package.scala:259:25]
  assign io_resp_cacheable = |({{2{newEntry_c}}, _entries_barrier_11_io_y_c, _entries_barrier_10_io_y_c, _entries_barrier_9_io_y_c, _entries_barrier_8_io_y_c, _entries_barrier_7_io_y_c, _entries_barrier_6_io_y_c, _entries_barrier_5_io_y_c, _entries_barrier_4_io_y_c, _entries_barrier_3_io_y_c, _entries_barrier_2_io_y_c, _entries_barrier_1_io_y_c, _entries_barrier_io_y_c} & hits);	// @[Bitwise.scala:77:12, Cat.scala:33:92, TLB.scala:415:19, :639:{33,41}, package.scala:259:25]
  assign io_ptw_req_valid = _T_51;	// @[package.scala:16:47]
  assign io_ptw_req_bits_valid = ~io_kill;	// @[TLB.scala:652:28]
  assign io_ptw_req_bits_bits_addr = r_refill_tag;	// @[TLB.scala:343:25]
  assign io_ptw_req_bits_bits_need_gpa = r_need_gpa;	// @[TLB.scala:350:23]
  assign io_ptw_req_bits_bits_vstage1 = r_vstage1_en;	// @[TLB.scala:348:25]
  assign io_ptw_req_bits_bits_stage2 = r_stage2_en;	// @[TLB.scala:349:24]
endmodule

