{"Source Block": ["verilog-ethernet/rtl/eth_mux_64_4.v@152:189@HdlStmProcess", "// mux for start of packet detection\nreg selected_input_eth_hdr_valid;\nreg [47:0] selected_input_eth_dest_mac;\nreg [47:0] selected_input_eth_src_mac;\nreg [15:0] selected_input_eth_type;\nalways @* begin\n    case (select)\n        2'd0: begin\n            selected_input_eth_hdr_valid = input_0_eth_hdr_valid;\n            selected_input_eth_dest_mac = input_0_eth_dest_mac;\n            selected_input_eth_src_mac = input_0_eth_src_mac;\n            selected_input_eth_type = input_0_eth_type;\n        end\n        2'd1: begin\n            selected_input_eth_hdr_valid = input_1_eth_hdr_valid;\n            selected_input_eth_dest_mac = input_1_eth_dest_mac;\n            selected_input_eth_src_mac = input_1_eth_src_mac;\n            selected_input_eth_type = input_1_eth_type;\n        end\n        2'd2: begin\n            selected_input_eth_hdr_valid = input_2_eth_hdr_valid;\n            selected_input_eth_dest_mac = input_2_eth_dest_mac;\n            selected_input_eth_src_mac = input_2_eth_src_mac;\n            selected_input_eth_type = input_2_eth_type;\n        end\n        2'd3: begin\n            selected_input_eth_hdr_valid = input_3_eth_hdr_valid;\n            selected_input_eth_dest_mac = input_3_eth_dest_mac;\n            selected_input_eth_src_mac = input_3_eth_src_mac;\n            selected_input_eth_type = input_3_eth_type;\n        end\n    endcase\nend\n\n// mux for incoming packet\nreg [63:0] current_input_tdata;\nreg [7:0]  current_input_tkeep;\nreg current_input_tvalid;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mux_4.v@146:183", "// mux for start of packet detection\nreg selected_input_eth_hdr_valid;\nreg [47:0] selected_input_eth_dest_mac;\nreg [47:0] selected_input_eth_src_mac;\nreg [15:0] selected_input_eth_type;\nalways @* begin\n    case (select)\n        2'd0: begin\n            selected_input_eth_hdr_valid = input_0_eth_hdr_valid;\n            selected_input_eth_dest_mac = input_0_eth_dest_mac;\n            selected_input_eth_src_mac = input_0_eth_src_mac;\n            selected_input_eth_type = input_0_eth_type;\n        end\n        2'd1: begin\n            selected_input_eth_hdr_valid = input_1_eth_hdr_valid;\n            selected_input_eth_dest_mac = input_1_eth_dest_mac;\n            selected_input_eth_src_mac = input_1_eth_src_mac;\n            selected_input_eth_type = input_1_eth_type;\n        end\n        2'd2: begin\n            selected_input_eth_hdr_valid = input_2_eth_hdr_valid;\n            selected_input_eth_dest_mac = input_2_eth_dest_mac;\n            selected_input_eth_src_mac = input_2_eth_src_mac;\n            selected_input_eth_type = input_2_eth_type;\n        end\n        2'd3: begin\n            selected_input_eth_hdr_valid = input_3_eth_hdr_valid;\n            selected_input_eth_dest_mac = input_3_eth_dest_mac;\n            selected_input_eth_src_mac = input_3_eth_src_mac;\n            selected_input_eth_type = input_3_eth_type;\n        end\n    endcase\nend\n\n// mux for incoming packet\nreg [7:0] current_input_tdata;\nreg current_input_tvalid;\nreg current_input_tready;\n"]], "Diff Content": {"Delete": [], "Add": [[182, "        default: begin\n"], [182, "            selected_input_eth_hdr_valid = 1'b0;\n"], [182, "            selected_input_eth_dest_mac = 48'd0;\n"], [182, "            selected_input_eth_src_mac = 48'd0;\n"], [182, "            selected_input_eth_type = 16'd0;\n"], [182, "        end\n"]]}}