$date
	Tue Apr 19 11:00:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_gatelevel $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module M1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! F $end
$var wire 1 & G1 $end
$var wire 1 ' G2 $end
$var wire 1 ( G3 $end
$var wire 1 ) G4 $end
$var wire 1 * G5 $end
$var wire 1 + w1 $end
$var wire 1 , w2 $end
$var wire 1 - w3 $end
$var wire 1 . w4 $end
$var wire 1 / w5 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
x.
x-
x,
1+
z*
z)
z(
z'
z&
x%
1$
0#
0"
x!
$end
#100
0-
0+
1,
x/
0$
1#
1"
#200
