<stg><name>poly1305_hw</name>


<trans_list>

<trans id="1806" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1807" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="flag_0" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1808" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="flag_0" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1809" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1810" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1811" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1812" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1813" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1814" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1816" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1818" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1819" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1820" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1821" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1822" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1823" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1824" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1825" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="13" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1826" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1937" from="14" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1827" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1830" from="15" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1829" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1831" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1834" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1833" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1835" from="19" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1836" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1837" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln365" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1852" from="20" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln365" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1839" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1840" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1851" from="22" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1842" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1843" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1846" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln390_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1847" from="25" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln390_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1849" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1850" from="27" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1853" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1856" from="28" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1855" from="29" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1857" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1859" from="31" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="icmp_ln420" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1860" from="31" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
<literal name="icmp_ln436" val="1"/>
</and_exp><and_exp><literal name="icmp_ln420" val="0"/>
<literal name="icmp_ln433" val="1"/>
</and_exp><and_exp><literal name="tmp_12" val="1"/>
<literal name="icmp_ln436" val="1"/>
</and_exp><and_exp><literal name="tmp_12" val="1"/>
<literal name="icmp_ln433" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1862" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
<literal name="icmp_ln433" val="0"/>
<literal name="icmp_ln436" val="0"/>
</and_exp><and_exp><literal name="tmp_12" val="1"/>
<literal name="icmp_ln433" val="0"/>
<literal name="icmp_ln436" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1863" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1865" from="33" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
<literal name="icmp_ln436" val="0"/>
<literal name="icmp_ln440" val="1"/>
<literal name="icmp_ln441" val="0"/>
<literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1866" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp><and_exp><literal name="icmp_ln441" val="1"/>
</and_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp><and_exp><literal name="icmp_ln436" val="1"/>
</and_exp><and_exp><literal name="icmp_ln433" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1867" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1869" from="35" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="icmp_ln456" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1870" from="35" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln456" val="0"/>
<literal name="icmp_ln469" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="1"/>
<literal name="icmp_ln469" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1871" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln456" val="0"/>
<literal name="icmp_ln469" val="0"/>
</and_exp><and_exp><literal name="tmp_20" val="1"/>
<literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1872" from="36" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1873" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1874" from="37" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1875" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1903" from="37" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln476" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1876" from="38" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1877" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1878" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1895" from="39" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1880" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1881" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1894" from="41" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1883" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1884" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1887" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1888" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln521_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1889" from="45" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln521_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1891" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1892" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1893" from="48" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1896" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
<literal name="icmp_ln528" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1912" from="49" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln528" val="1"/>
</and_exp><and_exp><literal name="icmp_ln476" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1898" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1899" from="50" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1901" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1902" from="52" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1904" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1911" from="53" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1906" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln478" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1907" from="54" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln478" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1909" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1910" from="56" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1913" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1918" from="57" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1915" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1917" from="59" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1919" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1921" from="61" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
<literal name="icmp_ln552" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1922" from="61" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
<literal name="icmp_ln568" val="1"/>
</and_exp><and_exp><literal name="icmp_ln552" val="0"/>
<literal name="icmp_ln565" val="1"/>
</and_exp><and_exp><literal name="tmp_34" val="1"/>
<literal name="icmp_ln568" val="1"/>
</and_exp><and_exp><literal name="tmp_34" val="1"/>
<literal name="icmp_ln565" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1924" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
<literal name="icmp_ln565" val="0"/>
<literal name="icmp_ln568" val="0"/>
</and_exp><and_exp><literal name="tmp_34" val="1"/>
<literal name="icmp_ln565" val="0"/>
<literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1925" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1926" from="62" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1928" from="63" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
</and_exp><and_exp><literal name="icmp_ln573" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="63" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln573" val="0"/>
<literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1931" from="64" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1932" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="1"/>
</and_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp><and_exp><literal name="icmp_ln469" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1933" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln593" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1936" from="65" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln593" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1935" from="66" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1938" from="67" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1941" from="67" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1940" from="68" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1942" from="69" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1943" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1944" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1947" from="70" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1946" from="71" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1948" from="72" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln640" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1949" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln640" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1950" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1965" from="73" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1952" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1953" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln647" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1964" from="75" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln647" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1955" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1956" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1959" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln670_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1960" from="78" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln670_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1962" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1963" from="80" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1966" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln684" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1969" from="81" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln684" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1968" from="82" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1970" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1972" from="84" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
<literal name="icmp_ln698" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1973" from="84" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln698" val="0"/>
<literal name="icmp_ln711" val="1"/>
</and_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="icmp_ln711" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1974" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln698" val="0"/>
<literal name="icmp_ln711" val="0"/>
</and_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="icmp_ln711" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1975" from="85" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1976" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1977" from="86" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln716" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1978" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln716" val="0"/>
<literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2006" from="86" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln716" val="0"/>
<literal name="icmp_ln720" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1979" from="87" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln735" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1980" from="87" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln735" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1981" from="88" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1998" from="88" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1983" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1984" from="90" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln742" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1997" from="90" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln742" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1986" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1987" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1990" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1991" from="94" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln765_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1992" from="94" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln765_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1994" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1995" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1996" from="97" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1999" from="98" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
<literal name="icmp_ln772" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2015" from="98" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln772" val="1"/>
</and_exp><and_exp><literal name="icmp_ln720" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2001" from="99" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln773" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2002" from="99" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln773" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2004" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2005" from="101" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2007" from="102" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln721" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="102" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln721" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2009" from="103" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2010" from="103" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2012" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="105" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="106" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln785" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2021" from="106" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln785" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2018" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2020" from="108" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2022" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2024" from="110" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="icmp_ln796" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2025" from="110" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln796" val="0"/>
<literal name="icmp_ln812" val="1"/>
</and_exp><and_exp><literal name="icmp_ln796" val="0"/>
<literal name="icmp_ln809" val="1"/>
</and_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="icmp_ln812" val="1"/>
</and_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="icmp_ln809" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2027" from="110" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln796" val="0"/>
<literal name="icmp_ln809" val="0"/>
<literal name="icmp_ln812" val="0"/>
</and_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="icmp_ln809" val="0"/>
<literal name="icmp_ln812" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2028" from="111" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln816" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2029" from="111" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln816" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2031" from="112" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln821" val="1"/>
</and_exp><and_exp><literal name="icmp_ln817" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2032" from="112" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
<literal name="icmp_ln821" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2034" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2036" from="114" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln711" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2037" from="114" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="1"/>
</and_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp><and_exp><literal name="icmp_ln711" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2038" from="115" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="icmp_ln838" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2154" from="115" to="170">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln838" val="1"/>
</and_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2040" from="116" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="117" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2153" from="117" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2043" from="118" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2046" from="118" to="120">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2045" from="119" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2047" from="120" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2050" from="120" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2049" from="121" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2051" from="122" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2052" from="122" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2053" from="123" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2068" from="123" to="131">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2056" from="125" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2067" from="125" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2058" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2059" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2062" from="128" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln107_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2063" from="128" to="130">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln107_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2065" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2066" from="130" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2069" from="131" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2072" from="131" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2071" from="132" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2073" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2075" from="134" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2076" from="134" to="136">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln152" val="1"/>
</and_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln149" val="1"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="icmp_ln152" val="1"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2078" from="134" to="135">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln152" val="0"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2079" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2081" from="136" to="135">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln157" val="0"/>
<literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2082" from="136" to="137">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2083" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2085" from="138" to="137">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
<literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2086" from="138" to="167">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln185" val="1"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2087" from="138" to="139">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln185" val="0"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2088" from="139" to="167">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="139" to="140">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2090" from="140" to="140">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2091" from="140" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
<literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2119" from="140" to="156">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
<literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2092" from="141" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2093" from="141" to="142">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2094" from="142" to="143">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2111" from="142" to="152">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2096" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2097" from="144" to="145">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="144" to="142">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2099" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2100" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2103" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2104" from="148" to="149">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln240_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2105" from="148" to="151">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln240_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2107" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2108" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="151" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2112" from="152" to="153">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="icmp_ln247" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2128" from="152" to="160">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln247" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2114" from="153" to="154">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2115" from="153" to="155">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2117" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2118" from="155" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2120" from="156" to="157">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2127" from="156" to="152">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2122" from="157" to="158">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2123" from="157" to="159">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2125" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2126" from="159" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2129" from="160" to="161">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln260" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2134" from="160" to="163">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln260" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2131" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2133" from="162" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2135" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="164" to="163">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2138" from="164" to="167">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln287" val="1"/>
</and_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln284" val="1"/>
</and_exp><and_exp><literal name="tmp_33" val="1"/>
<literal name="icmp_ln287" val="1"/>
</and_exp><and_exp><literal name="tmp_33" val="1"/>
<literal name="icmp_ln284" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2140" from="164" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln284" val="0"/>
<literal name="icmp_ln287" val="0"/>
</and_exp><and_exp><literal name="tmp_33" val="1"/>
<literal name="icmp_ln284" val="0"/>
<literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2141" from="165" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2142" from="165" to="167">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2144" from="166" to="167">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="1"/>
</and_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2145" from="166" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2147" from="167" to="139">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="icmp_ln306" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="167" to="168">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="1"/>
</and_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2149" from="168" to="169">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="168" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="169" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2155" from="170" to="171">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2158" from="170" to="172">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2157" from="171" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2159" from="172" to="173">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln868" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2161" from="173" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i1* %result_stream_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %result_stream_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %input_stream_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  %empty_17 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %input_stream_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_stream_V_data), !map !38

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_last_V), !map !44

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %result_stream_V_data), !map !48

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %result_stream_V_last_V), !map !52

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @poly1305_hw_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
:9  %key = alloca [32 x i8], align 16

]]></Node>
<StgValue><ssdm name="key"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
:10  %text = alloca [1000 x i8], align 16

]]></Node>
<StgValue><ssdm name="text"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
:11  %r = alloca [16 x i8], align 16

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
:12  %s = alloca [16 x i8], align 16

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
:13  %acc = alloca [17 x i8], align 16

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
:14  %textBlock = alloca [17 x i8], align 16

]]></Node>
<StgValue><ssdm name="textBlock"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
:15  %accSum = alloca [17 x i8], align 16

]]></Node>
<StgValue><ssdm name="accSum"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
:16  %mul = alloca [33 x i8], align 16

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:17  %arr1 = alloca [33 x i32], align 16

]]></Node>
<StgValue><ssdm name="arr1"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:18  %temp = alloca [40 x i32], align 16

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="64">
<![CDATA[
:19  %fullArr = alloca [40 x i9], align 2

]]></Node>
<StgValue><ssdm name="fullArr"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
:20  %textBlock_1 = alloca [17 x i8], align 16

]]></Node>
<StgValue><ssdm name="textBlock_1"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
:21  %accSum_1 = alloca [17 x i8], align 16

]]></Node>
<StgValue><ssdm name="accSum_1"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
:22  %mul_1 = alloca [33 x i8], align 16

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:23  %arr1_1 = alloca [33 x i32], align 16

]]></Node>
<StgValue><ssdm name="arr1_1"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:24  %temp_1 = alloca [40 x i32], align 16

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="64">
<![CDATA[
:25  %fullArr_1 = alloca [40 x i9], align 2

]]></Node>
<StgValue><ssdm name="fullArr_1"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="64">
<![CDATA[
:26  %textBlock_2 = alloca [17 x i8], align 16

]]></Node>
<StgValue><ssdm name="textBlock_2"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="64">
<![CDATA[
:27  %accSum81 = alloca [17 x i8], align 16

]]></Node>
<StgValue><ssdm name="accSum81"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="64">
<![CDATA[
:28  %mul_2 = alloca [33 x i8], align 16

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
:29  %arr1_2 = alloca [33 x i32], align 16

]]></Node>
<StgValue><ssdm name="arr1_2"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
:30  %temp_2 = alloca [40 x i32], align 16

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="64">
<![CDATA[
:31  %fullArr_2 = alloca [40 x i9], align 2

]]></Node>
<StgValue><ssdm name="fullArr_2"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="64">
<![CDATA[
:32  %tag = alloca [16 x i8], align 16

]]></Node>
<StgValue><ssdm name="tag"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %1

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %textLength_0 = phi i32 [ 0, %0 ], [ %textLength, %2 ]

]]></Node>
<StgValue><ssdm name="textLength_0"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1  %flag_0 = phi i1 [ false, %0 ], [ %tmp_last_V, %2 ]

]]></Node>
<StgValue><ssdm name="flag_0"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %flag_0, label %.preheader168.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:0  %empty_18 = call { i8, i1 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i1P(i8* %input_stream_V_data, i1* %input_stream_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="9">
<![CDATA[
:1  %tmp_data = extractvalue { i8, i1 } %empty_18, 0

]]></Node>
<StgValue><ssdm name="tmp_data"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="9">
<![CDATA[
:2  %tmp_last_V = extractvalue { i8, i1 } %empty_18, 1

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="8">
<![CDATA[
:3  %zext_ln14 = zext i8 %tmp_data to i32

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %textLength = add nsw i32 %zext_ln14, %textLength_0

]]></Node>
<StgValue><ssdm name="textLength"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="32">
<![CDATA[
.preheader168.preheader:0  %trunc_ln9 = trunc i32 %textLength_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.preheader168.preheader:1  br label %.preheader168

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.preheader168:0  %i_0 = phi i31 [ %i, %3 ], [ 0, %.preheader168.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="31">
<![CDATA[
.preheader168:1  %zext_ln21 = zext i31 %i_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader168:2  %icmp_ln21 = icmp slt i32 %zext_ln21, %textLength_0

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader168:3  %i = add i31 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader168:4  br i1 %icmp_ln21, label %3, label %.preheader167.preheader

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:0  %empty_19 = call { i8, i1 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i1P(i8* %input_stream_V_data, i1* %input_stream_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="9">
<![CDATA[
:1  %tmp_data_1 = extractvalue { i8, i1 } %empty_19, 0

]]></Node>
<StgValue><ssdm name="tmp_data_1"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="31">
<![CDATA[
:2  %zext_ln22 = zext i31 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %text_addr = getelementptr inbounds [1000 x i8]* %text, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="text_addr"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:4  store i8 %tmp_data_1, i8* %text_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader168

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
.preheader167.preheader:0  br label %.preheader167

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader167:0  %i1_0 = phi i6 [ %i_1, %4 ], [ 0, %.preheader167.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader167:1  %icmp_ln24 = icmp eq i6 %i1_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader167:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader167:3  %i_1 = add i6 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader167:4  br i1 %icmp_ln24, label %.preheader166.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:0  %empty_21 = call { i8, i1 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i1P(i8* %input_stream_V_data, i1* %input_stream_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="9">
<![CDATA[
:1  %tmp_data_2 = extractvalue { i8, i1 } %empty_21, 0

]]></Node>
<StgValue><ssdm name="tmp_data_2"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln25 = zext i6 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %key_addr = getelementptr inbounds [32 x i8]* %key, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="key_addr"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:4  store i8 %tmp_data_2, i8* %key_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader167

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.preheader166.preheader:0  br label %.preheader166

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader166:0  %i2_0 = phi i5 [ %i_2, %5 ], [ 0, %.preheader166.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader166:1  %icmp_ln31 = icmp eq i5 %i2_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader166:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader166:3  %i_2 = add i5 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader166:4  br i1 %icmp_ln31, label %6, label %5

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln32 = zext i5 %i2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %key_addr_1 = getelementptr inbounds [32 x i8]* %key, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="key_addr_1"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="5">
<![CDATA[
:2  %key_load = load i8* %key_addr_1, align 1

]]></Node>
<StgValue><ssdm name="key_load"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %xor_ln33 = xor i5 %i2_0, -16

]]></Node>
<StgValue><ssdm name="xor_ln33"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="5">
<![CDATA[
:6  %zext_ln33 = zext i5 %xor_ln33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %key_addr_2 = getelementptr inbounds [32 x i8]* %key, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="key_addr_2"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="5">
<![CDATA[
:8  %key_load_1 = load i8* %key_addr_2, align 1

]]></Node>
<StgValue><ssdm name="key_load_1"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %r_addr = getelementptr inbounds [16 x i8]* %r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="r_addr"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="4">
<![CDATA[
:1  %r_load = load i8* %r_addr, align 1

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %r_addr_1 = getelementptr inbounds [16 x i8]* %r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="r_addr_1"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="4">
<![CDATA[
:6  %r_load_1 = load i8* %r_addr_1, align 1

]]></Node>
<StgValue><ssdm name="r_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="259" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="5">
<![CDATA[
:2  %key_load = load i8* %key_addr_1, align 1

]]></Node>
<StgValue><ssdm name="key_load"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %r_addr_7 = getelementptr inbounds [16 x i8]* %r, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="r_addr_7"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:4  store i8 %key_load, i8* %r_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="5">
<![CDATA[
:8  %key_load_1 = load i8* %key_addr_2, align 1

]]></Node>
<StgValue><ssdm name="key_load_1"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %s_addr = getelementptr inbounds [16 x i8]* %s, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="s_addr"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:10  store i8 %key_load_1, i8* %s_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader166

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="266" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="4">
<![CDATA[
:1  %r_load = load i8* %r_addr, align 1

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="8">
<![CDATA[
:2  %trunc_ln37 = trunc i8 %r_load to i4

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="4">
<![CDATA[
:6  %r_load_1 = load i8* %r_addr_1, align 1

]]></Node>
<StgValue><ssdm name="r_load_1"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="8">
<![CDATA[
:7  %trunc_ln38 = trunc i8 %r_load_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln38"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %r_addr_2 = getelementptr inbounds [16 x i8]* %r, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="r_addr_2"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="4">
<![CDATA[
:11  %r_load_2 = load i8* %r_addr_2, align 1

]]></Node>
<StgValue><ssdm name="r_load_2"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %r_addr_3 = getelementptr inbounds [16 x i8]* %r, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="r_addr_3"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="4">
<![CDATA[
:16  %r_load_3 = load i8* %r_addr_3, align 1

]]></Node>
<StgValue><ssdm name="r_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="274" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="4">
<![CDATA[
:11  %r_load_2 = load i8* %r_addr_2, align 1

]]></Node>
<StgValue><ssdm name="r_load_2"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="8">
<![CDATA[
:12  %trunc_ln39 = trunc i8 %r_load_2 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="4">
<![CDATA[
:16  %r_load_3 = load i8* %r_addr_3, align 1

]]></Node>
<StgValue><ssdm name="r_load_3"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="8">
<![CDATA[
:17  %trunc_ln40 = trunc i8 %r_load_3 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %r_addr_4 = getelementptr inbounds [16 x i8]* %r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="r_addr_4"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="4">
<![CDATA[
:21  %r_load_4 = load i8* %r_addr_4, align 4

]]></Node>
<StgValue><ssdm name="r_load_4"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %r_addr_5 = getelementptr inbounds [16 x i8]* %r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="r_addr_5"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="4">
<![CDATA[
:26  %r_load_5 = load i8* %r_addr_5, align 8

]]></Node>
<StgValue><ssdm name="r_load_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="4">
<![CDATA[
:3  %zext_ln37 = zext i4 %trunc_ln37 to i8

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:4  store i8 %zext_ln37, i8* %r_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="4">
<![CDATA[
:21  %r_load_4 = load i8* %r_addr_4, align 4

]]></Node>
<StgValue><ssdm name="r_load_4"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %tmp = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %r_load_4, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="4">
<![CDATA[
:26  %r_load_5 = load i8* %r_addr_5, align 8

]]></Node>
<StgValue><ssdm name="r_load_5"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %r_load_5, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %r_addr_6 = getelementptr inbounds [16 x i8]* %r, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="r_addr_6"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="4">
<![CDATA[
:31  %r_load_6 = load i8* %r_addr_6, align 4

]]></Node>
<StgValue><ssdm name="r_load_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="4">
<![CDATA[
:8  %zext_ln38 = zext i4 %trunc_ln38 to i8

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:9  store i8 %zext_ln38, i8* %r_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="4">
<![CDATA[
:13  %zext_ln39 = zext i4 %trunc_ln39 to i8

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:14  store i8 %zext_ln39, i8* %r_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="4">
<![CDATA[
:31  %r_load_6 = load i8* %r_addr_6, align 4

]]></Node>
<StgValue><ssdm name="r_load_6"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %r_load_6, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="4">
<![CDATA[
:18  %zext_ln40 = zext i4 %trunc_ln40 to i8

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:19  store i8 %zext_ln40, i8* %r_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:23  %and_ln = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp, i2 0)

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:24  store i8 %and_ln, i8* %r_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="300" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:28  %and_ln1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_2, i2 0)

]]></Node>
<StgValue><ssdm name="and_ln1"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:29  store i8 %and_ln1, i8* %r_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:33  %and_ln2 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_3, i2 0)

]]></Node>
<StgValue><ssdm name="and_ln2"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:34  store i8 %and_ln2, i8* %r_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %meminst

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
meminst:0  %phi_ln46 = phi i5 [ 0, %6 ], [ %add_ln46, %meminst ]

]]></Node>
<StgValue><ssdm name="phi_ln46"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst:1  %add_ln46 = add i5 %phi_ln46, 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="5">
<![CDATA[
meminst:2  %zext_ln46 = zext i5 %phi_ln46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst:3  %acc_addr = getelementptr [17 x i8]* %acc, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="acc_addr"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
meminst:4  store i8 0, i8* %acc_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst:5  %icmp_ln46 = icmp eq i5 %phi_ln46, -16

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst:6  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopName([11 x i8]* @memset_acc_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:8  br i1 %icmp_ln46, label %7, label %meminst

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %icmp_ln48 = icmp eq i4 %trunc_ln9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %textLength_0, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %sub_ln49 = sub i32 0, %textLength_0

]]></Node>
<StgValue><ssdm name="sub_ln49"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_4 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %sub_ln49, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="29" op_0_bw="28">
<![CDATA[
:4  %zext_ln49 = zext i28 %tmp_4 to i29

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:5  %sub_ln49_1 = sub i29 0, %zext_ln49

]]></Node>
<StgValue><ssdm name="sub_ln49_1"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_5 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %textLength_0, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="29" op_0_bw="28">
<![CDATA[
:7  %zext_ln49_2 = zext i28 %tmp_5 to i29

]]></Node>
<StgValue><ssdm name="zext_ln49_2"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
:8  %select_ln49 = select i1 %tmp_1, i29 %sub_ln49_1, i29 %zext_ln49_2

]]></Node>
<StgValue><ssdm name="select_ln49"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln48, label %.preheader164.preheader, label %.preheader150.preheader

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader150.preheader:0  %textBlock_1_addr = getelementptr inbounds [17 x i8]* %textBlock_1, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="textBlock_1_addr"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader150.preheader:1  %mul_1_addr_1 = getelementptr inbounds [33 x i8]* %mul_1, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="mul_1_addr_1"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
.preheader150.preheader:2  br label %.preheader150

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader164.preheader:0  %textBlock_addr = getelementptr inbounds [17 x i8]* %textBlock, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="textBlock_addr"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader164.preheader:1  %mul_addr_1 = getelementptr inbounds [33 x i8]* %mul, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="mul_addr_1"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0">
<![CDATA[
.preheader164.preheader:2  br label %.preheader164

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="330" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0">
<![CDATA[
.preheader150:0  %i30_0 = phi i28 [ 0, %.preheader150.preheader ], [ %i_40, %.preheader150.loopexit ]

]]></Node>
<StgValue><ssdm name="i30_0"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader150:1  %boolean52_0 = phi i32 [ undef, %.preheader150.preheader ], [ %boolean52_11, %.preheader150.loopexit ]

]]></Node>
<StgValue><ssdm name="boolean52_0"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="29" op_0_bw="28">
<![CDATA[
.preheader150:2  %zext_ln325 = zext i28 %i30_0 to i29

]]></Node>
<StgValue><ssdm name="zext_ln325"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader150:3  %icmp_ln325 = icmp slt i29 %zext_ln325, %select_ln49

]]></Node>
<StgValue><ssdm name="icmp_ln325"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader150:4  %i_40 = add i28 %i30_0, 1

]]></Node>
<StgValue><ssdm name="i_40"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader150:5  br i1 %icmp_ln325, label %.preheader149.preheader, label %.preheader135.preheader

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
.preheader149.preheader:0  %shl_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %i30_0, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
.preheader149.preheader:1  br label %.preheader149

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
.preheader135.preheader:0  %p_and_f = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 0, i4 %trunc_ln9)

]]></Node>
<StgValue><ssdm name="p_and_f"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="4" op_0_bw="32">
<![CDATA[
.preheader135.preheader:1  %trunc_ln603 = trunc i32 %sub_ln49 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln603"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
.preheader135.preheader:2  %p_and_t = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 0, i4 %trunc_ln603)

]]></Node>
<StgValue><ssdm name="p_and_t"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader135.preheader:3  %sub_ln603 = sub i32 0, %p_and_t

]]></Node>
<StgValue><ssdm name="sub_ln603"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader135.preheader:4  %select_ln603 = select i1 %tmp_1, i32 %sub_ln603, i32 %p_and_f

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="5" op_0_bw="32">
<![CDATA[
.preheader135.preheader:5  %trunc_ln604 = trunc i32 %select_ln603 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln604"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0">
<![CDATA[
.preheader135.preheader:6  br label %.preheader135

]]></Node>
<StgValue><ssdm name="br_ln603"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="345" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader149:0  %j32_0 = phi i5 [ %j_1, %42 ], [ 0, %.preheader149.preheader ]

]]></Node>
<StgValue><ssdm name="j32_0"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="5">
<![CDATA[
.preheader149:1  %zext_ln327 = zext i5 %j32_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln327"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader149:2  %icmp_ln327 = icmp eq i5 %j32_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln327"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader149:3  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader149:4  %j_1 = add i5 %j32_0, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader149:5  br i1 %icmp_ln327, label %.preheader420.preheader, label %42

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln328 = add nsw i32 %shl_ln1, %zext_ln327

]]></Node>
<StgValue><ssdm name="add_ln328"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="32">
<![CDATA[
:1  %zext_ln328 = zext i32 %add_ln328 to i64

]]></Node>
<StgValue><ssdm name="zext_ln328"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %text_addr_2 = getelementptr inbounds [1000 x i8]* %text, i64 0, i64 %zext_ln328

]]></Node>
<StgValue><ssdm name="text_addr_2"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="10">
<![CDATA[
:3  %text_load_1 = load i8* %text_addr_2, align 1

]]></Node>
<StgValue><ssdm name="text_load_1"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader420.preheader:0  store i8 1, i8* %textBlock_1_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln330"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
.preheader420.preheader:1  br label %.preheader420

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="357" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="10">
<![CDATA[
:3  %text_load_1 = load i8* %text_addr_2, align 1

]]></Node>
<StgValue><ssdm name="text_load_1"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln328_1 = zext i5 %j32_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln328_1"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %textBlock_1_addr_1 = getelementptr inbounds [17 x i8]* %textBlock_1, i64 0, i64 %zext_ln328_1

]]></Node>
<StgValue><ssdm name="textBlock_1_addr_1"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:6  store i8 %text_load_1, i8* %textBlock_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader149

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="362" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader420:0  %addCarry34_0 = phi i2 [ %select_ln343, %_ifconv2 ], [ 0, %.preheader420.preheader ]

]]></Node>
<StgValue><ssdm name="addCarry34_0"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader420:1  %j36_0 = phi i5 [ %j_3, %_ifconv2 ], [ 0, %.preheader420.preheader ]

]]></Node>
<StgValue><ssdm name="j36_0"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader420:2  %icmp_ln341 = icmp eq i5 %j36_0, -15

]]></Node>
<StgValue><ssdm name="icmp_ln341"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader420:3  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader420:4  %j_3 = add i5 %j36_0, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader420:5  br i1 %icmp_ln341, label %.preheader419.preheader, label %_ifconv2

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="368" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="5">
<![CDATA[
_ifconv2:0  %zext_ln342 = zext i5 %j36_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln342"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:1  %textBlock_1_addr_2 = getelementptr inbounds [17 x i8]* %textBlock_1, i64 0, i64 %zext_ln342

]]></Node>
<StgValue><ssdm name="textBlock_1_addr_2"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="5">
<![CDATA[
_ifconv2:2  %textBlock_1_load = load i8* %textBlock_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="textBlock_1_load"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:4  %acc_addr_2 = getelementptr inbounds [17 x i8]* %acc, i64 0, i64 %zext_ln342

]]></Node>
<StgValue><ssdm name="acc_addr_2"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="5">
<![CDATA[
_ifconv2:5  %acc_load_1 = load i8* %acc_addr_2, align 1

]]></Node>
<StgValue><ssdm name="acc_load_1"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
.preheader419.preheader:0  br label %.preheader419

]]></Node>
<StgValue><ssdm name="br_ln360"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="374" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="5">
<![CDATA[
_ifconv2:2  %textBlock_1_load = load i8* %textBlock_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="textBlock_1_load"/></StgValue>
</operation>

<operation id="375" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="8">
<![CDATA[
_ifconv2:3  %zext_ln342_1 = zext i8 %textBlock_1_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln342_1"/></StgValue>
</operation>

<operation id="376" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="5">
<![CDATA[
_ifconv2:5  %acc_load_1 = load i8* %acc_addr_2, align 1

]]></Node>
<StgValue><ssdm name="acc_load_1"/></StgValue>
</operation>

<operation id="377" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="8">
<![CDATA[
_ifconv2:6  %zext_ln342_2 = zext i8 %acc_load_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln342_2"/></StgValue>
</operation>

<operation id="378" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="2">
<![CDATA[
_ifconv2:7  %zext_ln342_3 = zext i2 %addCarry34_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln342_3"/></StgValue>
</operation>

<operation id="379" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv2:8  %add_ln342 = add i9 %zext_ln342_1, %zext_ln342_2

]]></Node>
<StgValue><ssdm name="add_ln342"/></StgValue>
</operation>

<operation id="380" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="9">
<![CDATA[
_ifconv2:9  %zext_ln342_4 = zext i9 %add_ln342 to i10

]]></Node>
<StgValue><ssdm name="zext_ln342_4"/></StgValue>
</operation>

<operation id="381" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv2:10  %sum_1 = add i10 %zext_ln342_4, %zext_ln342_3

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="382" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:11  %tmp_7 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %sum_1, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv2:12  %icmp_ln343 = icmp ne i2 %tmp_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln343"/></StgValue>
</operation>

<operation id="384" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:13  %trunc_ln7 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %sum_1, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="385" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv2:14  %select_ln343 = select i1 %icmp_ln343, i2 %trunc_ln7, i2 0

]]></Node>
<StgValue><ssdm name="select_ln343"/></StgValue>
</operation>

<operation id="386" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="2">
<![CDATA[
_ifconv2:15  %zext_ln341 = zext i2 %addCarry34_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln341"/></StgValue>
</operation>

<operation id="387" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv2:16  %add_ln349_1 = add i8 %acc_load_1, %zext_ln341

]]></Node>
<StgValue><ssdm name="add_ln349_1"/></StgValue>
</operation>

<operation id="388" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv2:17  %add_ln349 = add i8 %add_ln349_1, %textBlock_1_load

]]></Node>
<StgValue><ssdm name="add_ln349"/></StgValue>
</operation>

<operation id="389" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:18  %accSum_1_addr = getelementptr inbounds [17 x i8]* %accSum_1, i64 0, i64 %zext_ln342

]]></Node>
<StgValue><ssdm name="accSum_1_addr"/></StgValue>
</operation>

<operation id="390" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
_ifconv2:19  store i8 %add_ln349, i8* %accSum_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln349"/></StgValue>
</operation>

<operation id="391" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
_ifconv2:20  br label %.preheader420

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="392" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader419:0  %k40_0 = phi i6 [ %k_1, %43 ], [ 0, %.preheader419.preheader ]

]]></Node>
<StgValue><ssdm name="k40_0"/></StgValue>
</operation>

<operation id="393" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader419:1  %icmp_ln360 = icmp eq i6 %k40_0, -31

]]></Node>
<StgValue><ssdm name="icmp_ln360"/></StgValue>
</operation>

<operation id="394" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader419:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33, i64 33, i64 33)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="395" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader419:3  %k_1 = add i6 %k40_0, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="396" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader419:4  br i1 %icmp_ln360, label %.preheader147.preheader, label %43

]]></Node>
<StgValue><ssdm name="br_ln360"/></StgValue>
</operation>

<operation id="397" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln361 = zext i6 %k40_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln361"/></StgValue>
</operation>

<operation id="398" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %mul_1_addr = getelementptr inbounds [33 x i8]* %mul_1, i64 0, i64 %zext_ln361

]]></Node>
<StgValue><ssdm name="mul_1_addr"/></StgValue>
</operation>

<operation id="399" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:2  store i8 0, i8* %mul_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln361"/></StgValue>
</operation>

<operation id="400" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader419

]]></Node>
<StgValue><ssdm name="br_ln360"/></StgValue>
</operation>

<operation id="401" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
.preheader147.preheader:0  br label %.preheader147

]]></Node>
<StgValue><ssdm name="br_ln365"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="402" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader147:0  %addCarry34_2 = phi i8 [ %addCarry34_3, %.preheader147.loopexit ], [ 0, %.preheader147.preheader ]

]]></Node>
<StgValue><ssdm name="addCarry34_2"/></StgValue>
</operation>

<operation id="403" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader147:1  %i41_0 = phi i5 [ %i_45, %.preheader147.loopexit ], [ 0, %.preheader147.preheader ]

]]></Node>
<StgValue><ssdm name="i41_0"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="5">
<![CDATA[
.preheader147:2  %zext_ln365 = zext i5 %i41_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln365"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader147:3  %icmp_ln365 = icmp eq i5 %i41_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln365"/></StgValue>
</operation>

<operation id="406" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader147:4  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="407" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader147:5  %i_45 = add i5 %i41_0, 1

]]></Node>
<StgValue><ssdm name="i_45"/></StgValue>
</operation>

<operation id="408" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader147:6  br i1 %icmp_ln365, label %.preheader418.preheader, label %.preheader146.preheader

]]></Node>
<StgValue><ssdm name="br_ln365"/></StgValue>
</operation>

<operation id="409" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="5">
<![CDATA[
.preheader146.preheader:0  %zext_ln368_3 = zext i5 %i41_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln368_3"/></StgValue>
</operation>

<operation id="410" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader146.preheader:1  %r_addr_9 = getelementptr inbounds [16 x i8]* %r, i64 0, i64 %zext_ln368_3

]]></Node>
<StgValue><ssdm name="r_addr_9"/></StgValue>
</operation>

<operation id="411" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="4">
<![CDATA[
.preheader146.preheader:2  %r_load_8 = load i8* %r_addr_9, align 1

]]></Node>
<StgValue><ssdm name="r_load_8"/></StgValue>
</operation>

<operation id="412" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln365" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
.preheader418.preheader:0  br label %.preheader418

]]></Node>
<StgValue><ssdm name="br_ln406"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="413" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="4">
<![CDATA[
.preheader146.preheader:2  %r_load_8 = load i8* %r_addr_9, align 1

]]></Node>
<StgValue><ssdm name="r_load_8"/></StgValue>
</operation>

<operation id="414" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="8">
<![CDATA[
.preheader146.preheader:3  %zext_ln368 = zext i8 %r_load_8 to i16

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="415" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader146.preheader:4  %icmp_ln390 = icmp ne i5 %i41_0, 15

]]></Node>
<StgValue><ssdm name="icmp_ln390"/></StgValue>
</operation>

<operation id="416" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader146.preheader:5  %add_ln377 = add i6 %zext_ln365, 17

]]></Node>
<StgValue><ssdm name="add_ln377"/></StgValue>
</operation>

<operation id="417" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="6">
<![CDATA[
.preheader146.preheader:6  %zext_ln377 = zext i6 %add_ln377 to i64

]]></Node>
<StgValue><ssdm name="zext_ln377"/></StgValue>
</operation>

<operation id="418" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader146.preheader:7  %mul_1_addr_3 = getelementptr inbounds [33 x i8]* %mul_1, i64 0, i64 %zext_ln377

]]></Node>
<StgValue><ssdm name="mul_1_addr_3"/></StgValue>
</operation>

<operation id="419" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
.preheader146.preheader:8  br label %.preheader146

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="420" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader146:0  %addCarry34_3 = phi i8 [ %zext_ln367, %._crit_edge227 ], [ %addCarry34_2, %.preheader146.preheader ]

]]></Node>
<StgValue><ssdm name="addCarry34_3"/></StgValue>
</operation>

<operation id="421" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader146:1  %mulCarry42_0 = phi i8 [ %mulCarry42_2, %._crit_edge227 ], [ 0, %.preheader146.preheader ]

]]></Node>
<StgValue><ssdm name="mulCarry42_0"/></StgValue>
</operation>

<operation id="422" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader146:2  %j43_0 = phi i5 [ %j_6, %._crit_edge227 ], [ 0, %.preheader146.preheader ]

]]></Node>
<StgValue><ssdm name="j43_0"/></StgValue>
</operation>

<operation id="423" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader146:3  %icmp_ln367 = icmp eq i5 %j43_0, -15

]]></Node>
<StgValue><ssdm name="icmp_ln367"/></StgValue>
</operation>

<operation id="424" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader146:4  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader146:5  %j_6 = add i5 %j43_0, 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader146:6  br i1 %icmp_ln367, label %.preheader147.loopexit, label %_ifconv3

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="5">
<![CDATA[
_ifconv3:0  %zext_ln368_4 = zext i5 %j43_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln368_4"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:1  %accSum_1_addr_1 = getelementptr inbounds [17 x i8]* %accSum_1, i64 0, i64 %zext_ln368_4

]]></Node>
<StgValue><ssdm name="accSum_1_addr_1"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="5">
<![CDATA[
_ifconv3:2  %accSum_1_load = load i8* %accSum_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="accSum_1_load"/></StgValue>
</operation>

<operation id="430" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
.preheader147.loopexit:0  br label %.preheader147

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="431" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="5">
<![CDATA[
_ifconv3:2  %accSum_1_load = load i8* %accSum_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="accSum_1_load"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="8">
<![CDATA[
_ifconv3:3  %zext_ln368_1 = zext i8 %accSum_1_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln368_1"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv3:4  %mul_ln368 = mul i16 %zext_ln368_1, %zext_ln368

]]></Node>
<StgValue><ssdm name="mul_ln368"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="8">
<![CDATA[
_ifconv3:5  %zext_ln368_2 = zext i8 %mulCarry42_0 to i16

]]></Node>
<StgValue><ssdm name="zext_ln368_2"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv3:6  %mulTemp_1 = add i16 %zext_ln368_2, %mul_ln368

]]></Node>
<StgValue><ssdm name="mulTemp_1"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="16">
<![CDATA[
_ifconv3:7  %trunc_ln368 = trunc i16 %mulTemp_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln368"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv3:8  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %mulTemp_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv3:9  %icmp_ln369 = icmp ne i8 %tmp_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln369"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv3:10  %mulCarry_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %mulTemp_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="mulCarry_1"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv3:11  %select_ln369 = select i1 %icmp_ln369, i8 %mulCarry_1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln369"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="441" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv3:12  %icmp_ln376 = icmp ne i5 %j43_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln376"/></StgValue>
</operation>

<operation id="442" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv3:13  %icmp_ln376_1 = icmp eq i8 %select_ln369, 0

]]></Node>
<StgValue><ssdm name="icmp_ln376_1"/></StgValue>
</operation>

<operation id="443" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv3:14  %or_ln376 = or i1 %icmp_ln376, %icmp_ln376_1

]]></Node>
<StgValue><ssdm name="or_ln376"/></StgValue>
</operation>

<operation id="444" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv3:15  br i1 %or_ln376, label %._crit_edge225_ifconv, label %44

]]></Node>
<StgValue><ssdm name="br_ln376"/></StgValue>
</operation>

<operation id="445" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:0  store i8 %select_ln369, i8* %mul_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln377"/></StgValue>
</operation>

<operation id="446" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln376" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge225_ifconv

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>

<operation id="447" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge225_ifconv:2  %add_ln381 = add i5 %j43_0, %i41_0

]]></Node>
<StgValue><ssdm name="add_ln381"/></StgValue>
</operation>

<operation id="448" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge225_ifconv:3  %zext_ln381_1 = zext i5 %add_ln381 to i64

]]></Node>
<StgValue><ssdm name="zext_ln381_1"/></StgValue>
</operation>

<operation id="449" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge225_ifconv:4  %mul_1_addr_4 = getelementptr inbounds [33 x i8]* %mul_1, i64 0, i64 %zext_ln381_1

]]></Node>
<StgValue><ssdm name="mul_1_addr_4"/></StgValue>
</operation>

<operation id="450" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge225_ifconv:5  %mul_1_load_1 = load i8* %mul_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="mul_1_load_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="451" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge225_ifconv:0  %mulCarry42_2 = phi i8 [ 0, %44 ], [ %select_ln369, %_ifconv3 ]

]]></Node>
<StgValue><ssdm name="mulCarry42_2"/></StgValue>
</operation>

<operation id="452" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge225_ifconv:1  %zext_ln381 = zext i8 %trunc_ln368 to i10

]]></Node>
<StgValue><ssdm name="zext_ln381"/></StgValue>
</operation>

<operation id="453" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge225_ifconv:5  %mul_1_load_1 = load i8* %mul_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="mul_1_load_1"/></StgValue>
</operation>

<operation id="454" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge225_ifconv:6  %zext_ln381_2 = zext i8 %mul_1_load_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln381_2"/></StgValue>
</operation>

<operation id="455" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge225_ifconv:7  %zext_ln381_3 = zext i8 %addCarry34_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln381_3"/></StgValue>
</operation>

<operation id="456" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge225_ifconv:8  %add_ln381_1 = add i9 %zext_ln381_3, %zext_ln381_2

]]></Node>
<StgValue><ssdm name="add_ln381_1"/></StgValue>
</operation>

<operation id="457" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge225_ifconv:9  %zext_ln381_4 = zext i9 %add_ln381_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln381_4"/></StgValue>
</operation>

<operation id="458" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge225_ifconv:10  %addTemp_1 = add i10 %zext_ln381_4, %zext_ln381

]]></Node>
<StgValue><ssdm name="addTemp_1"/></StgValue>
</operation>

<operation id="459" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge225_ifconv:11  %tmp_14 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %addTemp_1, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="460" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge225_ifconv:12  %icmp_ln382 = icmp ne i2 %tmp_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln382"/></StgValue>
</operation>

<operation id="461" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge225_ifconv:13  %trunc_ln1 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %addTemp_1, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="462" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge225_ifconv:14  %select_ln382 = select i1 %icmp_ln382, i2 %trunc_ln1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln382"/></StgValue>
</operation>

<operation id="463" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="2">
<![CDATA[
._crit_edge225_ifconv:15  %zext_ln382 = zext i2 %select_ln382 to i8

]]></Node>
<StgValue><ssdm name="zext_ln382"/></StgValue>
</operation>

<operation id="464" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge225_ifconv:16  %add_ln388_1 = add i8 %addCarry34_3, %trunc_ln368

]]></Node>
<StgValue><ssdm name="add_ln388_1"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge225_ifconv:17  %add_ln388 = add i8 %add_ln388_1, %mul_1_load_1

]]></Node>
<StgValue><ssdm name="add_ln388"/></StgValue>
</operation>

<operation id="466" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="8" op_1_bw="6" op_2_bw="8">
<![CDATA[
._crit_edge225_ifconv:18  store i8 %add_ln388, i8* %mul_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln388"/></StgValue>
</operation>

<operation id="467" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge225_ifconv:19  %icmp_ln390_1 = icmp eq i2 %select_ln382, 0

]]></Node>
<StgValue><ssdm name="icmp_ln390_1"/></StgValue>
</operation>

<operation id="468" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge225_ifconv:20  %or_ln390 = or i1 %icmp_ln390, %icmp_ln390_1

]]></Node>
<StgValue><ssdm name="or_ln390"/></StgValue>
</operation>

<operation id="469" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge225_ifconv:21  %or_ln390_1 = or i1 %or_ln390, %icmp_ln376

]]></Node>
<StgValue><ssdm name="or_ln390_1"/></StgValue>
</operation>

<operation id="470" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge225_ifconv:22  br i1 %or_ln390_1, label %._crit_edge227, label %45

]]></Node>
<StgValue><ssdm name="br_ln390"/></StgValue>
</operation>

<operation id="471" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln390_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %mul_1_load_2 = load i8* %mul_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="mul_1_load_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="472" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %mul_1_load_2 = load i8* %mul_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="mul_1_load_2"/></StgValue>
</operation>

<operation id="473" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln391 = add i8 %mul_1_load_2, %zext_ln382

]]></Node>
<StgValue><ssdm name="add_ln391"/></StgValue>
</operation>

<operation id="474" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="8" op_1_bw="6" op_2_bw="8">
<![CDATA[
:2  store i8 %add_ln391, i8* %mul_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="475" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge227

]]></Node>
<StgValue><ssdm name="br_ln393"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="476" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge227:0  %addCarry34_5 = phi i2 [ 0, %45 ], [ %select_ln382, %._crit_edge225_ifconv ]

]]></Node>
<StgValue><ssdm name="addCarry34_5"/></StgValue>
</operation>

<operation id="477" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="2">
<![CDATA[
._crit_edge227:1  %zext_ln367 = zext i2 %addCarry34_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln367"/></StgValue>
</operation>

<operation id="478" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge227:2  br label %.preheader146

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="479" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader418:0  %i48_0 = phi i6 [ %i_47, %46 ], [ 0, %.preheader418.preheader ]

]]></Node>
<StgValue><ssdm name="i48_0"/></StgValue>
</operation>

<operation id="480" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader418:1  %icmp_ln406 = icmp eq i6 %i48_0, -31

]]></Node>
<StgValue><ssdm name="icmp_ln406"/></StgValue>
</operation>

<operation id="481" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader418:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33, i64 33, i64 33)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="482" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader418:3  %i_47 = add i6 %i48_0, 1

]]></Node>
<StgValue><ssdm name="i_47"/></StgValue>
</operation>

<operation id="483" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader418:4  br i1 %icmp_ln406, label %.preheader4.preheader, label %46

]]></Node>
<StgValue><ssdm name="br_ln406"/></StgValue>
</operation>

<operation id="484" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln407_1 = zext i6 %i48_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln407_1"/></StgValue>
</operation>

<operation id="485" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %mul_1_addr_2 = getelementptr inbounds [33 x i8]* %mul_1, i64 0, i64 %zext_ln407_1

]]></Node>
<StgValue><ssdm name="mul_1_addr_2"/></StgValue>
</operation>

<operation id="486" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="6">
<![CDATA[
:2  %mul_1_load = load i8* %mul_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="mul_1_load"/></StgValue>
</operation>

<operation id="487" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln419"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="488" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="6">
<![CDATA[
:2  %mul_1_load = load i8* %mul_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="mul_1_load"/></StgValue>
</operation>

<operation id="489" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="8">
<![CDATA[
:3  %zext_ln407 = zext i8 %mul_1_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln407"/></StgValue>
</operation>

<operation id="490" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %arr1_1_addr = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln407_1

]]></Node>
<StgValue><ssdm name="arr1_1_addr"/></StgValue>
</operation>

<operation id="491" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:5  store i32 %zext_ln407, i32* %arr1_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln407"/></StgValue>
</operation>

<operation id="492" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader418

]]></Node>
<StgValue><ssdm name="br_ln406"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="493" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader4:0  %i55_0 = phi i7 [ %i_51, %48 ], [ 32, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="i55_0"/></StgValue>
</operation>

<operation id="494" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader4:1  %arr1Zeroes53_0 = phi i6 [ %arr1Zeroes_4, %48 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="arr1Zeroes53_0"/></StgValue>
</operation>

<operation id="495" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="7">
<![CDATA[
.preheader4:2  %sext_ln419 = sext i7 %i55_0 to i32

]]></Node>
<StgValue><ssdm name="sext_ln419"/></StgValue>
</operation>

<operation id="496" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
.preheader4:3  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i55_0, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="497" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:4  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 33, i64 17)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="498" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader4:5  %arr1Zeroes_4 = add i6 %arr1Zeroes53_0, 1

]]></Node>
<StgValue><ssdm name="arr1Zeroes_4"/></StgValue>
</operation>

<operation id="499" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:6  br i1 %tmp_12, label %.loopexit54, label %47

]]></Node>
<StgValue><ssdm name="br_ln419"/></StgValue>
</operation>

<operation id="500" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln420 = zext i32 %sext_ln419 to i64

]]></Node>
<StgValue><ssdm name="zext_ln420"/></StgValue>
</operation>

<operation id="501" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_1_addr_1 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln420

]]></Node>
<StgValue><ssdm name="arr1_1_addr_1"/></StgValue>
</operation>

<operation id="502" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_1_load = load i32* %arr1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="503" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_1_load = load i32* %arr1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load"/></StgValue>
</operation>

<operation id="504" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln420 = icmp eq i32 %arr1_1_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln420"/></StgValue>
</operation>

<operation id="505" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln420, label %48, label %.loopexit54

]]></Node>
<StgValue><ssdm name="br_ln420"/></StgValue>
</operation>

<operation id="506" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="icmp_ln420" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %i_51 = add i7 %i55_0, -1

]]></Node>
<StgValue><ssdm name="i_51"/></StgValue>
</operation>

<operation id="507" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="icmp_ln420" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln419"/></StgValue>
</operation>

<operation id="508" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="6">
<![CDATA[
.loopexit54:0  %zext_ln419 = zext i6 %arr1Zeroes53_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln419"/></StgValue>
</operation>

<operation id="509" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit54:1  %sub_ln433 = sub i6 -31, %arr1Zeroes53_0

]]></Node>
<StgValue><ssdm name="sub_ln433"/></StgValue>
</operation>

<operation id="510" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="7" op_0_bw="6">
<![CDATA[
.loopexit54:2  %zext_ln433 = zext i6 %sub_ln433 to i7

]]></Node>
<StgValue><ssdm name="zext_ln433"/></StgValue>
</operation>

<operation id="511" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit54:3  %icmp_ln433 = icmp ugt i6 %sub_ln433, 17

]]></Node>
<StgValue><ssdm name="icmp_ln433"/></StgValue>
</operation>

<operation id="512" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
</and_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit54:4  br i1 %icmp_ln433, label %.loopexit52, label %49

]]></Node>
<StgValue><ssdm name="br_ln433"/></StgValue>
</operation>

<operation id="513" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
<literal name="icmp_ln433" val="0"/>
</and_exp><and_exp><literal name="tmp_12" val="1"/>
<literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %icmp_ln436 = icmp ult i6 %sub_ln433, 17

]]></Node>
<StgValue><ssdm name="icmp_ln436"/></StgValue>
</operation>

<operation id="514" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
<literal name="icmp_ln433" val="0"/>
</and_exp><and_exp><literal name="tmp_12" val="1"/>
<literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln436, label %.loopexit52, label %._crit_edge232.preheader

]]></Node>
<StgValue><ssdm name="br_ln436"/></StgValue>
</operation>

<operation id="515" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln420" val="0"/>
<literal name="icmp_ln433" val="0"/>
<literal name="icmp_ln436" val="0"/>
</and_exp><and_exp><literal name="tmp_12" val="1"/>
<literal name="icmp_ln433" val="0"/>
<literal name="icmp_ln436" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge232.preheader:0  br label %._crit_edge232

]]></Node>
<StgValue><ssdm name="br_ln440"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="516" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge232:0  %i57_0_in = phi i7 [ %i_54, %51 ], [ %zext_ln433, %._crit_edge232.preheader ]

]]></Node>
<StgValue><ssdm name="i57_0_in"/></StgValue>
</operation>

<operation id="517" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge232:1  %boolean52_1 = phi i32 [ 0, %51 ], [ %boolean52_0, %._crit_edge232.preheader ]

]]></Node>
<StgValue><ssdm name="boolean52_1"/></StgValue>
</operation>

<operation id="518" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge232:2  %i_54 = add i7 %i57_0_in, -1

]]></Node>
<StgValue><ssdm name="i_54"/></StgValue>
</operation>

<operation id="519" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge232:3  %sext_ln440 = sext i7 %i_54 to i32

]]></Node>
<StgValue><ssdm name="sext_ln440"/></StgValue>
</operation>

<operation id="520" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge232:4  %icmp_ln440 = icmp sgt i7 %i57_0_in, 0

]]></Node>
<StgValue><ssdm name="icmp_ln440"/></StgValue>
</operation>

<operation id="521" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge232:5  br i1 %icmp_ln440, label %50, label %.loopexit52.loopexit

]]></Node>
<StgValue><ssdm name="br_ln440"/></StgValue>
</operation>

<operation id="522" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln441 = zext i32 %sext_ln440 to i64

]]></Node>
<StgValue><ssdm name="zext_ln441"/></StgValue>
</operation>

<operation id="523" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_1_addr_2 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln441

]]></Node>
<StgValue><ssdm name="arr1_1_addr_2"/></StgValue>
</operation>

<operation id="524" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_1_load_1 = load i32* %arr1_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_1"/></StgValue>
</operation>

<operation id="525" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arr2_1_addr = getelementptr [17 x i4]* @arr2_1, i64 0, i64 %zext_ln441

]]></Node>
<StgValue><ssdm name="arr2_1_addr"/></StgValue>
</operation>

<operation id="526" st_id="32" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln440" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="4" op_0_bw="5">
<![CDATA[
:4  %arr2_1_load = load i4* %arr2_1_addr, align 1

]]></Node>
<StgValue><ssdm name="arr2_1_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="527" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
<literal name="icmp_ln436" val="0"/>
<literal name="icmp_ln440" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_1_load_1 = load i32* %arr1_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_1"/></StgValue>
</operation>

<operation id="528" st_id="33" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
<literal name="icmp_ln436" val="0"/>
<literal name="icmp_ln440" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="4" op_0_bw="5">
<![CDATA[
:4  %arr2_1_load = load i4* %arr2_1_addr, align 1

]]></Node>
<StgValue><ssdm name="arr2_1_load"/></StgValue>
</operation>

<operation id="529" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
<literal name="icmp_ln436" val="0"/>
<literal name="icmp_ln440" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="4">
<![CDATA[
:5  %sext_ln441 = sext i4 %arr2_1_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln441"/></StgValue>
</operation>

<operation id="530" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
<literal name="icmp_ln436" val="0"/>
<literal name="icmp_ln440" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="8">
<![CDATA[
:6  %zext_ln441_1 = zext i8 %sext_ln441 to i32

]]></Node>
<StgValue><ssdm name="zext_ln441_1"/></StgValue>
</operation>

<operation id="531" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
<literal name="icmp_ln436" val="0"/>
<literal name="icmp_ln440" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln441 = icmp sgt i32 %arr1_1_load_1, %zext_ln441_1

]]></Node>
<StgValue><ssdm name="icmp_ln441"/></StgValue>
</operation>

<operation id="532" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
<literal name="icmp_ln436" val="0"/>
<literal name="icmp_ln440" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln441, label %.loopexit52.loopexit, label %51

]]></Node>
<StgValue><ssdm name="br_ln441"/></StgValue>
</operation>

<operation id="533" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
<literal name="icmp_ln436" val="0"/>
<literal name="icmp_ln440" val="1"/>
<literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln445 = icmp slt i32 %arr1_1_load_1, %zext_ln441_1

]]></Node>
<StgValue><ssdm name="icmp_ln445"/></StgValue>
</operation>

<operation id="534" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
<literal name="icmp_ln436" val="0"/>
<literal name="icmp_ln440" val="1"/>
<literal name="icmp_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln445, label %.loopexit52.loopexit, label %._crit_edge232

]]></Node>
<StgValue><ssdm name="br_ln445"/></StgValue>
</operation>

<operation id="535" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
<literal name="icmp_ln436" val="0"/>
<literal name="icmp_ln445" val="1"/>
</and_exp><and_exp><literal name="icmp_ln433" val="0"/>
<literal name="icmp_ln436" val="0"/>
<literal name="icmp_ln441" val="1"/>
</and_exp><and_exp><literal name="icmp_ln433" val="0"/>
<literal name="icmp_ln436" val="0"/>
<literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.loopexit52.loopexit:0  %boolean52_4_ph = phi i32 [ %boolean52_1, %._crit_edge232 ], [ 1, %50 ], [ -1, %51 ]

]]></Node>
<StgValue><ssdm name="boolean52_4_ph"/></StgValue>
</operation>

<operation id="536" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
<literal name="icmp_ln436" val="0"/>
<literal name="icmp_ln445" val="1"/>
</and_exp><and_exp><literal name="icmp_ln433" val="0"/>
<literal name="icmp_ln436" val="0"/>
<literal name="icmp_ln441" val="1"/>
</and_exp><and_exp><literal name="icmp_ln433" val="0"/>
<literal name="icmp_ln436" val="0"/>
<literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
.loopexit52.loopexit:1  br label %.loopexit52

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="537" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp><and_exp><literal name="icmp_ln441" val="1"/>
</and_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp><and_exp><literal name="icmp_ln436" val="1"/>
</and_exp><and_exp><literal name="icmp_ln433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.loopexit52:0  %boolean52_4 = phi i32 [ 1, %.loopexit54 ], [ -1, %49 ], [ %boolean52_4_ph, %.loopexit52.loopexit ]

]]></Node>
<StgValue><ssdm name="boolean52_4"/></StgValue>
</operation>

<operation id="538" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp><and_exp><literal name="icmp_ln441" val="1"/>
</and_exp><and_exp><literal name="icmp_ln440" val="0"/>
</and_exp><and_exp><literal name="icmp_ln436" val="1"/>
</and_exp><and_exp><literal name="icmp_ln433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
.loopexit52:1  br label %52

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="539" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i58_0 = phi i7 [ 32, %.loopexit52 ], [ %i_56, %54 ]

]]></Node>
<StgValue><ssdm name="i58_0"/></StgValue>
</operation>

<operation id="540" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %arr1Zeroes53_1 = phi i7 [ %zext_ln419, %.loopexit52 ], [ %arr1Zeroes_7, %54 ]

]]></Node>
<StgValue><ssdm name="arr1Zeroes53_1"/></StgValue>
</operation>

<operation id="541" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="7">
<![CDATA[
:2  %sext_ln455 = sext i7 %i58_0 to i32

]]></Node>
<StgValue><ssdm name="sext_ln455"/></StgValue>
</operation>

<operation id="542" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:3  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i58_0, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="543" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 33, i64 17)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="544" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_20, label %.loopexit51, label %53

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>

<operation id="545" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln456 = zext i32 %sext_ln455 to i64

]]></Node>
<StgValue><ssdm name="zext_ln456"/></StgValue>
</operation>

<operation id="546" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_1_addr_3 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln456

]]></Node>
<StgValue><ssdm name="arr1_1_addr_3"/></StgValue>
</operation>

<operation id="547" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_1_load_2 = load i32* %arr1_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="548" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_1_load_2 = load i32* %arr1_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_2"/></StgValue>
</operation>

<operation id="549" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln456 = icmp eq i32 %arr1_1_load_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln456"/></StgValue>
</operation>

<operation id="550" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln456, label %54, label %.loopexit51

]]></Node>
<StgValue><ssdm name="br_ln456"/></StgValue>
</operation>

<operation id="551" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="icmp_ln456" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %arr1Zeroes_7 = add i7 %arr1Zeroes53_1, 1

]]></Node>
<StgValue><ssdm name="arr1Zeroes_7"/></StgValue>
</operation>

<operation id="552" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="icmp_ln456" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %i_56 = add i7 %i58_0, -1

]]></Node>
<StgValue><ssdm name="i_56"/></StgValue>
</operation>

<operation id="553" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="icmp_ln456" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %52

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>

<operation id="554" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln456" val="0"/>
</and_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit51:0  %icmp_ln469 = icmp eq i7 %arr1Zeroes53_1, 33

]]></Node>
<StgValue><ssdm name="icmp_ln469"/></StgValue>
</operation>

<operation id="555" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln456" val="0"/>
</and_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit51:1  br i1 %icmp_ln469, label %.loopexit49, label %.preheader144.preheader

]]></Node>
<StgValue><ssdm name="br_ln469"/></StgValue>
</operation>

<operation id="556" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln456" val="0"/>
<literal name="icmp_ln469" val="0"/>
</and_exp><and_exp><literal name="tmp_20" val="1"/>
<literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
.preheader144.preheader:0  br label %.preheader144

]]></Node>
<StgValue><ssdm name="br_ln470"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="557" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader144:0  %boolean52_5 = phi i32 [ %boolean52_9, %.loopexit46 ], [ %boolean52_4, %.preheader144.preheader ]

]]></Node>
<StgValue><ssdm name="boolean52_5"/></StgValue>
</operation>

<operation id="558" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader144:1  %arr1Zeroes53_2 = phi i7 [ %zext_ln551, %.loopexit46 ], [ %arr1Zeroes53_1, %.preheader144.preheader ]

]]></Node>
<StgValue><ssdm name="arr1Zeroes53_2"/></StgValue>
</operation>

<operation id="559" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader144:2  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %boolean52_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="560" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader144:3  br i1 %tmp_22, label %.loopexit49.loopexit, label %.preheader143.preheader

]]></Node>
<StgValue><ssdm name="br_ln470"/></StgValue>
</operation>

<operation id="561" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader143.preheader:0  %sub_ln472 = sub i7 32, %arr1Zeroes53_2

]]></Node>
<StgValue><ssdm name="sub_ln472"/></StgValue>
</operation>

<operation id="562" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
.preheader143.preheader:1  br label %.preheader143

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="563" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader143:0  %k61_0 = phi i6 [ %k_6, %55 ], [ 0, %.preheader143.preheader ]

]]></Node>
<StgValue><ssdm name="k61_0"/></StgValue>
</operation>

<operation id="564" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="7" op_0_bw="6">
<![CDATA[
.preheader143:1  %zext_ln472 = zext i6 %k61_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln472"/></StgValue>
</operation>

<operation id="565" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader143:2  %icmp_ln472 = icmp slt i7 %zext_ln472, %sub_ln472

]]></Node>
<StgValue><ssdm name="icmp_ln472"/></StgValue>
</operation>

<operation id="566" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader143:3  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32, i64 0)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="567" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader143:4  %k_6 = add i6 %k61_0, 1

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="568" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader143:5  br i1 %icmp_ln472, label %55, label %56

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>

<operation id="569" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln473 = zext i6 %k61_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln473"/></StgValue>
</operation>

<operation id="570" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %temp_1_addr = getelementptr inbounds [40 x i32]* %temp_1, i64 0, i64 %zext_ln473

]]></Node>
<StgValue><ssdm name="temp_1_addr"/></StgValue>
</operation>

<operation id="571" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:2  store i32 0, i32* %temp_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln473"/></StgValue>
</operation>

<operation id="572" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader143

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>

<operation id="573" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %icmp_ln476 = icmp slt i7 %sub_ln472, 18

]]></Node>
<StgValue><ssdm name="icmp_ln476"/></StgValue>
</operation>

<operation id="574" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln476, label %.preheader141.preheader, label %.preheader140.preheader

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>

<operation id="575" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader140.preheader:0  %sub_ln491 = sub i7 15, %arr1Zeroes53_2

]]></Node>
<StgValue><ssdm name="sub_ln491"/></StgValue>
</operation>

<operation id="576" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
.preheader140.preheader:1  br label %.preheader140

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="577" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="icmp_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
.preheader141.preheader:0  br label %.preheader141

]]></Node>
<StgValue><ssdm name="br_ln477"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="578" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader140:0  %k64_0 = phi i4 [ %k_8, %60 ], [ 0, %.preheader140.preheader ]

]]></Node>
<StgValue><ssdm name="k64_0"/></StgValue>
</operation>

<operation id="579" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="7" op_0_bw="4">
<![CDATA[
.preheader140:1  %zext_ln491 = zext i4 %k64_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln491"/></StgValue>
</operation>

<operation id="580" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader140:2  %icmp_ln491 = icmp slt i7 %zext_ln491, %sub_ln491

]]></Node>
<StgValue><ssdm name="icmp_ln491"/></StgValue>
</operation>

<operation id="581" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader140:3  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="582" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader140:4  %k_8 = add i4 %k64_0, 1

]]></Node>
<StgValue><ssdm name="k_8"/></StgValue>
</operation>

<operation id="583" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader140:5  br i1 %icmp_ln491, label %60, label %.preheader139.preheader

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="584" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln492 = zext i4 %k64_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln492"/></StgValue>
</operation>

<operation id="585" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fullArr_1_addr = getelementptr [40 x i9]* %fullArr_1, i64 0, i64 %zext_ln492

]]></Node>
<StgValue><ssdm name="fullArr_1_addr"/></StgValue>
</operation>

<operation id="586" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="9" op_1_bw="6">
<![CDATA[
:2  store i9 255, i9* %fullArr_1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="587" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader140

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="588" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader139.preheader:0  %sub_ln521 = sub i7 14, %arr1Zeroes53_2

]]></Node>
<StgValue><ssdm name="sub_ln521"/></StgValue>
</operation>

<operation id="589" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader139.preheader:1  %add_ln522 = add i7 %sub_ln521, 17

]]></Node>
<StgValue><ssdm name="add_ln522"/></StgValue>
</operation>

<operation id="590" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="7">
<![CDATA[
.preheader139.preheader:2  %sext_ln522 = sext i7 %add_ln522 to i32

]]></Node>
<StgValue><ssdm name="sext_ln522"/></StgValue>
</operation>

<operation id="591" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="32">
<![CDATA[
.preheader139.preheader:3  %zext_ln522_1 = zext i32 %sext_ln522 to i64

]]></Node>
<StgValue><ssdm name="zext_ln522_1"/></StgValue>
</operation>

<operation id="592" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader139.preheader:4  %temp_1_addr_4 = getelementptr inbounds [40 x i32]* %temp_1, i64 0, i64 %zext_ln522_1

]]></Node>
<StgValue><ssdm name="temp_1_addr_4"/></StgValue>
</operation>

<operation id="593" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
.preheader139.preheader:5  br label %.preheader139

]]></Node>
<StgValue><ssdm name="br_ln496"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="594" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader139:0  %i65_0 = phi i4 [ 0, %.preheader139.preheader ], [ %i_64, %.preheader139.loopexit ]

]]></Node>
<StgValue><ssdm name="i65_0"/></StgValue>
</operation>

<operation id="595" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader139:1  %addCarry34_6 = phi i8 [ 0, %.preheader139.preheader ], [ %addCarry34_7, %.preheader139.loopexit ]

]]></Node>
<StgValue><ssdm name="addCarry34_6"/></StgValue>
</operation>

<operation id="596" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="5" op_0_bw="4">
<![CDATA[
.preheader139:2  %zext_ln496 = zext i4 %i65_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln496"/></StgValue>
</operation>

<operation id="597" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="6" op_0_bw="4">
<![CDATA[
.preheader139:3  %zext_ln496_1 = zext i4 %i65_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln496_1"/></StgValue>
</operation>

<operation id="598" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="7" op_0_bw="4">
<![CDATA[
.preheader139:4  %zext_ln496_2 = zext i4 %i65_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln496_2"/></StgValue>
</operation>

<operation id="599" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader139:5  %icmp_ln496 = icmp slt i7 %zext_ln496_2, %sub_ln491

]]></Node>
<StgValue><ssdm name="icmp_ln496"/></StgValue>
</operation>

<operation id="600" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader139:6  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="601" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader139:7  %i_64 = add i4 %i65_0, 1

]]></Node>
<StgValue><ssdm name="i_64"/></StgValue>
</operation>

<operation id="602" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader139:8  br i1 %icmp_ln496, label %.preheader138.preheader, label %.preheader263.preheader

]]></Node>
<StgValue><ssdm name="br_ln496"/></StgValue>
</operation>

<operation id="603" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="4">
<![CDATA[
.preheader138.preheader:0  %zext_ln499 = zext i4 %i65_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln499"/></StgValue>
</operation>

<operation id="604" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader138.preheader:1  %fullArr_1_addr_1 = getelementptr [40 x i9]* %fullArr_1, i64 0, i64 %zext_ln499

]]></Node>
<StgValue><ssdm name="fullArr_1_addr_1"/></StgValue>
</operation>

<operation id="605" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="9" op_0_bw="6">
<![CDATA[
.preheader138.preheader:2  %fullArr_1_load = load i9* %fullArr_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fullArr_1_load"/></StgValue>
</operation>

<operation id="606" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader138.preheader:4  %icmp_ln521 = icmp ne i7 %zext_ln496_2, %sub_ln521

]]></Node>
<StgValue><ssdm name="icmp_ln521"/></StgValue>
</operation>

<operation id="607" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
.preheader263.preheader:0  br label %.preheader263

]]></Node>
<StgValue><ssdm name="br_ln528"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="608" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="9" op_0_bw="6">
<![CDATA[
.preheader138.preheader:2  %fullArr_1_load = load i9* %fullArr_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fullArr_1_load"/></StgValue>
</operation>

<operation id="609" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="17" op_0_bw="9">
<![CDATA[
.preheader138.preheader:3  %sext_ln521 = sext i9 %fullArr_1_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln521"/></StgValue>
</operation>

<operation id="610" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader138.preheader:5  %add_ln508 = add i6 %zext_ln496_1, 17

]]></Node>
<StgValue><ssdm name="add_ln508"/></StgValue>
</operation>

<operation id="611" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="6">
<![CDATA[
.preheader138.preheader:6  %zext_ln508 = zext i6 %add_ln508 to i64

]]></Node>
<StgValue><ssdm name="zext_ln508"/></StgValue>
</operation>

<operation id="612" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader138.preheader:7  %temp_1_addr_2 = getelementptr inbounds [40 x i32]* %temp_1, i64 0, i64 %zext_ln508

]]></Node>
<StgValue><ssdm name="temp_1_addr_2"/></StgValue>
</operation>

<operation id="613" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
.preheader138.preheader:8  br label %.preheader138

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="614" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader138:0  %j67_0 = phi i5 [ 0, %.preheader138.preheader ], [ %j_10, %.preheader138.backedge ]

]]></Node>
<StgValue><ssdm name="j67_0"/></StgValue>
</operation>

<operation id="615" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
.preheader138:1  %mulCarry66_0 = phi i18 [ 0, %.preheader138.preheader ], [ %mulCarry66_2, %.preheader138.backedge ]

]]></Node>
<StgValue><ssdm name="mulCarry66_0"/></StgValue>
</operation>

<operation id="616" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader138:2  %addCarry34_7 = phi i8 [ %addCarry34_6, %.preheader138.preheader ], [ %addCarry34_7_be, %.preheader138.backedge ]

]]></Node>
<StgValue><ssdm name="addCarry34_7"/></StgValue>
</operation>

<operation id="617" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="24" op_0_bw="18">
<![CDATA[
.preheader138:3  %sext_ln498 = sext i18 %mulCarry66_0 to i24

]]></Node>
<StgValue><ssdm name="sext_ln498"/></StgValue>
</operation>

<operation id="618" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader138:4  %icmp_ln498 = icmp eq i5 %j67_0, -15

]]></Node>
<StgValue><ssdm name="icmp_ln498"/></StgValue>
</operation>

<operation id="619" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader138:5  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="620" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader138:6  %j_10 = add i5 %j67_0, 1

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="621" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138:7  br i1 %icmp_ln498, label %.preheader139.loopexit, label %._crit_edge235

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="622" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge235:0  %zext_ln499_1 = zext i5 %j67_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln499_1"/></StgValue>
</operation>

<operation id="623" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge235:1  %arr2_1_addr_2 = getelementptr [17 x i4]* @arr2_1, i64 0, i64 %zext_ln499_1

]]></Node>
<StgValue><ssdm name="arr2_1_addr_2"/></StgValue>
</operation>

<operation id="624" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="4" op_0_bw="5">
<![CDATA[
._crit_edge235:2  %arr2_1_load_2 = load i4* %arr2_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="arr2_1_load_2"/></StgValue>
</operation>

<operation id="625" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="18">
<![CDATA[
._crit_edge235:8  %trunc_ln499_1 = trunc i18 %mulCarry66_0 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln499_1"/></StgValue>
</operation>

<operation id="626" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
.preheader139.loopexit:0  br label %.preheader139

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="627" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="4" op_0_bw="5">
<![CDATA[
._crit_edge235:2  %arr2_1_load_2 = load i4* %arr2_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="arr2_1_load_2"/></StgValue>
</operation>

<operation id="628" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge235:3  %sext_ln499 = sext i4 %arr2_1_load_2 to i8

]]></Node>
<StgValue><ssdm name="sext_ln499"/></StgValue>
</operation>

<operation id="629" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="17" op_0_bw="8">
<![CDATA[
._crit_edge235:4  %zext_ln499_2 = zext i8 %sext_ln499 to i17

]]></Node>
<StgValue><ssdm name="zext_ln499_2"/></StgValue>
</operation>

<operation id="630" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge235:5  %mul_ln499 = mul i17 %sext_ln521, %zext_ln499_2

]]></Node>
<StgValue><ssdm name="mul_ln499"/></StgValue>
</operation>

<operation id="631" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="26" op_0_bw="17">
<![CDATA[
._crit_edge235:6  %sext_ln499_1 = sext i17 %mul_ln499 to i26

]]></Node>
<StgValue><ssdm name="sext_ln499_1"/></StgValue>
</operation>

<operation id="632" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="17">
<![CDATA[
._crit_edge235:7  %trunc_ln499 = trunc i17 %mul_ln499 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln499"/></StgValue>
</operation>

<operation id="633" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="26" op_0_bw="24">
<![CDATA[
._crit_edge235:9  %zext_ln498 = zext i24 %sext_ln498 to i26

]]></Node>
<StgValue><ssdm name="zext_ln498"/></StgValue>
</operation>

<operation id="634" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
._crit_edge235:10  %mulTemp_5 = add i26 %zext_ln498, %sext_ln499_1

]]></Node>
<StgValue><ssdm name="mulTemp_5"/></StgValue>
</operation>

<operation id="635" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge235:11  %add_ln499_1 = add i8 %trunc_ln499, %trunc_ln499_1

]]></Node>
<StgValue><ssdm name="add_ln499_1"/></StgValue>
</operation>

<operation id="636" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="18" op_0_bw="18" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge235:12  %tmp_28 = call i18 @_ssdm_op_PartSelect.i18.i26.i32.i32(i26 %mulTemp_5, i32 8, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="637" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="18" op_0_bw="18" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge235:14  %trunc_ln5 = call i18 @_ssdm_op_PartSelect.i18.i26.i32.i32(i26 %mulTemp_5, i32 8, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="638" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge235:13  %icmp_ln500 = icmp sgt i18 %tmp_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln500"/></StgValue>
</operation>

<operation id="639" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
._crit_edge235:15  %mulCarry_6 = select i1 %icmp_ln500, i18 %trunc_ln5, i18 0

]]></Node>
<StgValue><ssdm name="mulCarry_6"/></StgValue>
</operation>

<operation id="640" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="24" op_0_bw="18">
<![CDATA[
._crit_edge235:16  %sext_ln500 = sext i18 %mulCarry_6 to i24

]]></Node>
<StgValue><ssdm name="sext_ln500"/></StgValue>
</operation>

<operation id="641" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="24">
<![CDATA[
._crit_edge235:17  %zext_ln500 = zext i24 %sext_ln500 to i32

]]></Node>
<StgValue><ssdm name="zext_ln500"/></StgValue>
</operation>

<operation id="642" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge235:18  %icmp_ln507 = icmp ne i5 %j67_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln507"/></StgValue>
</operation>

<operation id="643" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge235:19  %icmp_ln507_1 = icmp eq i18 %mulCarry_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln507_1"/></StgValue>
</operation>

<operation id="644" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge235:20  %or_ln507 = or i1 %icmp_ln507, %icmp_ln507_1

]]></Node>
<StgValue><ssdm name="or_ln507"/></StgValue>
</operation>

<operation id="645" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge235:21  br i1 %or_ln507, label %._crit_edge236_ifconv, label %61

]]></Node>
<StgValue><ssdm name="br_ln507"/></StgValue>
</operation>

<operation id="646" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0  store i32 %zext_ln500, i32* %temp_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln508"/></StgValue>
</operation>

<operation id="647" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln507" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge236_ifconv

]]></Node>
<StgValue><ssdm name="br_ln510"/></StgValue>
</operation>

<operation id="648" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge236_ifconv:2  %add_ln512 = add i5 %j67_0, %zext_ln496

]]></Node>
<StgValue><ssdm name="add_ln512"/></StgValue>
</operation>

<operation id="649" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge236_ifconv:3  %zext_ln512_1 = zext i5 %add_ln512 to i64

]]></Node>
<StgValue><ssdm name="zext_ln512_1"/></StgValue>
</operation>

<operation id="650" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge236_ifconv:4  %temp_1_addr_3 = getelementptr inbounds [40 x i32]* %temp_1, i64 0, i64 %zext_ln512_1

]]></Node>
<StgValue><ssdm name="temp_1_addr_3"/></StgValue>
</operation>

<operation id="651" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge236_ifconv:5  %temp_1_load_1 = load i32* %temp_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="temp_1_load_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="652" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
._crit_edge236_ifconv:0  %mulCarry66_2 = phi i18 [ 0, %61 ], [ %mulCarry_6, %._crit_edge235 ]

]]></Node>
<StgValue><ssdm name="mulCarry66_2"/></StgValue>
</operation>

<operation id="653" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge236_ifconv:1  %zext_ln512 = zext i8 %add_ln499_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln512"/></StgValue>
</operation>

<operation id="654" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge236_ifconv:5  %temp_1_load_1 = load i32* %temp_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="temp_1_load_1"/></StgValue>
</operation>

<operation id="655" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge236_ifconv:6  %zext_ln512_2 = zext i8 %addCarry34_7 to i9

]]></Node>
<StgValue><ssdm name="zext_ln512_2"/></StgValue>
</operation>

<operation id="656" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge236_ifconv:7  %add_ln512_2 = add i8 %add_ln499_1, %addCarry34_7

]]></Node>
<StgValue><ssdm name="add_ln512_2"/></StgValue>
</operation>

<operation id="657" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge236_ifconv:8  %add_ln512_1 = add i9 %zext_ln512_2, %zext_ln512

]]></Node>
<StgValue><ssdm name="add_ln512_1"/></StgValue>
</operation>

<operation id="658" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge236_ifconv:9  %zext_ln512_3 = zext i9 %add_ln512_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln512_3"/></StgValue>
</operation>

<operation id="659" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge236_ifconv:10  %trunc_ln512 = trunc i32 %temp_1_load_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln512"/></StgValue>
</operation>

<operation id="660" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge236_ifconv:11  %addTemp_5 = add i32 %temp_1_load_1, %zext_ln512_3

]]></Node>
<StgValue><ssdm name="addTemp_5"/></StgValue>
</operation>

<operation id="661" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge236_ifconv:12  %add_ln512_3 = add i8 %add_ln512_2, %trunc_ln512

]]></Node>
<StgValue><ssdm name="add_ln512_3"/></StgValue>
</operation>

<operation id="662" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge236_ifconv:13  %tmp_30 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %addTemp_5, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="663" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge236_ifconv:14  %icmp_ln513 = icmp sgt i24 %tmp_30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln513"/></StgValue>
</operation>

<operation id="664" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge236_ifconv:15  %addCarry_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %addTemp_5, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="addCarry_4"/></StgValue>
</operation>

<operation id="665" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge236_ifconv:16  %select_ln513 = select i1 %icmp_ln513, i8 %addCarry_4, i8 0

]]></Node>
<StgValue><ssdm name="select_ln513"/></StgValue>
</operation>

<operation id="666" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge236_ifconv:17  %zext_ln519 = zext i8 %add_ln512_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln519"/></StgValue>
</operation>

<operation id="667" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
._crit_edge236_ifconv:18  store i32 %zext_ln519, i32* %temp_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="668" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge236_ifconv:19  %icmp_ln521_1 = icmp eq i8 %select_ln513, 0

]]></Node>
<StgValue><ssdm name="icmp_ln521_1"/></StgValue>
</operation>

<operation id="669" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge236_ifconv:20  %or_ln521 = or i1 %icmp_ln521, %icmp_ln521_1

]]></Node>
<StgValue><ssdm name="or_ln521"/></StgValue>
</operation>

<operation id="670" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge236_ifconv:21  %or_ln521_1 = or i1 %or_ln521, %icmp_ln507

]]></Node>
<StgValue><ssdm name="or_ln521_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="671" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge236_ifconv:22  br i1 %or_ln521_1, label %.preheader138.backedge, label %62

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="672" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  %temp_1_load_2 = load i32* %temp_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="temp_1_load_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="673" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="8">
<![CDATA[
:0  %zext_ln522 = zext i8 %select_ln513 to i32

]]></Node>
<StgValue><ssdm name="zext_ln522"/></StgValue>
</operation>

<operation id="674" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  %temp_1_load_2 = load i32* %temp_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="temp_1_load_2"/></StgValue>
</operation>

<operation id="675" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln522_1 = add nsw i32 %temp_1_load_2, %zext_ln522

]]></Node>
<StgValue><ssdm name="add_ln522_1"/></StgValue>
</operation>

<operation id="676" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  store i32 %add_ln522_1, i32* %temp_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="677" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader138.backedge

]]></Node>
<StgValue><ssdm name="br_ln524"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="678" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader138.backedge:0  %addCarry34_7_be = phi i8 [ 0, %62 ], [ %select_ln513, %._crit_edge236_ifconv ]

]]></Node>
<StgValue><ssdm name="addCarry34_7_be"/></StgValue>
</operation>

<operation id="679" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
.preheader138.backedge:1  br label %.preheader138

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="680" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader263:0  %i70_0 = phi i6 [ %trunc_ln528, %65 ], [ 0, %.preheader263.preheader ]

]]></Node>
<StgValue><ssdm name="i70_0"/></StgValue>
</operation>

<operation id="681" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="7" op_0_bw="6">
<![CDATA[
.preheader263:1  %zext_ln528 = zext i6 %i70_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln528"/></StgValue>
</operation>

<operation id="682" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader263:2  %icmp_ln528 = icmp eq i7 %zext_ln528, %sub_ln472

]]></Node>
<StgValue><ssdm name="icmp_ln528"/></StgValue>
</operation>

<operation id="683" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader263:3  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 63, i64 0)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="684" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader263:4  %i_67 = add i7 1, %zext_ln528

]]></Node>
<StgValue><ssdm name="i_67"/></StgValue>
</operation>

<operation id="685" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="6" op_0_bw="7">
<![CDATA[
.preheader263:5  %trunc_ln528 = trunc i7 %i_67 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln528"/></StgValue>
</operation>

<operation id="686" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader263:6  br i1 %icmp_ln528, label %.loopexit137.loopexit, label %63

]]></Node>
<StgValue><ssdm name="br_ln528"/></StgValue>
</operation>

<operation id="687" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
<literal name="icmp_ln528" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln529 = zext i6 %i70_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln529"/></StgValue>
</operation>

<operation id="688" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
<literal name="icmp_ln528" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_1_addr_6 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln529

]]></Node>
<StgValue><ssdm name="arr1_1_addr_6"/></StgValue>
</operation>

<operation id="689" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
<literal name="icmp_ln528" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_1_load_5 = load i32* %arr1_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_5"/></StgValue>
</operation>

<operation id="690" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
<literal name="icmp_ln528" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %temp_1_addr_1 = getelementptr inbounds [40 x i32]* %temp_1, i64 0, i64 %zext_ln529

]]></Node>
<StgValue><ssdm name="temp_1_addr_1"/></StgValue>
</operation>

<operation id="691" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
<literal name="icmp_ln528" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="6">
<![CDATA[
:4  %temp_1_load = load i32* %temp_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="temp_1_load"/></StgValue>
</operation>

<operation id="692" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
<literal name="icmp_ln528" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
.loopexit137.loopexit:0  br label %.loopexit137

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="693" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln528" val="1"/>
</and_exp><and_exp><literal name="icmp_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
.loopexit137:0  br label %66

]]></Node>
<StgValue><ssdm name="br_ln541"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="694" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_1_load_5 = load i32* %arr1_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_5"/></StgValue>
</operation>

<operation id="695" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="6">
<![CDATA[
:4  %temp_1_load = load i32* %temp_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="temp_1_load"/></StgValue>
</operation>

<operation id="696" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %icmp_ln529 = icmp slt i32 %arr1_1_load_5, %temp_1_load

]]></Node>
<StgValue><ssdm name="icmp_ln529"/></StgValue>
</operation>

<operation id="697" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln529, label %64, label %65

]]></Node>
<StgValue><ssdm name="br_ln529"/></StgValue>
</operation>

<operation id="698" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln534 = zext i7 %i_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln534"/></StgValue>
</operation>

<operation id="699" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arr1_1_addr_7 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="arr1_1_addr_7"/></StgValue>
</operation>

<operation id="700" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="6">
<![CDATA[
:3  %arr1_1_load_6 = load i32* %arr1_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_6"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="701" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln533 = add nsw i32 %arr1_1_load_5, 256

]]></Node>
<StgValue><ssdm name="add_ln533"/></StgValue>
</operation>

<operation id="702" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="6">
<![CDATA[
:3  %arr1_1_load_6 = load i32* %arr1_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_6"/></StgValue>
</operation>

<operation id="703" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln534 = add nsw i32 %arr1_1_load_6, -1

]]></Node>
<StgValue><ssdm name="add_ln534"/></StgValue>
</operation>

<operation id="704" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:5  store i32 %add_ln534, i32* %arr1_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln534"/></StgValue>
</operation>

<operation id="705" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %65

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="706" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %p_pn196 = phi i32 [ %add_ln533, %64 ], [ %arr1_1_load_5, %63 ]

]]></Node>
<StgValue><ssdm name="p_pn196"/></StgValue>
</operation>

<operation id="707" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %sub_ln535 = sub nsw i32 %p_pn196, %temp_1_load

]]></Node>
<StgValue><ssdm name="sub_ln535"/></StgValue>
</operation>

<operation id="708" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:2  store i32 %sub_ln535, i32* %arr1_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln535"/></StgValue>
</operation>

<operation id="709" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader263

]]></Node>
<StgValue><ssdm name="br_ln528"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="710" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader141:0  %i62_0 = phi i5 [ %i_62, %59 ], [ 0, %.preheader141.preheader ]

]]></Node>
<StgValue><ssdm name="i62_0"/></StgValue>
</operation>

<operation id="711" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader141:1  %icmp_ln477 = icmp eq i5 %i62_0, -15

]]></Node>
<StgValue><ssdm name="icmp_ln477"/></StgValue>
</operation>

<operation id="712" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader141:2  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="713" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader141:3  %i_62 = add i5 %i62_0, 1

]]></Node>
<StgValue><ssdm name="i_62"/></StgValue>
</operation>

<operation id="714" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader141:4  br i1 %icmp_ln477, label %.loopexit137.loopexit113, label %57

]]></Node>
<StgValue><ssdm name="br_ln477"/></StgValue>
</operation>

<operation id="715" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln478 = zext i5 %i62_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln478"/></StgValue>
</operation>

<operation id="716" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_1_addr_4 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="arr1_1_addr_4"/></StgValue>
</operation>

<operation id="717" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_1_load_3 = load i32* %arr1_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_3"/></StgValue>
</operation>

<operation id="718" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arr2_1_addr_1 = getelementptr [17 x i4]* @arr2_1, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="arr2_1_addr_1"/></StgValue>
</operation>

<operation id="719" st_id="53" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="4" op_0_bw="5">
<![CDATA[
:4  %arr2_1_load_1 = load i4* %arr2_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="arr2_1_load_1"/></StgValue>
</operation>

<operation id="720" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
.loopexit137.loopexit113:0  br label %.loopexit137

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="721" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_1_load_3 = load i32* %arr1_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_3"/></StgValue>
</operation>

<operation id="722" st_id="54" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="4" op_0_bw="5">
<![CDATA[
:4  %arr2_1_load_1 = load i4* %arr2_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="arr2_1_load_1"/></StgValue>
</operation>

<operation id="723" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="4">
<![CDATA[
:5  %sext_ln478 = sext i4 %arr2_1_load_1 to i8

]]></Node>
<StgValue><ssdm name="sext_ln478"/></StgValue>
</operation>

<operation id="724" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="8">
<![CDATA[
:6  %zext_ln478_1 = zext i8 %sext_ln478 to i32

]]></Node>
<StgValue><ssdm name="zext_ln478_1"/></StgValue>
</operation>

<operation id="725" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln478 = icmp slt i32 %arr1_1_load_3, %zext_ln478_1

]]></Node>
<StgValue><ssdm name="icmp_ln478"/></StgValue>
</operation>

<operation id="726" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln478, label %58, label %59

]]></Node>
<StgValue><ssdm name="br_ln478"/></StgValue>
</operation>

<operation id="727" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln483 = zext i5 %i_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln483"/></StgValue>
</operation>

<operation id="728" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arr1_1_addr_5 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln483

]]></Node>
<StgValue><ssdm name="arr1_1_addr_5"/></StgValue>
</operation>

<operation id="729" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="6">
<![CDATA[
:3  %arr1_1_load_4 = load i32* %arr1_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_4"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="730" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln482 = add nsw i32 %arr1_1_load_3, 256

]]></Node>
<StgValue><ssdm name="add_ln482"/></StgValue>
</operation>

<operation id="731" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="6">
<![CDATA[
:3  %arr1_1_load_4 = load i32* %arr1_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_4"/></StgValue>
</operation>

<operation id="732" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln483 = add nsw i32 %arr1_1_load_4, -1

]]></Node>
<StgValue><ssdm name="add_ln483"/></StgValue>
</operation>

<operation id="733" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:5  store i32 %add_ln483, i32* %arr1_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln483"/></StgValue>
</operation>

<operation id="734" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %59

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="735" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %p_pn198 = phi i32 [ %add_ln482, %58 ], [ %arr1_1_load_3, %57 ]

]]></Node>
<StgValue><ssdm name="p_pn198"/></StgValue>
</operation>

<operation id="736" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %sub_ln484 = sub nsw i32 %p_pn198, %zext_ln478_1

]]></Node>
<StgValue><ssdm name="sub_ln484"/></StgValue>
</operation>

<operation id="737" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:2  store i32 %sub_ln484, i32* %arr1_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln484"/></StgValue>
</operation>

<operation id="738" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader141

]]></Node>
<StgValue><ssdm name="br_ln477"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="739" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i71_0 = phi i6 [ 0, %.loopexit137 ], [ %i_70, %._crit_edge239 ]

]]></Node>
<StgValue><ssdm name="i71_0"/></StgValue>
</operation>

<operation id="740" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln541 = icmp eq i6 %i71_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln541"/></StgValue>
</operation>

<operation id="741" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="742" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_70 = add i6 %i71_0, 1

]]></Node>
<StgValue><ssdm name="i_70"/></StgValue>
</operation>

<operation id="743" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln541, label %.preheader136.preheader, label %67

]]></Node>
<StgValue><ssdm name="br_ln541"/></StgValue>
</operation>

<operation id="744" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln542 = zext i6 %i71_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln542"/></StgValue>
</operation>

<operation id="745" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_1_addr_8 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln542

]]></Node>
<StgValue><ssdm name="arr1_1_addr_8"/></StgValue>
</operation>

<operation id="746" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_1_load_7 = load i32* %arr1_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_7"/></StgValue>
</operation>

<operation id="747" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
.preheader136.preheader:0  br label %.preheader136

]]></Node>
<StgValue><ssdm name="br_ln551"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="748" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_1_load_7 = load i32* %arr1_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_7"/></StgValue>
</operation>

<operation id="749" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %arr1_1_load_7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="750" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_32, label %68, label %._crit_edge239

]]></Node>
<StgValue><ssdm name="br_ln542"/></StgValue>
</operation>

<operation id="751" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln543 = add nsw i32 %arr1_1_load_7, 256

]]></Node>
<StgValue><ssdm name="add_ln543"/></StgValue>
</operation>

<operation id="752" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln543, i32* %arr1_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln543"/></StgValue>
</operation>

<operation id="753" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln544 = zext i6 %i_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="754" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arr1_1_addr_9 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="arr1_1_addr_9"/></StgValue>
</operation>

<operation id="755" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="6">
<![CDATA[
:4  %arr1_1_load_8 = load i32* %arr1_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_8"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="756" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="6">
<![CDATA[
:4  %arr1_1_load_8 = load i32* %arr1_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_8"/></StgValue>
</operation>

<operation id="757" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln544 = add nsw i32 %arr1_1_load_8, -1

]]></Node>
<StgValue><ssdm name="add_ln544"/></StgValue>
</operation>

<operation id="758" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:6  store i32 %add_ln544, i32* %arr1_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="759" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge239

]]></Node>
<StgValue><ssdm name="br_ln545"/></StgValue>
</operation>

<operation id="760" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge239:0  br label %66

]]></Node>
<StgValue><ssdm name="br_ln541"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="761" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader136:0  %i72_0 = phi i7 [ %i_72, %70 ], [ 32, %.preheader136.preheader ]

]]></Node>
<StgValue><ssdm name="i72_0"/></StgValue>
</operation>

<operation id="762" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader136:1  %arr1Zeroes53_3 = phi i6 [ %arr1Zeroes_10, %70 ], [ 0, %.preheader136.preheader ]

]]></Node>
<StgValue><ssdm name="arr1Zeroes53_3"/></StgValue>
</operation>

<operation id="763" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="7">
<![CDATA[
.preheader136:2  %sext_ln551 = sext i7 %i72_0 to i32

]]></Node>
<StgValue><ssdm name="sext_ln551"/></StgValue>
</operation>

<operation id="764" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
.preheader136:3  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i72_0, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="765" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader136:4  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 33, i64 17)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="766" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader136:5  %arr1Zeroes_10 = add i6 %arr1Zeroes53_3, 1

]]></Node>
<StgValue><ssdm name="arr1Zeroes_10"/></StgValue>
</operation>

<operation id="767" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader136:6  br i1 %tmp_34, label %.loopexit48, label %69

]]></Node>
<StgValue><ssdm name="br_ln551"/></StgValue>
</operation>

<operation id="768" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln552 = zext i32 %sext_ln551 to i64

]]></Node>
<StgValue><ssdm name="zext_ln552"/></StgValue>
</operation>

<operation id="769" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_1_addr_10 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln552

]]></Node>
<StgValue><ssdm name="arr1_1_addr_10"/></StgValue>
</operation>

<operation id="770" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_1_load_9 = load i32* %arr1_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_9"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="771" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_1_load_9 = load i32* %arr1_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_9"/></StgValue>
</operation>

<operation id="772" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln552 = icmp eq i32 %arr1_1_load_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln552"/></StgValue>
</operation>

<operation id="773" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln552, label %70, label %.loopexit48

]]></Node>
<StgValue><ssdm name="br_ln552"/></StgValue>
</operation>

<operation id="774" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
<literal name="icmp_ln552" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %i_72 = add i7 %i72_0, -1

]]></Node>
<StgValue><ssdm name="i_72"/></StgValue>
</operation>

<operation id="775" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
<literal name="icmp_ln552" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader136

]]></Node>
<StgValue><ssdm name="br_ln551"/></StgValue>
</operation>

<operation id="776" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="7" op_0_bw="6">
<![CDATA[
.loopexit48:0  %zext_ln551 = zext i6 %arr1Zeroes53_3 to i7

]]></Node>
<StgValue><ssdm name="zext_ln551"/></StgValue>
</operation>

<operation id="777" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit48:1  %sub_ln565 = sub i6 -31, %arr1Zeroes53_3

]]></Node>
<StgValue><ssdm name="sub_ln565"/></StgValue>
</operation>

<operation id="778" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="7" op_0_bw="6">
<![CDATA[
.loopexit48:2  %zext_ln565 = zext i6 %sub_ln565 to i7

]]></Node>
<StgValue><ssdm name="zext_ln565"/></StgValue>
</operation>

<operation id="779" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit48:3  %icmp_ln565 = icmp ugt i6 %sub_ln565, 17

]]></Node>
<StgValue><ssdm name="icmp_ln565"/></StgValue>
</operation>

<operation id="780" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
</and_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit48:4  br i1 %icmp_ln565, label %.loopexit46, label %71

]]></Node>
<StgValue><ssdm name="br_ln565"/></StgValue>
</operation>

<operation id="781" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
<literal name="icmp_ln565" val="0"/>
</and_exp><and_exp><literal name="tmp_34" val="1"/>
<literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %icmp_ln568 = icmp ult i6 %sub_ln565, 17

]]></Node>
<StgValue><ssdm name="icmp_ln568"/></StgValue>
</operation>

<operation id="782" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
<literal name="icmp_ln565" val="0"/>
</and_exp><and_exp><literal name="tmp_34" val="1"/>
<literal name="icmp_ln565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln568, label %.loopexit46, label %._crit_edge243.preheader

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="783" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln552" val="0"/>
<literal name="icmp_ln565" val="0"/>
<literal name="icmp_ln568" val="0"/>
</and_exp><and_exp><literal name="tmp_34" val="1"/>
<literal name="icmp_ln565" val="0"/>
<literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge243.preheader:0  br label %._crit_edge243

]]></Node>
<StgValue><ssdm name="br_ln572"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="784" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge243:0  %i74_0_in = phi i7 [ %i_74, %73 ], [ %zext_ln565, %._crit_edge243.preheader ]

]]></Node>
<StgValue><ssdm name="i74_0_in"/></StgValue>
</operation>

<operation id="785" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge243:1  %boolean52_6 = phi i32 [ 0, %73 ], [ %boolean52_5, %._crit_edge243.preheader ]

]]></Node>
<StgValue><ssdm name="boolean52_6"/></StgValue>
</operation>

<operation id="786" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge243:2  %i_74 = add i7 %i74_0_in, -1

]]></Node>
<StgValue><ssdm name="i_74"/></StgValue>
</operation>

<operation id="787" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge243:3  %sext_ln572 = sext i7 %i_74 to i32

]]></Node>
<StgValue><ssdm name="sext_ln572"/></StgValue>
</operation>

<operation id="788" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge243:4  %icmp_ln572 = icmp sgt i7 %i74_0_in, 0

]]></Node>
<StgValue><ssdm name="icmp_ln572"/></StgValue>
</operation>

<operation id="789" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge243:5  br i1 %icmp_ln572, label %72, label %.loopexit46.loopexit

]]></Node>
<StgValue><ssdm name="br_ln572"/></StgValue>
</operation>

<operation id="790" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln573 = zext i32 %sext_ln572 to i64

]]></Node>
<StgValue><ssdm name="zext_ln573"/></StgValue>
</operation>

<operation id="791" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_1_addr_11 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln573

]]></Node>
<StgValue><ssdm name="arr1_1_addr_11"/></StgValue>
</operation>

<operation id="792" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_1_load_10 = load i32* %arr1_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_10"/></StgValue>
</operation>

<operation id="793" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arr2_1_addr_3 = getelementptr [17 x i4]* @arr2_1, i64 0, i64 %zext_ln573

]]></Node>
<StgValue><ssdm name="arr2_1_addr_3"/></StgValue>
</operation>

<operation id="794" st_id="62" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="4" op_0_bw="5">
<![CDATA[
:4  %arr2_1_load_3 = load i4* %arr2_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="arr2_1_load_3"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="795" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_1_load_10 = load i32* %arr1_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_10"/></StgValue>
</operation>

<operation id="796" st_id="63" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="4" op_0_bw="5">
<![CDATA[
:4  %arr2_1_load_3 = load i4* %arr2_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="arr2_1_load_3"/></StgValue>
</operation>

<operation id="797" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="4">
<![CDATA[
:5  %sext_ln573 = sext i4 %arr2_1_load_3 to i8

]]></Node>
<StgValue><ssdm name="sext_ln573"/></StgValue>
</operation>

<operation id="798" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="8">
<![CDATA[
:6  %zext_ln573_1 = zext i8 %sext_ln573 to i32

]]></Node>
<StgValue><ssdm name="zext_ln573_1"/></StgValue>
</operation>

<operation id="799" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln573 = icmp sgt i32 %arr1_1_load_10, %zext_ln573_1

]]></Node>
<StgValue><ssdm name="icmp_ln573"/></StgValue>
</operation>

<operation id="800" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln573, label %.loopexit46.loopexit, label %73

]]></Node>
<StgValue><ssdm name="br_ln573"/></StgValue>
</operation>

<operation id="801" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln573" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln577 = icmp slt i32 %arr1_1_load_10, %zext_ln573_1

]]></Node>
<StgValue><ssdm name="icmp_ln577"/></StgValue>
</operation>

<operation id="802" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln573" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln577, label %.loopexit46.loopexit, label %._crit_edge243

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="803" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="icmp_ln565" val="0"/>
<literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.loopexit46.loopexit:0  %boolean52_9_ph = phi i32 [ %boolean52_6, %._crit_edge243 ], [ 1, %72 ], [ -1, %73 ]

]]></Node>
<StgValue><ssdm name="boolean52_9_ph"/></StgValue>
</operation>

<operation id="804" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="tmp_22" val="0"/>
<literal name="icmp_ln565" val="0"/>
<literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
.loopexit46.loopexit:1  br label %.loopexit46

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="805" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.loopexit46:0  %boolean52_9 = phi i32 [ 1, %.loopexit48 ], [ -1, %71 ], [ %boolean52_9_ph, %.loopexit46.loopexit ]

]]></Node>
<StgValue><ssdm name="boolean52_9"/></StgValue>
</operation>

<operation id="806" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit46:1  %icmp_ln586 = icmp eq i6 %arr1Zeroes53_3, -31

]]></Node>
<StgValue><ssdm name="icmp_ln586"/></StgValue>
</operation>

<operation id="807" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit46:2  br i1 %icmp_ln586, label %.loopexit49.loopexit, label %.preheader144

]]></Node>
<StgValue><ssdm name="br_ln586"/></StgValue>
</operation>

<operation id="808" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="icmp_ln586" val="1"/>
</and_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit49.loopexit:0  %boolean52_11_ph = phi i32 [ %boolean52_9, %.loopexit46 ], [ %boolean52_5, %.preheader144 ]

]]></Node>
<StgValue><ssdm name="boolean52_11_ph"/></StgValue>
</operation>

<operation id="809" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="icmp_ln586" val="1"/>
</and_exp><and_exp><literal name="icmp_ln469" val="0"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
.loopexit49.loopexit:1  br label %.loopexit49

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="810" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="1"/>
</and_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp><and_exp><literal name="icmp_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit49:0  %boolean52_11 = phi i32 [ %boolean52_4, %.loopexit51 ], [ %boolean52_11_ph, %.loopexit49.loopexit ]

]]></Node>
<StgValue><ssdm name="boolean52_11"/></StgValue>
</operation>

<operation id="811" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="1"/>
</and_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp><and_exp><literal name="icmp_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
.loopexit49:1  br label %74

]]></Node>
<StgValue><ssdm name="br_ln593"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="812" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i75_0 = phi i5 [ 0, %.loopexit49 ], [ %i_78, %75 ]

]]></Node>
<StgValue><ssdm name="i75_0"/></StgValue>
</operation>

<operation id="813" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln593 = icmp eq i5 %i75_0, -15

]]></Node>
<StgValue><ssdm name="icmp_ln593"/></StgValue>
</operation>

<operation id="814" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="815" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_78 = add i5 %i75_0, 1

]]></Node>
<StgValue><ssdm name="i_78"/></StgValue>
</operation>

<operation id="816" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln593, label %.preheader150.loopexit, label %75

]]></Node>
<StgValue><ssdm name="br_ln593"/></StgValue>
</operation>

<operation id="817" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln594 = zext i5 %i75_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln594"/></StgValue>
</operation>

<operation id="818" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_1_addr_12 = getelementptr inbounds [33 x i32]* %arr1_1, i64 0, i64 %zext_ln594

]]></Node>
<StgValue><ssdm name="arr1_1_addr_12"/></StgValue>
</operation>

<operation id="819" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln593" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_1_load_11 = load i32* %arr1_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_11"/></StgValue>
</operation>

<operation id="820" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln593" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
.preheader150.loopexit:0  br label %.preheader150

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="821" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_1_load_11 = load i32* %arr1_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="arr1_1_load_11"/></StgValue>
</operation>

<operation id="822" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="32">
<![CDATA[
:3  %trunc_ln594 = trunc i32 %arr1_1_load_11 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln594"/></StgValue>
</operation>

<operation id="823" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %acc_addr_7 = getelementptr inbounds [17 x i8]* %acc, i64 0, i64 %zext_ln594

]]></Node>
<StgValue><ssdm name="acc_addr_7"/></StgValue>
</operation>

<operation id="824" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:5  store i8 %trunc_ln594, i8* %acc_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln594"/></StgValue>
</operation>

<operation id="825" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %74

]]></Node>
<StgValue><ssdm name="br_ln593"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="826" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader135:0  %i77_0 = phi i4 [ %i_42, %76 ], [ 0, %.preheader135.preheader ]

]]></Node>
<StgValue><ssdm name="i77_0"/></StgValue>
</operation>

<operation id="827" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="5" op_0_bw="4">
<![CDATA[
.preheader135:1  %zext_ln603 = zext i4 %i77_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln603"/></StgValue>
</operation>

<operation id="828" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader135:2  %icmp_ln603 = icmp slt i5 %zext_ln603, %trunc_ln604

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="829" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader135:3  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="830" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader135:4  %i_42 = add i4 %i77_0, 1

]]></Node>
<StgValue><ssdm name="i_42"/></StgValue>
</operation>

<operation id="831" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader135:5  br i1 %icmp_ln603, label %76, label %77

]]></Node>
<StgValue><ssdm name="br_ln603"/></StgValue>
</operation>

<operation id="832" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="28" op_0_bw="29">
<![CDATA[
:0  %trunc_ln604_1 = trunc i29 %select_ln49 to i28

]]></Node>
<StgValue><ssdm name="trunc_ln604_1"/></StgValue>
</operation>

<operation id="833" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
:1  %add_ln = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %trunc_ln604_1, i4 %i77_0)

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="834" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="32">
<![CDATA[
:2  %sext_ln604 = sext i32 %add_ln to i64

]]></Node>
<StgValue><ssdm name="sext_ln604"/></StgValue>
</operation>

<operation id="835" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %text_addr_3 = getelementptr inbounds [1000 x i8]* %text, i64 0, i64 %sext_ln604

]]></Node>
<StgValue><ssdm name="text_addr_3"/></StgValue>
</operation>

<operation id="836" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="10">
<![CDATA[
:4  %text_load_2 = load i8* %text_addr_3, align 1

]]></Node>
<StgValue><ssdm name="text_load_2"/></StgValue>
</operation>

<operation id="837" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="32">
<![CDATA[
:0  %sext_ln606 = sext i32 %select_ln603 to i64

]]></Node>
<StgValue><ssdm name="sext_ln606"/></StgValue>
</operation>

<operation id="838" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %textBlock_2_addr_1 = getelementptr inbounds [17 x i8]* %textBlock_2, i64 0, i64 %sext_ln606

]]></Node>
<StgValue><ssdm name="textBlock_2_addr_1"/></StgValue>
</operation>

<operation id="839" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:2  store i8 1, i8* %textBlock_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln606"/></StgValue>
</operation>

<operation id="840" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln603" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %78

]]></Node>
<StgValue><ssdm name="br_ln608"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="841" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="10">
<![CDATA[
:4  %text_load_2 = load i8* %text_addr_3, align 1

]]></Node>
<StgValue><ssdm name="text_load_2"/></StgValue>
</operation>

<operation id="842" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="4">
<![CDATA[
:5  %zext_ln604 = zext i4 %i77_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln604"/></StgValue>
</operation>

<operation id="843" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %textBlock_2_addr = getelementptr inbounds [17 x i8]* %textBlock_2, i64 0, i64 %zext_ln604

]]></Node>
<StgValue><ssdm name="textBlock_2_addr"/></StgValue>
</operation>

<operation id="844" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:7  store i8 %text_load_2, i8* %textBlock_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln604"/></StgValue>
</operation>

<operation id="845" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader135

]]></Node>
<StgValue><ssdm name="br_ln603"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="846" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i78_0_in = phi i32 [ %select_ln603, %77 ], [ %i_43, %79 ]

]]></Node>
<StgValue><ssdm name="i78_0_in"/></StgValue>
</operation>

<operation id="847" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %i_43 = add nsw i32 %i78_0_in, 1

]]></Node>
<StgValue><ssdm name="i_43"/></StgValue>
</operation>

<operation id="848" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln608 = icmp slt i32 %i_43, 17

]]></Node>
<StgValue><ssdm name="icmp_ln608"/></StgValue>
</operation>

<operation id="849" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln608, label %79, label %.preheader416.preheader

]]></Node>
<StgValue><ssdm name="br_ln608"/></StgValue>
</operation>

<operation id="850" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="32">
<![CDATA[
:0  %sext_ln609 = sext i32 %i_43 to i64

]]></Node>
<StgValue><ssdm name="sext_ln609"/></StgValue>
</operation>

<operation id="851" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %textBlock_2_addr_2 = getelementptr inbounds [17 x i8]* %textBlock_2, i64 0, i64 %sext_ln609

]]></Node>
<StgValue><ssdm name="textBlock_2_addr_2"/></StgValue>
</operation>

<operation id="852" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:2  store i8 0, i8* %textBlock_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln609"/></StgValue>
</operation>

<operation id="853" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %78

]]></Node>
<StgValue><ssdm name="br_ln608"/></StgValue>
</operation>

<operation id="854" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0">
<![CDATA[
.preheader416.preheader:0  br label %.preheader416

]]></Node>
<StgValue><ssdm name="br_ln622"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="855" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader416:0  %j82_0 = phi i5 [ %j_4, %_ifconv4 ], [ 0, %.preheader416.preheader ]

]]></Node>
<StgValue><ssdm name="j82_0"/></StgValue>
</operation>

<operation id="856" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader416:1  %addCarry80_0 = phi i2 [ %select_ln624, %_ifconv4 ], [ 0, %.preheader416.preheader ]

]]></Node>
<StgValue><ssdm name="addCarry80_0"/></StgValue>
</operation>

<operation id="857" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader416:2  %icmp_ln622 = icmp eq i5 %j82_0, -15

]]></Node>
<StgValue><ssdm name="icmp_ln622"/></StgValue>
</operation>

<operation id="858" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader416:3  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="859" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader416:4  %j_4 = add i5 %j82_0, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="860" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader416:5  br i1 %icmp_ln622, label %.preheader415.preheader, label %_ifconv4

]]></Node>
<StgValue><ssdm name="br_ln622"/></StgValue>
</operation>

<operation id="861" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="5">
<![CDATA[
_ifconv4:0  %zext_ln623 = zext i5 %j82_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln623"/></StgValue>
</operation>

<operation id="862" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv4:1  %textBlock_2_addr_3 = getelementptr inbounds [17 x i8]* %textBlock_2, i64 0, i64 %zext_ln623

]]></Node>
<StgValue><ssdm name="textBlock_2_addr_3"/></StgValue>
</operation>

<operation id="863" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="5">
<![CDATA[
_ifconv4:2  %textBlock_2_load = load i8* %textBlock_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="textBlock_2_load"/></StgValue>
</operation>

<operation id="864" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv4:4  %acc_addr_3 = getelementptr inbounds [17 x i8]* %acc, i64 0, i64 %zext_ln623

]]></Node>
<StgValue><ssdm name="acc_addr_3"/></StgValue>
</operation>

<operation id="865" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="5">
<![CDATA[
_ifconv4:5  %acc_load_2 = load i8* %acc_addr_3, align 1

]]></Node>
<StgValue><ssdm name="acc_load_2"/></StgValue>
</operation>

<operation id="866" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
.preheader415.preheader:0  br label %.preheader415

]]></Node>
<StgValue><ssdm name="br_ln640"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="867" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="5">
<![CDATA[
_ifconv4:2  %textBlock_2_load = load i8* %textBlock_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="textBlock_2_load"/></StgValue>
</operation>

<operation id="868" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="9" op_0_bw="8">
<![CDATA[
_ifconv4:3  %zext_ln623_1 = zext i8 %textBlock_2_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln623_1"/></StgValue>
</operation>

<operation id="869" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="5">
<![CDATA[
_ifconv4:5  %acc_load_2 = load i8* %acc_addr_3, align 1

]]></Node>
<StgValue><ssdm name="acc_load_2"/></StgValue>
</operation>

<operation id="870" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="9" op_0_bw="8">
<![CDATA[
_ifconv4:6  %zext_ln623_2 = zext i8 %acc_load_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln623_2"/></StgValue>
</operation>

<operation id="871" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="10" op_0_bw="2">
<![CDATA[
_ifconv4:7  %zext_ln623_3 = zext i2 %addCarry80_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln623_3"/></StgValue>
</operation>

<operation id="872" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv4:8  %add_ln623 = add i9 %zext_ln623_1, %zext_ln623_2

]]></Node>
<StgValue><ssdm name="add_ln623"/></StgValue>
</operation>

<operation id="873" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="10" op_0_bw="9">
<![CDATA[
_ifconv4:9  %zext_ln623_4 = zext i9 %add_ln623 to i10

]]></Node>
<StgValue><ssdm name="zext_ln623_4"/></StgValue>
</operation>

<operation id="874" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv4:10  %sum_2 = add i10 %zext_ln623_4, %zext_ln623_3

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="875" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv4:11  %tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %sum_2, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="876" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv4:12  %icmp_ln624 = icmp ne i2 %tmp_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln624"/></StgValue>
</operation>

<operation id="877" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv4:13  %trunc_ln8 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %sum_2, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="878" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv4:14  %select_ln624 = select i1 %icmp_ln624, i2 %trunc_ln8, i2 0

]]></Node>
<StgValue><ssdm name="select_ln624"/></StgValue>
</operation>

<operation id="879" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="2">
<![CDATA[
_ifconv4:15  %zext_ln622 = zext i2 %addCarry80_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln622"/></StgValue>
</operation>

<operation id="880" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv4:16  %add_ln630_1 = add i8 %acc_load_2, %zext_ln622

]]></Node>
<StgValue><ssdm name="add_ln630_1"/></StgValue>
</operation>

<operation id="881" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv4:17  %add_ln630 = add i8 %add_ln630_1, %textBlock_2_load

]]></Node>
<StgValue><ssdm name="add_ln630"/></StgValue>
</operation>

<operation id="882" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv4:18  %accSum81_addr = getelementptr inbounds [17 x i8]* %accSum81, i64 0, i64 %zext_ln623

]]></Node>
<StgValue><ssdm name="accSum81_addr"/></StgValue>
</operation>

<operation id="883" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
_ifconv4:19  store i8 %add_ln630, i8* %accSum81_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln630"/></StgValue>
</operation>

<operation id="884" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
_ifconv4:20  br label %.preheader416

]]></Node>
<StgValue><ssdm name="br_ln622"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="885" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader415:0  %k86_0 = phi i6 [ %k_2, %80 ], [ 0, %.preheader415.preheader ]

]]></Node>
<StgValue><ssdm name="k86_0"/></StgValue>
</operation>

<operation id="886" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader415:1  %icmp_ln640 = icmp eq i6 %k86_0, -31

]]></Node>
<StgValue><ssdm name="icmp_ln640"/></StgValue>
</operation>

<operation id="887" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader415:2  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33, i64 33, i64 33)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="888" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader415:3  %k_2 = add i6 %k86_0, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="889" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader415:4  br i1 %icmp_ln640, label %.preheader132.preheader, label %80

]]></Node>
<StgValue><ssdm name="br_ln640"/></StgValue>
</operation>

<operation id="890" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln640" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln641 = zext i6 %k86_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln641"/></StgValue>
</operation>

<operation id="891" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln640" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %mul_2_addr = getelementptr inbounds [33 x i8]* %mul_2, i64 0, i64 %zext_ln641

]]></Node>
<StgValue><ssdm name="mul_2_addr"/></StgValue>
</operation>

<operation id="892" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln640" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:2  store i8 0, i8* %mul_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln641"/></StgValue>
</operation>

<operation id="893" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln640" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader415

]]></Node>
<StgValue><ssdm name="br_ln640"/></StgValue>
</operation>

<operation id="894" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln640" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="8" op_0_bw="32">
<![CDATA[
.preheader132.preheader:0  %addCarry80_2 = alloca i8

]]></Node>
<StgValue><ssdm name="addCarry80_2"/></StgValue>
</operation>

<operation id="895" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln640" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader132.preheader:1  %mul_2_addr_1 = getelementptr inbounds [33 x i8]* %mul_2, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="mul_2_addr_1"/></StgValue>
</operation>

<operation id="896" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln640" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader132.preheader:2  store i8 0, i8* %addCarry80_2

]]></Node>
<StgValue><ssdm name="store_ln645"/></StgValue>
</operation>

<operation id="897" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln640" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
.preheader132.preheader:3  br label %.preheader132

]]></Node>
<StgValue><ssdm name="br_ln645"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="898" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader132:0  %i87_0 = phi i5 [ 0, %.preheader132.preheader ], [ %i_48, %.preheader132.loopexit ]

]]></Node>
<StgValue><ssdm name="i87_0"/></StgValue>
</operation>

<operation id="899" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="6" op_0_bw="5">
<![CDATA[
.preheader132:1  %zext_ln645 = zext i5 %i87_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln645"/></StgValue>
</operation>

<operation id="900" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader132:2  %icmp_ln645 = icmp eq i5 %i87_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln645"/></StgValue>
</operation>

<operation id="901" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader132:3  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="902" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader132:4  %i_48 = add i5 %i87_0, 1

]]></Node>
<StgValue><ssdm name="i_48"/></StgValue>
</operation>

<operation id="903" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader132:5  br i1 %icmp_ln645, label %.preheader414.preheader, label %.preheader131.preheader

]]></Node>
<StgValue><ssdm name="br_ln645"/></StgValue>
</operation>

<operation id="904" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="5">
<![CDATA[
.preheader131.preheader:0  %zext_ln648_3 = zext i5 %i87_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln648_3"/></StgValue>
</operation>

<operation id="905" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader131.preheader:1  %r_addr_10 = getelementptr inbounds [16 x i8]* %r, i64 0, i64 %zext_ln648_3

]]></Node>
<StgValue><ssdm name="r_addr_10"/></StgValue>
</operation>

<operation id="906" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="4">
<![CDATA[
.preheader131.preheader:2  %r_load_9 = load i8* %r_addr_10, align 1

]]></Node>
<StgValue><ssdm name="r_load_9"/></StgValue>
</operation>

<operation id="907" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
.preheader414.preheader:0  br label %.preheader414

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="908" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="4">
<![CDATA[
.preheader131.preheader:2  %r_load_9 = load i8* %r_addr_10, align 1

]]></Node>
<StgValue><ssdm name="r_load_9"/></StgValue>
</operation>

<operation id="909" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="8">
<![CDATA[
.preheader131.preheader:3  %zext_ln648 = zext i8 %r_load_9 to i16

]]></Node>
<StgValue><ssdm name="zext_ln648"/></StgValue>
</operation>

<operation id="910" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader131.preheader:4  %icmp_ln670 = icmp ne i5 %i87_0, 15

]]></Node>
<StgValue><ssdm name="icmp_ln670"/></StgValue>
</operation>

<operation id="911" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader131.preheader:5  %add_ln657 = add i6 %zext_ln645, 17

]]></Node>
<StgValue><ssdm name="add_ln657"/></StgValue>
</operation>

<operation id="912" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="6">
<![CDATA[
.preheader131.preheader:6  %zext_ln657 = zext i6 %add_ln657 to i64

]]></Node>
<StgValue><ssdm name="zext_ln657"/></StgValue>
</operation>

<operation id="913" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader131.preheader:7  %mul_2_addr_3 = getelementptr inbounds [33 x i8]* %mul_2, i64 0, i64 %zext_ln657

]]></Node>
<StgValue><ssdm name="mul_2_addr_3"/></StgValue>
</operation>

<operation id="914" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0">
<![CDATA[
.preheader131.preheader:8  br label %.preheader131

]]></Node>
<StgValue><ssdm name="br_ln647"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="915" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader131:0  %j89_0 = phi i5 [ %j_7, %._crit_edge248 ], [ 0, %.preheader131.preheader ]

]]></Node>
<StgValue><ssdm name="j89_0"/></StgValue>
</operation>

<operation id="916" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader131:1  %mulCarry88_0 = phi i8 [ %mulCarry88_2, %._crit_edge248 ], [ 0, %.preheader131.preheader ]

]]></Node>
<StgValue><ssdm name="mulCarry88_0"/></StgValue>
</operation>

<operation id="917" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader131:2  %icmp_ln647 = icmp eq i5 %j89_0, -15

]]></Node>
<StgValue><ssdm name="icmp_ln647"/></StgValue>
</operation>

<operation id="918" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader131:3  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="919" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader131:4  %j_7 = add i5 %j89_0, 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="920" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader131:5  br i1 %icmp_ln647, label %.preheader132.loopexit, label %_ifconv5

]]></Node>
<StgValue><ssdm name="br_ln647"/></StgValue>
</operation>

<operation id="921" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln647" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="5">
<![CDATA[
_ifconv5:0  %zext_ln648_4 = zext i5 %j89_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln648_4"/></StgValue>
</operation>

<operation id="922" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln647" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv5:1  %accSum81_addr_1 = getelementptr inbounds [17 x i8]* %accSum81, i64 0, i64 %zext_ln648_4

]]></Node>
<StgValue><ssdm name="accSum81_addr_1"/></StgValue>
</operation>

<operation id="923" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln647" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="5">
<![CDATA[
_ifconv5:2  %accSum81_load = load i8* %accSum81_addr_1, align 1

]]></Node>
<StgValue><ssdm name="accSum81_load"/></StgValue>
</operation>

<operation id="924" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln647" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0">
<![CDATA[
.preheader132.loopexit:0  br label %.preheader132

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="925" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="5">
<![CDATA[
_ifconv5:2  %accSum81_load = load i8* %accSum81_addr_1, align 1

]]></Node>
<StgValue><ssdm name="accSum81_load"/></StgValue>
</operation>

<operation id="926" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="8">
<![CDATA[
_ifconv5:3  %zext_ln648_1 = zext i8 %accSum81_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln648_1"/></StgValue>
</operation>

<operation id="927" st_id="76" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv5:4  %mul_ln648 = mul i16 %zext_ln648_1, %zext_ln648

]]></Node>
<StgValue><ssdm name="mul_ln648"/></StgValue>
</operation>

<operation id="928" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="8">
<![CDATA[
_ifconv5:5  %zext_ln648_2 = zext i8 %mulCarry88_0 to i16

]]></Node>
<StgValue><ssdm name="zext_ln648_2"/></StgValue>
</operation>

<operation id="929" st_id="76" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv5:6  %mulTemp_2 = add i16 %zext_ln648_2, %mul_ln648

]]></Node>
<StgValue><ssdm name="mulTemp_2"/></StgValue>
</operation>

<operation id="930" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="16">
<![CDATA[
_ifconv5:7  %trunc_ln648 = trunc i16 %mulTemp_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln648"/></StgValue>
</operation>

<operation id="931" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv5:8  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %mulTemp_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="932" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv5:9  %icmp_ln649 = icmp ne i8 %tmp_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln649"/></StgValue>
</operation>

<operation id="933" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv5:10  %mulCarry_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %mulTemp_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="mulCarry_3"/></StgValue>
</operation>

<operation id="934" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv5:11  %select_ln649 = select i1 %icmp_ln649, i8 %mulCarry_3, i8 0

]]></Node>
<StgValue><ssdm name="select_ln649"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="935" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv5:12  %icmp_ln656 = icmp ne i5 %j89_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln656"/></StgValue>
</operation>

<operation id="936" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv5:13  %icmp_ln656_1 = icmp eq i8 %select_ln649, 0

]]></Node>
<StgValue><ssdm name="icmp_ln656_1"/></StgValue>
</operation>

<operation id="937" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv5:14  %or_ln656 = or i1 %icmp_ln656, %icmp_ln656_1

]]></Node>
<StgValue><ssdm name="or_ln656"/></StgValue>
</operation>

<operation id="938" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv5:15  br i1 %or_ln656, label %._crit_edge246_ifconv, label %81

]]></Node>
<StgValue><ssdm name="br_ln656"/></StgValue>
</operation>

<operation id="939" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln656" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:0  store i8 %select_ln649, i8* %mul_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln657"/></StgValue>
</operation>

<operation id="940" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln656" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge246_ifconv

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="941" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge246_ifconv:3  %add_ln661 = add i5 %j89_0, %i87_0

]]></Node>
<StgValue><ssdm name="add_ln661"/></StgValue>
</operation>

<operation id="942" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge246_ifconv:4  %zext_ln661_1 = zext i5 %add_ln661 to i64

]]></Node>
<StgValue><ssdm name="zext_ln661_1"/></StgValue>
</operation>

<operation id="943" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge246_ifconv:5  %mul_2_addr_4 = getelementptr inbounds [33 x i8]* %mul_2, i64 0, i64 %zext_ln661_1

]]></Node>
<StgValue><ssdm name="mul_2_addr_4"/></StgValue>
</operation>

<operation id="944" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge246_ifconv:6  %mul_2_load_1 = load i8* %mul_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="mul_2_load_1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="945" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge246_ifconv:0  %mulCarry88_2 = phi i8 [ 0, %81 ], [ %select_ln649, %_ifconv5 ]

]]></Node>
<StgValue><ssdm name="mulCarry88_2"/></StgValue>
</operation>

<operation id="946" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge246_ifconv:1  %addCarry80_2_load = load i8* %addCarry80_2

]]></Node>
<StgValue><ssdm name="addCarry80_2_load"/></StgValue>
</operation>

<operation id="947" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge246_ifconv:2  %zext_ln661 = zext i8 %trunc_ln648 to i10

]]></Node>
<StgValue><ssdm name="zext_ln661"/></StgValue>
</operation>

<operation id="948" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge246_ifconv:6  %mul_2_load_1 = load i8* %mul_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="mul_2_load_1"/></StgValue>
</operation>

<operation id="949" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge246_ifconv:7  %zext_ln661_2 = zext i8 %mul_2_load_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln661_2"/></StgValue>
</operation>

<operation id="950" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge246_ifconv:8  %zext_ln661_3 = zext i8 %addCarry80_2_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln661_3"/></StgValue>
</operation>

<operation id="951" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge246_ifconv:9  %add_ln661_1 = add i9 %zext_ln661_3, %zext_ln661_2

]]></Node>
<StgValue><ssdm name="add_ln661_1"/></StgValue>
</operation>

<operation id="952" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge246_ifconv:10  %zext_ln661_4 = zext i9 %add_ln661_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln661_4"/></StgValue>
</operation>

<operation id="953" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge246_ifconv:11  %addTemp_2 = add i10 %zext_ln661_4, %zext_ln661

]]></Node>
<StgValue><ssdm name="addTemp_2"/></StgValue>
</operation>

<operation id="954" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge246_ifconv:12  %tmp_17 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %addTemp_2, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="955" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge246_ifconv:13  %icmp_ln662 = icmp ne i2 %tmp_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln662"/></StgValue>
</operation>

<operation id="956" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge246_ifconv:14  %trunc_ln2 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %addTemp_2, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="957" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge246_ifconv:15  %select_ln662 = select i1 %icmp_ln662, i2 %trunc_ln2, i2 0

]]></Node>
<StgValue><ssdm name="select_ln662"/></StgValue>
</operation>

<operation id="958" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="8" op_0_bw="2">
<![CDATA[
._crit_edge246_ifconv:16  %zext_ln662 = zext i2 %select_ln662 to i8

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="959" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge246_ifconv:17  %add_ln668_1 = add i8 %addCarry80_2_load, %trunc_ln648

]]></Node>
<StgValue><ssdm name="add_ln668_1"/></StgValue>
</operation>

<operation id="960" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge246_ifconv:18  %add_ln668 = add i8 %add_ln668_1, %mul_2_load_1

]]></Node>
<StgValue><ssdm name="add_ln668"/></StgValue>
</operation>

<operation id="961" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="8" op_1_bw="6" op_2_bw="8">
<![CDATA[
._crit_edge246_ifconv:19  store i8 %add_ln668, i8* %mul_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln668"/></StgValue>
</operation>

<operation id="962" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge246_ifconv:20  %icmp_ln670_1 = icmp eq i2 %select_ln662, 0

]]></Node>
<StgValue><ssdm name="icmp_ln670_1"/></StgValue>
</operation>

<operation id="963" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge246_ifconv:21  %or_ln670 = or i1 %icmp_ln670, %icmp_ln670_1

]]></Node>
<StgValue><ssdm name="or_ln670"/></StgValue>
</operation>

<operation id="964" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge246_ifconv:22  %or_ln670_1 = or i1 %or_ln670, %icmp_ln656

]]></Node>
<StgValue><ssdm name="or_ln670_1"/></StgValue>
</operation>

<operation id="965" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge246_ifconv:23  br i1 %or_ln670_1, label %._crit_edge248, label %82

]]></Node>
<StgValue><ssdm name="br_ln670"/></StgValue>
</operation>

<operation id="966" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln670_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="8" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %mul_2_load_2 = load i8* %mul_2_addr_1, align 16

]]></Node>
<StgValue><ssdm name="mul_2_load_2"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="967" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="8" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %mul_2_load_2 = load i8* %mul_2_addr_1, align 16

]]></Node>
<StgValue><ssdm name="mul_2_load_2"/></StgValue>
</operation>

<operation id="968" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln671 = add i8 %mul_2_load_2, %zext_ln662

]]></Node>
<StgValue><ssdm name="add_ln671"/></StgValue>
</operation>

<operation id="969" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="8" op_1_bw="6" op_2_bw="8">
<![CDATA[
:2  store i8 %add_ln671, i8* %mul_2_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln671"/></StgValue>
</operation>

<operation id="970" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge248

]]></Node>
<StgValue><ssdm name="br_ln673"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="971" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge248:0  %addCarry80_5 = phi i2 [ 0, %82 ], [ %select_ln662, %._crit_edge246_ifconv ]

]]></Node>
<StgValue><ssdm name="addCarry80_5"/></StgValue>
</operation>

<operation id="972" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="2">
<![CDATA[
._crit_edge248:1  %zext_ln647 = zext i2 %addCarry80_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln647"/></StgValue>
</operation>

<operation id="973" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="8">
<![CDATA[
._crit_edge248:2  store i8 %zext_ln647, i8* %addCarry80_2

]]></Node>
<StgValue><ssdm name="store_ln647"/></StgValue>
</operation>

<operation id="974" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge248:3  br label %.preheader131

]]></Node>
<StgValue><ssdm name="br_ln647"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="975" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader414:0  %i94_0 = phi i6 [ %i_49, %83 ], [ 0, %.preheader414.preheader ]

]]></Node>
<StgValue><ssdm name="i94_0"/></StgValue>
</operation>

<operation id="976" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader414:1  %icmp_ln684 = icmp eq i6 %i94_0, -31

]]></Node>
<StgValue><ssdm name="icmp_ln684"/></StgValue>
</operation>

<operation id="977" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader414:2  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33, i64 33, i64 33)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="978" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader414:3  %i_49 = add i6 %i94_0, 1

]]></Node>
<StgValue><ssdm name="i_49"/></StgValue>
</operation>

<operation id="979" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader414:4  br i1 %icmp_ln684, label %.preheader2.preheader, label %83

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="980" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln685_1 = zext i6 %i94_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln685_1"/></StgValue>
</operation>

<operation id="981" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %mul_2_addr_2 = getelementptr inbounds [33 x i8]* %mul_2, i64 0, i64 %zext_ln685_1

]]></Node>
<StgValue><ssdm name="mul_2_addr_2"/></StgValue>
</operation>

<operation id="982" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="6">
<![CDATA[
:2  %mul_2_load = load i8* %mul_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="mul_2_load"/></StgValue>
</operation>

<operation id="983" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln684" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln697"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="984" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="6">
<![CDATA[
:2  %mul_2_load = load i8* %mul_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="mul_2_load"/></StgValue>
</operation>

<operation id="985" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="8">
<![CDATA[
:3  %zext_ln685 = zext i8 %mul_2_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln685"/></StgValue>
</operation>

<operation id="986" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %arr1_2_addr = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln685_1

]]></Node>
<StgValue><ssdm name="arr1_2_addr"/></StgValue>
</operation>

<operation id="987" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:5  store i32 %zext_ln685, i32* %arr1_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln685"/></StgValue>
</operation>

<operation id="988" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader414

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="989" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader2:0  %i101_0 = phi i7 [ %i_52, %85 ], [ 32, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="i101_0"/></StgValue>
</operation>

<operation id="990" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader2:1  %arr1Zeroes99_0 = phi i6 [ %arr1Zeroes_5, %85 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="arr1Zeroes99_0"/></StgValue>
</operation>

<operation id="991" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="7">
<![CDATA[
.preheader2:2  %sext_ln697 = sext i7 %i101_0 to i32

]]></Node>
<StgValue><ssdm name="sext_ln697"/></StgValue>
</operation>

<operation id="992" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
.preheader2:3  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i101_0, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="993" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:4  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 33, i64 17)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="994" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:5  %arr1Zeroes_5 = add i6 %arr1Zeroes99_0, 1

]]></Node>
<StgValue><ssdm name="arr1Zeroes_5"/></StgValue>
</operation>

<operation id="995" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:6  br i1 %tmp_16, label %.loopexit45, label %84

]]></Node>
<StgValue><ssdm name="br_ln697"/></StgValue>
</operation>

<operation id="996" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln698 = zext i32 %sext_ln697 to i64

]]></Node>
<StgValue><ssdm name="zext_ln698"/></StgValue>
</operation>

<operation id="997" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_2_addr_1 = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln698

]]></Node>
<StgValue><ssdm name="arr1_2_addr_1"/></StgValue>
</operation>

<operation id="998" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_2_load = load i32* %arr1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="arr1_2_load"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="999" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_2_load = load i32* %arr1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="arr1_2_load"/></StgValue>
</operation>

<operation id="1000" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln698 = icmp eq i32 %arr1_2_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln698"/></StgValue>
</operation>

<operation id="1001" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln698, label %85, label %.loopexit45

]]></Node>
<StgValue><ssdm name="br_ln698"/></StgValue>
</operation>

<operation id="1002" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
<literal name="icmp_ln698" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %i_52 = add i7 %i101_0, -1

]]></Node>
<StgValue><ssdm name="i_52"/></StgValue>
</operation>

<operation id="1003" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
<literal name="icmp_ln698" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln697"/></StgValue>
</operation>

<operation id="1004" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln698" val="0"/>
</and_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit45:0  %icmp_ln711 = icmp eq i6 %arr1Zeroes99_0, -31

]]></Node>
<StgValue><ssdm name="icmp_ln711"/></StgValue>
</operation>

<operation id="1005" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln698" val="0"/>
</and_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit45:1  br i1 %icmp_ln711, label %.loopexit44._crit_edge, label %.preheader129.preheader

]]></Node>
<StgValue><ssdm name="br_ln711"/></StgValue>
</operation>

<operation id="1006" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln698" val="0"/>
<literal name="icmp_ln711" val="0"/>
</and_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="icmp_ln711" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0">
<![CDATA[
.preheader129.preheader:0  br label %.preheader129

]]></Node>
<StgValue><ssdm name="br_ln714"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1007" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader129:0  %arr1Zeroes99_1 = phi i6 [ %arr1Zeroes99_2, %.loopexit ], [ %arr1Zeroes99_0, %.preheader129.preheader ]

]]></Node>
<StgValue><ssdm name="arr1Zeroes99_1"/></StgValue>
</operation>

<operation id="1008" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader129:1  %boolean98_0 = phi i3 [ %boolean98_4, %.loopexit ], [ 1, %.preheader129.preheader ]

]]></Node>
<StgValue><ssdm name="boolean98_0"/></StgValue>
</operation>

<operation id="1009" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.preheader129:2  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %boolean98_0, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1010" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader129:3  br i1 %tmp_18, label %.loopexit43, label %.preheader128.preheader

]]></Node>
<StgValue><ssdm name="br_ln714"/></StgValue>
</operation>

<operation id="1011" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="7" op_0_bw="6">
<![CDATA[
.preheader128.preheader:0  %zext_ln714 = zext i6 %arr1Zeroes99_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln714"/></StgValue>
</operation>

<operation id="1012" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader128.preheader:1  %sub_ln716 = sub i7 32, %zext_ln714

]]></Node>
<StgValue><ssdm name="sub_ln716"/></StgValue>
</operation>

<operation id="1013" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0">
<![CDATA[
.preheader128.preheader:2  br label %.preheader128

]]></Node>
<StgValue><ssdm name="br_ln716"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1014" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader128:0  %k104_0 = phi i6 [ %k_3, %86 ], [ 0, %.preheader128.preheader ]

]]></Node>
<StgValue><ssdm name="k104_0"/></StgValue>
</operation>

<operation id="1015" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="7" op_0_bw="6">
<![CDATA[
.preheader128:1  %zext_ln716 = zext i6 %k104_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln716"/></StgValue>
</operation>

<operation id="1016" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader128:2  %icmp_ln716 = icmp slt i7 %zext_ln716, %sub_ln716

]]></Node>
<StgValue><ssdm name="icmp_ln716"/></StgValue>
</operation>

<operation id="1017" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader128:3  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32, i64 0)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1018" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader128:4  %k_3 = add i6 %k104_0, 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="1019" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader128:5  br i1 %icmp_ln716, label %86, label %87

]]></Node>
<StgValue><ssdm name="br_ln716"/></StgValue>
</operation>

<operation id="1020" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln716" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln717 = zext i6 %k104_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln717"/></StgValue>
</operation>

<operation id="1021" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln716" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %temp_2_addr = getelementptr inbounds [40 x i32]* %temp_2, i64 0, i64 %zext_ln717

]]></Node>
<StgValue><ssdm name="temp_2_addr"/></StgValue>
</operation>

<operation id="1022" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln716" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:2  store i32 0, i32* %temp_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="1023" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln716" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader128

]]></Node>
<StgValue><ssdm name="br_ln716"/></StgValue>
</operation>

<operation id="1024" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %icmp_ln720 = icmp slt i7 %sub_ln716, 18

]]></Node>
<StgValue><ssdm name="icmp_ln720"/></StgValue>
</operation>

<operation id="1025" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln720, label %.preheader126.preheader, label %.preheader125.preheader

]]></Node>
<StgValue><ssdm name="br_ln720"/></StgValue>
</operation>

<operation id="1026" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln716" val="0"/>
<literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader125.preheader:0  %sub_ln735 = sub i6 15, %arr1Zeroes99_1

]]></Node>
<StgValue><ssdm name="sub_ln735"/></StgValue>
</operation>

<operation id="1027" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln716" val="0"/>
<literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0">
<![CDATA[
.preheader125.preheader:1  br label %.preheader125

]]></Node>
<StgValue><ssdm name="br_ln735"/></StgValue>
</operation>

<operation id="1028" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln716" val="0"/>
<literal name="icmp_ln720" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0">
<![CDATA[
.preheader126.preheader:0  br label %.preheader126

]]></Node>
<StgValue><ssdm name="br_ln721"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1029" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader125:0  %k107_0 = phi i4 [ %k_4, %91 ], [ 0, %.preheader125.preheader ]

]]></Node>
<StgValue><ssdm name="k107_0"/></StgValue>
</operation>

<operation id="1030" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="6" op_0_bw="4">
<![CDATA[
.preheader125:1  %zext_ln735 = zext i4 %k107_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln735"/></StgValue>
</operation>

<operation id="1031" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader125:2  %icmp_ln735 = icmp slt i6 %zext_ln735, %sub_ln735

]]></Node>
<StgValue><ssdm name="icmp_ln735"/></StgValue>
</operation>

<operation id="1032" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader125:3  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="1033" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader125:4  %k_4 = add i4 %k107_0, 1

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="1034" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader125:5  br i1 %icmp_ln735, label %91, label %.preheader124.preheader

]]></Node>
<StgValue><ssdm name="br_ln735"/></StgValue>
</operation>

<operation id="1035" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln735" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln736 = zext i4 %k107_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln736"/></StgValue>
</operation>

<operation id="1036" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln735" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fullArr_2_addr = getelementptr [40 x i9]* %fullArr_2, i64 0, i64 %zext_ln736

]]></Node>
<StgValue><ssdm name="fullArr_2_addr"/></StgValue>
</operation>

<operation id="1037" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln735" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="9" op_1_bw="6">
<![CDATA[
:2  store i9 255, i9* %fullArr_2_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1038" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln735" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader125

]]></Node>
<StgValue><ssdm name="br_ln735"/></StgValue>
</operation>

<operation id="1039" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln735" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader124.preheader:0  %sub_ln765 = sub i6 14, %arr1Zeroes99_1

]]></Node>
<StgValue><ssdm name="sub_ln765"/></StgValue>
</operation>

<operation id="1040" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln735" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader124.preheader:1  %add_ln766 = add i6 %sub_ln765, 17

]]></Node>
<StgValue><ssdm name="add_ln766"/></StgValue>
</operation>

<operation id="1041" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln735" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="6">
<![CDATA[
.preheader124.preheader:2  %sext_ln766 = sext i6 %add_ln766 to i32

]]></Node>
<StgValue><ssdm name="sext_ln766"/></StgValue>
</operation>

<operation id="1042" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln735" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="32">
<![CDATA[
.preheader124.preheader:3  %zext_ln766_1 = zext i32 %sext_ln766 to i64

]]></Node>
<StgValue><ssdm name="zext_ln766_1"/></StgValue>
</operation>

<operation id="1043" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln735" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader124.preheader:4  %temp_2_addr_4 = getelementptr inbounds [40 x i32]* %temp_2, i64 0, i64 %zext_ln766_1

]]></Node>
<StgValue><ssdm name="temp_2_addr_4"/></StgValue>
</operation>

<operation id="1044" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln735" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
.preheader124.preheader:5  br label %.preheader124

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1045" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader124:0  %i108_0 = phi i4 [ 0, %.preheader124.preheader ], [ %i_58, %.preheader124.loopexit ]

]]></Node>
<StgValue><ssdm name="i108_0"/></StgValue>
</operation>

<operation id="1046" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader124:1  %addCarry80_6 = phi i8 [ 0, %.preheader124.preheader ], [ %addCarry80_7, %.preheader124.loopexit ]

]]></Node>
<StgValue><ssdm name="addCarry80_6"/></StgValue>
</operation>

<operation id="1047" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="5" op_0_bw="4">
<![CDATA[
.preheader124:2  %zext_ln740 = zext i4 %i108_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln740"/></StgValue>
</operation>

<operation id="1048" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="6" op_0_bw="4">
<![CDATA[
.preheader124:3  %zext_ln740_1 = zext i4 %i108_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln740_1"/></StgValue>
</operation>

<operation id="1049" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader124:4  %icmp_ln740 = icmp slt i6 %zext_ln740_1, %sub_ln735

]]></Node>
<StgValue><ssdm name="icmp_ln740"/></StgValue>
</operation>

<operation id="1050" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader124:5  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="1051" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader124:6  %i_58 = add i4 %i108_0, 1

]]></Node>
<StgValue><ssdm name="i_58"/></StgValue>
</operation>

<operation id="1052" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader124:7  br i1 %icmp_ln740, label %.preheader123.preheader, label %.preheader261.preheader

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>

<operation id="1053" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="4">
<![CDATA[
.preheader123.preheader:0  %zext_ln743 = zext i4 %i108_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln743"/></StgValue>
</operation>

<operation id="1054" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader123.preheader:1  %fullArr_2_addr_1 = getelementptr [40 x i9]* %fullArr_2, i64 0, i64 %zext_ln743

]]></Node>
<StgValue><ssdm name="fullArr_2_addr_1"/></StgValue>
</operation>

<operation id="1055" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="9" op_0_bw="6">
<![CDATA[
.preheader123.preheader:2  %fullArr_2_load = load i9* %fullArr_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fullArr_2_load"/></StgValue>
</operation>

<operation id="1056" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader123.preheader:4  %icmp_ln765 = icmp ne i6 %zext_ln740_1, %sub_ln765

]]></Node>
<StgValue><ssdm name="icmp_ln765"/></StgValue>
</operation>

<operation id="1057" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0">
<![CDATA[
.preheader261.preheader:0  br label %.preheader261

]]></Node>
<StgValue><ssdm name="br_ln772"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1058" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="9" op_0_bw="6">
<![CDATA[
.preheader123.preheader:2  %fullArr_2_load = load i9* %fullArr_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fullArr_2_load"/></StgValue>
</operation>

<operation id="1059" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="17" op_0_bw="9">
<![CDATA[
.preheader123.preheader:3  %sext_ln765 = sext i9 %fullArr_2_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln765"/></StgValue>
</operation>

<operation id="1060" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader123.preheader:5  %add_ln752 = add i6 %zext_ln740_1, 17

]]></Node>
<StgValue><ssdm name="add_ln752"/></StgValue>
</operation>

<operation id="1061" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="6">
<![CDATA[
.preheader123.preheader:6  %zext_ln752 = zext i6 %add_ln752 to i64

]]></Node>
<StgValue><ssdm name="zext_ln752"/></StgValue>
</operation>

<operation id="1062" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader123.preheader:7  %temp_2_addr_2 = getelementptr inbounds [40 x i32]* %temp_2, i64 0, i64 %zext_ln752

]]></Node>
<StgValue><ssdm name="temp_2_addr_2"/></StgValue>
</operation>

<operation id="1063" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0">
<![CDATA[
.preheader123.preheader:8  br label %.preheader123

]]></Node>
<StgValue><ssdm name="br_ln742"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1064" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader123:0  %j110_0 = phi i5 [ 0, %.preheader123.preheader ], [ %j_8, %.preheader123.backedge ]

]]></Node>
<StgValue><ssdm name="j110_0"/></StgValue>
</operation>

<operation id="1065" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
.preheader123:1  %mulCarry109_0 = phi i18 [ 0, %.preheader123.preheader ], [ %mulCarry109_2, %.preheader123.backedge ]

]]></Node>
<StgValue><ssdm name="mulCarry109_0"/></StgValue>
</operation>

<operation id="1066" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader123:2  %addCarry80_7 = phi i8 [ %addCarry80_6, %.preheader123.preheader ], [ %addCarry80_7_be, %.preheader123.backedge ]

]]></Node>
<StgValue><ssdm name="addCarry80_7"/></StgValue>
</operation>

<operation id="1067" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="24" op_0_bw="18">
<![CDATA[
.preheader123:3  %sext_ln742 = sext i18 %mulCarry109_0 to i24

]]></Node>
<StgValue><ssdm name="sext_ln742"/></StgValue>
</operation>

<operation id="1068" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader123:4  %icmp_ln742 = icmp eq i5 %j110_0, -15

]]></Node>
<StgValue><ssdm name="icmp_ln742"/></StgValue>
</operation>

<operation id="1069" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader123:5  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="1070" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader123:6  %j_8 = add i5 %j110_0, 1

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="1071" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader123:7  br i1 %icmp_ln742, label %.preheader124.loopexit, label %._crit_edge251

]]></Node>
<StgValue><ssdm name="br_ln742"/></StgValue>
</operation>

<operation id="1072" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln742" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge251:0  %zext_ln743_1 = zext i5 %j110_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln743_1"/></StgValue>
</operation>

<operation id="1073" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln742" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge251:1  %arr2_2_addr_1 = getelementptr [17 x i4]* @arr2_2, i64 0, i64 %zext_ln743_1

]]></Node>
<StgValue><ssdm name="arr2_2_addr_1"/></StgValue>
</operation>

<operation id="1074" st_id="90" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln742" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="4" op_0_bw="5">
<![CDATA[
._crit_edge251:2  %arr2_2_load_1 = load i4* %arr2_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="arr2_2_load_1"/></StgValue>
</operation>

<operation id="1075" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln742" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="8" op_0_bw="18">
<![CDATA[
._crit_edge251:8  %trunc_ln743_1 = trunc i18 %mulCarry109_0 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln743_1"/></StgValue>
</operation>

<operation id="1076" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln742" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="0">
<![CDATA[
.preheader124.loopexit:0  br label %.preheader124

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1077" st_id="91" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="4" op_0_bw="5">
<![CDATA[
._crit_edge251:2  %arr2_2_load_1 = load i4* %arr2_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="arr2_2_load_1"/></StgValue>
</operation>

<operation id="1078" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge251:3  %sext_ln743 = sext i4 %arr2_2_load_1 to i8

]]></Node>
<StgValue><ssdm name="sext_ln743"/></StgValue>
</operation>

<operation id="1079" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="17" op_0_bw="8">
<![CDATA[
._crit_edge251:4  %zext_ln743_2 = zext i8 %sext_ln743 to i17

]]></Node>
<StgValue><ssdm name="zext_ln743_2"/></StgValue>
</operation>

<operation id="1080" st_id="91" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge251:5  %mul_ln743 = mul i17 %sext_ln765, %zext_ln743_2

]]></Node>
<StgValue><ssdm name="mul_ln743"/></StgValue>
</operation>

<operation id="1081" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="26" op_0_bw="17">
<![CDATA[
._crit_edge251:6  %sext_ln743_1 = sext i17 %mul_ln743 to i26

]]></Node>
<StgValue><ssdm name="sext_ln743_1"/></StgValue>
</operation>

<operation id="1082" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="17">
<![CDATA[
._crit_edge251:7  %trunc_ln743 = trunc i17 %mul_ln743 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln743"/></StgValue>
</operation>

<operation id="1083" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="26" op_0_bw="24">
<![CDATA[
._crit_edge251:9  %zext_ln742 = zext i24 %sext_ln742 to i26

]]></Node>
<StgValue><ssdm name="zext_ln742"/></StgValue>
</operation>

<operation id="1084" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
._crit_edge251:10  %mulTemp_3 = add i26 %zext_ln742, %sext_ln743_1

]]></Node>
<StgValue><ssdm name="mulTemp_3"/></StgValue>
</operation>

<operation id="1085" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge251:11  %add_ln743_1 = add i8 %trunc_ln743, %trunc_ln743_1

]]></Node>
<StgValue><ssdm name="add_ln743_1"/></StgValue>
</operation>

<operation id="1086" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="18" op_0_bw="18" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge251:12  %tmp_23 = call i18 @_ssdm_op_PartSelect.i18.i26.i32.i32(i26 %mulTemp_3, i32 8, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1087" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="18" op_0_bw="18" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge251:14  %trunc_ln3 = call i18 @_ssdm_op_PartSelect.i18.i26.i32.i32(i26 %mulTemp_3, i32 8, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1088" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge251:13  %icmp_ln744 = icmp sgt i18 %tmp_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln744"/></StgValue>
</operation>

<operation id="1089" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
._crit_edge251:15  %mulCarry_4 = select i1 %icmp_ln744, i18 %trunc_ln3, i18 0

]]></Node>
<StgValue><ssdm name="mulCarry_4"/></StgValue>
</operation>

<operation id="1090" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="24" op_0_bw="18">
<![CDATA[
._crit_edge251:16  %sext_ln744 = sext i18 %mulCarry_4 to i24

]]></Node>
<StgValue><ssdm name="sext_ln744"/></StgValue>
</operation>

<operation id="1091" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="24">
<![CDATA[
._crit_edge251:17  %zext_ln744 = zext i24 %sext_ln744 to i32

]]></Node>
<StgValue><ssdm name="zext_ln744"/></StgValue>
</operation>

<operation id="1092" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge251:18  %icmp_ln751 = icmp ne i5 %j110_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln751"/></StgValue>
</operation>

<operation id="1093" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge251:19  %icmp_ln751_1 = icmp eq i18 %mulCarry_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln751_1"/></StgValue>
</operation>

<operation id="1094" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge251:20  %or_ln751 = or i1 %icmp_ln751, %icmp_ln751_1

]]></Node>
<StgValue><ssdm name="or_ln751"/></StgValue>
</operation>

<operation id="1095" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge251:21  br i1 %or_ln751, label %._crit_edge252_ifconv, label %92

]]></Node>
<StgValue><ssdm name="br_ln751"/></StgValue>
</operation>

<operation id="1096" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln751" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0  store i32 %zext_ln744, i32* %temp_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln752"/></StgValue>
</operation>

<operation id="1097" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln751" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge252_ifconv

]]></Node>
<StgValue><ssdm name="br_ln754"/></StgValue>
</operation>

<operation id="1098" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge252_ifconv:2  %add_ln756 = add i5 %j110_0, %zext_ln740

]]></Node>
<StgValue><ssdm name="add_ln756"/></StgValue>
</operation>

<operation id="1099" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge252_ifconv:3  %zext_ln756_1 = zext i5 %add_ln756 to i64

]]></Node>
<StgValue><ssdm name="zext_ln756_1"/></StgValue>
</operation>

<operation id="1100" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge252_ifconv:4  %temp_2_addr_3 = getelementptr inbounds [40 x i32]* %temp_2, i64 0, i64 %zext_ln756_1

]]></Node>
<StgValue><ssdm name="temp_2_addr_3"/></StgValue>
</operation>

<operation id="1101" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge252_ifconv:5  %temp_2_load_1 = load i32* %temp_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="temp_2_load_1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1102" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
._crit_edge252_ifconv:0  %mulCarry109_2 = phi i18 [ 0, %92 ], [ %mulCarry_4, %._crit_edge251 ]

]]></Node>
<StgValue><ssdm name="mulCarry109_2"/></StgValue>
</operation>

<operation id="1103" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge252_ifconv:1  %zext_ln756 = zext i8 %add_ln743_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln756"/></StgValue>
</operation>

<operation id="1104" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge252_ifconv:5  %temp_2_load_1 = load i32* %temp_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="temp_2_load_1"/></StgValue>
</operation>

<operation id="1105" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge252_ifconv:6  %zext_ln756_2 = zext i8 %addCarry80_7 to i9

]]></Node>
<StgValue><ssdm name="zext_ln756_2"/></StgValue>
</operation>

<operation id="1106" st_id="93" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge252_ifconv:7  %add_ln756_2 = add i8 %add_ln743_1, %addCarry80_7

]]></Node>
<StgValue><ssdm name="add_ln756_2"/></StgValue>
</operation>

<operation id="1107" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge252_ifconv:8  %add_ln756_1 = add i9 %zext_ln756_2, %zext_ln756

]]></Node>
<StgValue><ssdm name="add_ln756_1"/></StgValue>
</operation>

<operation id="1108" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge252_ifconv:9  %zext_ln756_3 = zext i9 %add_ln756_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln756_3"/></StgValue>
</operation>

<operation id="1109" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge252_ifconv:10  %trunc_ln756 = trunc i32 %temp_2_load_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln756"/></StgValue>
</operation>

<operation id="1110" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge252_ifconv:11  %addTemp_3 = add i32 %temp_2_load_1, %zext_ln756_3

]]></Node>
<StgValue><ssdm name="addTemp_3"/></StgValue>
</operation>

<operation id="1111" st_id="93" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge252_ifconv:12  %add_ln756_3 = add i8 %add_ln756_2, %trunc_ln756

]]></Node>
<StgValue><ssdm name="add_ln756_3"/></StgValue>
</operation>

<operation id="1112" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge252_ifconv:13  %tmp_24 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %addTemp_3, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1113" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge252_ifconv:14  %icmp_ln757 = icmp sgt i24 %tmp_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln757"/></StgValue>
</operation>

<operation id="1114" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge252_ifconv:15  %addCarry = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %addTemp_3, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="addCarry"/></StgValue>
</operation>

<operation id="1115" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge252_ifconv:16  %select_ln757 = select i1 %icmp_ln757, i8 %addCarry, i8 0

]]></Node>
<StgValue><ssdm name="select_ln757"/></StgValue>
</operation>

<operation id="1116" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge252_ifconv:17  %zext_ln763 = zext i8 %add_ln756_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln763"/></StgValue>
</operation>

<operation id="1117" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
._crit_edge252_ifconv:18  store i32 %zext_ln763, i32* %temp_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln763"/></StgValue>
</operation>

<operation id="1118" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge252_ifconv:19  %icmp_ln765_1 = icmp eq i8 %select_ln757, 0

]]></Node>
<StgValue><ssdm name="icmp_ln765_1"/></StgValue>
</operation>

<operation id="1119" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge252_ifconv:20  %or_ln765 = or i1 %icmp_ln765, %icmp_ln765_1

]]></Node>
<StgValue><ssdm name="or_ln765"/></StgValue>
</operation>

<operation id="1120" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge252_ifconv:21  %or_ln765_1 = or i1 %or_ln765, %icmp_ln751

]]></Node>
<StgValue><ssdm name="or_ln765_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1121" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge252_ifconv:22  br i1 %or_ln765_1, label %.preheader123.backedge, label %93

]]></Node>
<StgValue><ssdm name="br_ln765"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1122" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  %temp_2_load_2 = load i32* %temp_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="temp_2_load_2"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1123" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="8">
<![CDATA[
:0  %zext_ln766 = zext i8 %select_ln757 to i32

]]></Node>
<StgValue><ssdm name="zext_ln766"/></StgValue>
</operation>

<operation id="1124" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  %temp_2_load_2 = load i32* %temp_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="temp_2_load_2"/></StgValue>
</operation>

<operation id="1125" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln766_1 = add nsw i32 %temp_2_load_2, %zext_ln766

]]></Node>
<StgValue><ssdm name="add_ln766_1"/></StgValue>
</operation>

<operation id="1126" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  store i32 %add_ln766_1, i32* %temp_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln766"/></StgValue>
</operation>

<operation id="1127" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader123.backedge

]]></Node>
<StgValue><ssdm name="br_ln768"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1128" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader123.backedge:0  %addCarry80_7_be = phi i8 [ 0, %93 ], [ %select_ln757, %._crit_edge252_ifconv ]

]]></Node>
<StgValue><ssdm name="addCarry80_7_be"/></StgValue>
</operation>

<operation id="1129" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="0">
<![CDATA[
.preheader123.backedge:1  br label %.preheader123

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1130" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader261:0  %i113_0 = phi i6 [ %i_59, %96 ], [ 0, %.preheader261.preheader ]

]]></Node>
<StgValue><ssdm name="i113_0"/></StgValue>
</operation>

<operation id="1131" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="7" op_0_bw="6">
<![CDATA[
.preheader261:1  %zext_ln772 = zext i6 %i113_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln772"/></StgValue>
</operation>

<operation id="1132" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader261:2  %icmp_ln772 = icmp eq i7 %zext_ln772, %sub_ln716

]]></Node>
<StgValue><ssdm name="icmp_ln772"/></StgValue>
</operation>

<operation id="1133" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader261:3  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 32, i64 0)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="1134" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader261:4  %i_59 = add i6 %i113_0, 1

]]></Node>
<StgValue><ssdm name="i_59"/></StgValue>
</operation>

<operation id="1135" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader261:5  br i1 %icmp_ln772, label %.loopexit122.loopexit, label %94

]]></Node>
<StgValue><ssdm name="br_ln772"/></StgValue>
</operation>

<operation id="1136" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
<literal name="icmp_ln772" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln773 = zext i6 %i113_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln773"/></StgValue>
</operation>

<operation id="1137" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
<literal name="icmp_ln772" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_2_addr_4 = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln773

]]></Node>
<StgValue><ssdm name="arr1_2_addr_4"/></StgValue>
</operation>

<operation id="1138" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
<literal name="icmp_ln772" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_2_load_3 = load i32* %arr1_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="arr1_2_load_3"/></StgValue>
</operation>

<operation id="1139" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
<literal name="icmp_ln772" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %temp_2_addr_1 = getelementptr inbounds [40 x i32]* %temp_2, i64 0, i64 %zext_ln773

]]></Node>
<StgValue><ssdm name="temp_2_addr_1"/></StgValue>
</operation>

<operation id="1140" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
<literal name="icmp_ln772" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="6">
<![CDATA[
:4  %temp_2_load = load i32* %temp_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="temp_2_load"/></StgValue>
</operation>

<operation id="1141" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
<literal name="icmp_ln772" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="0">
<![CDATA[
.loopexit122.loopexit:0  br label %.loopexit122

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1142" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln772" val="1"/>
</and_exp><and_exp><literal name="icmp_ln720" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="0">
<![CDATA[
.loopexit122:0  br label %97

]]></Node>
<StgValue><ssdm name="br_ln785"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1143" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_2_load_3 = load i32* %arr1_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="arr1_2_load_3"/></StgValue>
</operation>

<operation id="1144" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="6">
<![CDATA[
:4  %temp_2_load = load i32* %temp_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="temp_2_load"/></StgValue>
</operation>

<operation id="1145" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %icmp_ln773 = icmp slt i32 %arr1_2_load_3, %temp_2_load

]]></Node>
<StgValue><ssdm name="icmp_ln773"/></StgValue>
</operation>

<operation id="1146" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln773, label %95, label %96

]]></Node>
<StgValue><ssdm name="br_ln773"/></StgValue>
</operation>

<operation id="1147" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln773" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln778 = zext i6 %i_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln778"/></StgValue>
</operation>

<operation id="1148" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln773" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arr1_2_addr_5 = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln778

]]></Node>
<StgValue><ssdm name="arr1_2_addr_5"/></StgValue>
</operation>

<operation id="1149" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln773" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="6">
<![CDATA[
:3  %arr1_2_load_4 = load i32* %arr1_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="arr1_2_load_4"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1150" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln777 = add nsw i32 %arr1_2_load_3, 256

]]></Node>
<StgValue><ssdm name="add_ln777"/></StgValue>
</operation>

<operation id="1151" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="6">
<![CDATA[
:3  %arr1_2_load_4 = load i32* %arr1_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="arr1_2_load_4"/></StgValue>
</operation>

<operation id="1152" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln778 = add nsw i32 %arr1_2_load_4, -1

]]></Node>
<StgValue><ssdm name="add_ln778"/></StgValue>
</operation>

<operation id="1153" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:5  store i32 %add_ln778, i32* %arr1_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>

<operation id="1154" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %96

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1155" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %p_pn = phi i32 [ %add_ln777, %95 ], [ %arr1_2_load_3, %94 ]

]]></Node>
<StgValue><ssdm name="p_pn"/></StgValue>
</operation>

<operation id="1156" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %sub_ln779 = sub nsw i32 %p_pn, %temp_2_load

]]></Node>
<StgValue><ssdm name="sub_ln779"/></StgValue>
</operation>

<operation id="1157" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:2  store i32 %sub_ln779, i32* %arr1_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>

<operation id="1158" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader261

]]></Node>
<StgValue><ssdm name="br_ln772"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1159" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader126:0  %i105_0 = phi i5 [ %i_57, %90 ], [ 0, %.preheader126.preheader ]

]]></Node>
<StgValue><ssdm name="i105_0"/></StgValue>
</operation>

<operation id="1160" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader126:1  %icmp_ln721 = icmp eq i5 %i105_0, -15

]]></Node>
<StgValue><ssdm name="icmp_ln721"/></StgValue>
</operation>

<operation id="1161" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader126:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="1162" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader126:3  %i_57 = add i5 %i105_0, 1

]]></Node>
<StgValue><ssdm name="i_57"/></StgValue>
</operation>

<operation id="1163" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader126:4  br i1 %icmp_ln721, label %.loopexit122.loopexit112, label %88

]]></Node>
<StgValue><ssdm name="br_ln721"/></StgValue>
</operation>

<operation id="1164" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln721" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln722 = zext i5 %i105_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln722"/></StgValue>
</operation>

<operation id="1165" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln721" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_2_addr_2 = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln722

]]></Node>
<StgValue><ssdm name="arr1_2_addr_2"/></StgValue>
</operation>

<operation id="1166" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln721" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_2_load_1 = load i32* %arr1_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="arr1_2_load_1"/></StgValue>
</operation>

<operation id="1167" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln721" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arr2_2_addr = getelementptr [17 x i4]* @arr2_2, i64 0, i64 %zext_ln722

]]></Node>
<StgValue><ssdm name="arr2_2_addr"/></StgValue>
</operation>

<operation id="1168" st_id="102" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln721" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="4" op_0_bw="5">
<![CDATA[
:4  %arr2_2_load = load i4* %arr2_2_addr, align 1

]]></Node>
<StgValue><ssdm name="arr2_2_load"/></StgValue>
</operation>

<operation id="1169" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln721" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0">
<![CDATA[
.loopexit122.loopexit112:0  br label %.loopexit122

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1170" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_2_load_1 = load i32* %arr1_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="arr1_2_load_1"/></StgValue>
</operation>

<operation id="1171" st_id="103" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="4" op_0_bw="5">
<![CDATA[
:4  %arr2_2_load = load i4* %arr2_2_addr, align 1

]]></Node>
<StgValue><ssdm name="arr2_2_load"/></StgValue>
</operation>

<operation id="1172" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="8" op_0_bw="4">
<![CDATA[
:5  %sext_ln722 = sext i4 %arr2_2_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln722"/></StgValue>
</operation>

<operation id="1173" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="8">
<![CDATA[
:6  %zext_ln722_1 = zext i8 %sext_ln722 to i32

]]></Node>
<StgValue><ssdm name="zext_ln722_1"/></StgValue>
</operation>

<operation id="1174" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln722 = icmp slt i32 %arr1_2_load_1, %zext_ln722_1

]]></Node>
<StgValue><ssdm name="icmp_ln722"/></StgValue>
</operation>

<operation id="1175" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln722, label %89, label %90

]]></Node>
<StgValue><ssdm name="br_ln722"/></StgValue>
</operation>

<operation id="1176" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln727 = zext i5 %i_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln727"/></StgValue>
</operation>

<operation id="1177" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arr1_2_addr_3 = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln727

]]></Node>
<StgValue><ssdm name="arr1_2_addr_3"/></StgValue>
</operation>

<operation id="1178" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="6">
<![CDATA[
:3  %arr1_2_load_2 = load i32* %arr1_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="arr1_2_load_2"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1179" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln726 = add nsw i32 %arr1_2_load_1, 256

]]></Node>
<StgValue><ssdm name="add_ln726"/></StgValue>
</operation>

<operation id="1180" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="6">
<![CDATA[
:3  %arr1_2_load_2 = load i32* %arr1_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="arr1_2_load_2"/></StgValue>
</operation>

<operation id="1181" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln727 = add nsw i32 %arr1_2_load_2, -1

]]></Node>
<StgValue><ssdm name="add_ln727"/></StgValue>
</operation>

<operation id="1182" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:5  store i32 %add_ln727, i32* %arr1_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="1183" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %90

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1184" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %p_pn194 = phi i32 [ %add_ln726, %89 ], [ %arr1_2_load_1, %88 ]

]]></Node>
<StgValue><ssdm name="p_pn194"/></StgValue>
</operation>

<operation id="1185" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %sub_ln728 = sub nsw i32 %p_pn194, %zext_ln722_1

]]></Node>
<StgValue><ssdm name="sub_ln728"/></StgValue>
</operation>

<operation id="1186" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:2  store i32 %sub_ln728, i32* %arr1_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln728"/></StgValue>
</operation>

<operation id="1187" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader126

]]></Node>
<StgValue><ssdm name="br_ln721"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1188" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i114_0 = phi i6 [ 0, %.loopexit122 ], [ %i_60, %._crit_edge255 ]

]]></Node>
<StgValue><ssdm name="i114_0"/></StgValue>
</operation>

<operation id="1189" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln785 = icmp eq i6 %i114_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln785"/></StgValue>
</operation>

<operation id="1190" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="1191" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_60 = add i6 %i114_0, 1

]]></Node>
<StgValue><ssdm name="i_60"/></StgValue>
</operation>

<operation id="1192" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln785, label %.preheader121.preheader, label %98

]]></Node>
<StgValue><ssdm name="br_ln785"/></StgValue>
</operation>

<operation id="1193" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln785" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln786 = zext i6 %i114_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln786"/></StgValue>
</operation>

<operation id="1194" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln785" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_2_addr_6 = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln786

]]></Node>
<StgValue><ssdm name="arr1_2_addr_6"/></StgValue>
</operation>

<operation id="1195" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln785" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_2_load_5 = load i32* %arr1_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="arr1_2_load_5"/></StgValue>
</operation>

<operation id="1196" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln785" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="0">
<![CDATA[
.preheader121.preheader:0  br label %.preheader121

]]></Node>
<StgValue><ssdm name="br_ln795"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1197" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_2_load_5 = load i32* %arr1_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="arr1_2_load_5"/></StgValue>
</operation>

<operation id="1198" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %arr1_2_load_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1199" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_25, label %99, label %._crit_edge255

]]></Node>
<StgValue><ssdm name="br_ln786"/></StgValue>
</operation>

<operation id="1200" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln787 = add nsw i32 %arr1_2_load_5, 256

]]></Node>
<StgValue><ssdm name="add_ln787"/></StgValue>
</operation>

<operation id="1201" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln787, i32* %arr1_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln787"/></StgValue>
</operation>

<operation id="1202" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln788 = zext i6 %i_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln788"/></StgValue>
</operation>

<operation id="1203" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arr1_2_addr_7 = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln788

]]></Node>
<StgValue><ssdm name="arr1_2_addr_7"/></StgValue>
</operation>

<operation id="1204" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="6">
<![CDATA[
:4  %arr1_2_load_6 = load i32* %arr1_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="arr1_2_load_6"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1205" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="6">
<![CDATA[
:4  %arr1_2_load_6 = load i32* %arr1_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="arr1_2_load_6"/></StgValue>
</operation>

<operation id="1206" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln788 = add nsw i32 %arr1_2_load_6, -1

]]></Node>
<StgValue><ssdm name="add_ln788"/></StgValue>
</operation>

<operation id="1207" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:6  store i32 %add_ln788, i32* %arr1_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln788"/></StgValue>
</operation>

<operation id="1208" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge255

]]></Node>
<StgValue><ssdm name="br_ln789"/></StgValue>
</operation>

<operation id="1209" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge255:0  br label %97

]]></Node>
<StgValue><ssdm name="br_ln785"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1210" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader121:0  %arr1Zeroes99_2 = phi i6 [ %arr1Zeroes_8, %101 ], [ 0, %.preheader121.preheader ]

]]></Node>
<StgValue><ssdm name="arr1Zeroes99_2"/></StgValue>
</operation>

<operation id="1211" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader121:1  %i115_0 = phi i7 [ %i_65, %101 ], [ 32, %.preheader121.preheader ]

]]></Node>
<StgValue><ssdm name="i115_0"/></StgValue>
</operation>

<operation id="1212" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="7">
<![CDATA[
.preheader121:2  %sext_ln795 = sext i7 %i115_0 to i32

]]></Node>
<StgValue><ssdm name="sext_ln795"/></StgValue>
</operation>

<operation id="1213" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
.preheader121:3  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i115_0, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1214" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader121:4  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 33, i64 17)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="1215" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader121:5  %arr1Zeroes_8 = add i6 %arr1Zeroes99_2, 1

]]></Node>
<StgValue><ssdm name="arr1Zeroes_8"/></StgValue>
</operation>

<operation id="1216" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader121:6  br i1 %tmp_26, label %.loopexit42, label %100

]]></Node>
<StgValue><ssdm name="br_ln795"/></StgValue>
</operation>

<operation id="1217" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln796 = zext i32 %sext_ln795 to i64

]]></Node>
<StgValue><ssdm name="zext_ln796"/></StgValue>
</operation>

<operation id="1218" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_2_addr_8 = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln796

]]></Node>
<StgValue><ssdm name="arr1_2_addr_8"/></StgValue>
</operation>

<operation id="1219" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_2_load_7 = load i32* %arr1_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="arr1_2_load_7"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1220" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_2_load_7 = load i32* %arr1_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="arr1_2_load_7"/></StgValue>
</operation>

<operation id="1221" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln796 = icmp eq i32 %arr1_2_load_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln796"/></StgValue>
</operation>

<operation id="1222" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln796, label %101, label %.loopexit42

]]></Node>
<StgValue><ssdm name="br_ln796"/></StgValue>
</operation>

<operation id="1223" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="icmp_ln796" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %i_65 = add i7 %i115_0, -1

]]></Node>
<StgValue><ssdm name="i_65"/></StgValue>
</operation>

<operation id="1224" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="icmp_ln796" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader121

]]></Node>
<StgValue><ssdm name="br_ln795"/></StgValue>
</operation>

<operation id="1225" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln796" val="0"/>
</and_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit42:0  %sub_ln809 = sub i6 -31, %arr1Zeroes99_2

]]></Node>
<StgValue><ssdm name="sub_ln809"/></StgValue>
</operation>

<operation id="1226" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln796" val="0"/>
</and_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="7" op_0_bw="6">
<![CDATA[
.loopexit42:1  %zext_ln809 = zext i6 %sub_ln809 to i7

]]></Node>
<StgValue><ssdm name="zext_ln809"/></StgValue>
</operation>

<operation id="1227" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln796" val="0"/>
</and_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit42:2  %icmp_ln809 = icmp ugt i6 %sub_ln809, 17

]]></Node>
<StgValue><ssdm name="icmp_ln809"/></StgValue>
</operation>

<operation id="1228" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln796" val="0"/>
</and_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit42:3  br i1 %icmp_ln809, label %.loopexit, label %102

]]></Node>
<StgValue><ssdm name="br_ln809"/></StgValue>
</operation>

<operation id="1229" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln796" val="0"/>
<literal name="icmp_ln809" val="0"/>
</and_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="icmp_ln809" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %icmp_ln812 = icmp ult i6 %sub_ln809, 17

]]></Node>
<StgValue><ssdm name="icmp_ln812"/></StgValue>
</operation>

<operation id="1230" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln796" val="0"/>
<literal name="icmp_ln809" val="0"/>
</and_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="icmp_ln809" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln812, label %.loopexit, label %._crit_edge259.preheader

]]></Node>
<StgValue><ssdm name="br_ln812"/></StgValue>
</operation>

<operation id="1231" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln796" val="0"/>
<literal name="icmp_ln809" val="0"/>
<literal name="icmp_ln812" val="0"/>
</and_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="icmp_ln809" val="0"/>
<literal name="icmp_ln812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge259.preheader:0  br label %._crit_edge259

]]></Node>
<StgValue><ssdm name="br_ln816"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1232" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
._crit_edge259:0  %boolean98_1 = phi i3 [ 0, %104 ], [ %boolean98_0, %._crit_edge259.preheader ]

]]></Node>
<StgValue><ssdm name="boolean98_1"/></StgValue>
</operation>

<operation id="1233" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge259:1  %i117_0_in = phi i7 [ %i_68, %104 ], [ %zext_ln809, %._crit_edge259.preheader ]

]]></Node>
<StgValue><ssdm name="i117_0_in"/></StgValue>
</operation>

<operation id="1234" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge259:2  %i_68 = add i7 %i117_0_in, -1

]]></Node>
<StgValue><ssdm name="i_68"/></StgValue>
</operation>

<operation id="1235" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge259:3  %sext_ln816 = sext i7 %i_68 to i32

]]></Node>
<StgValue><ssdm name="sext_ln816"/></StgValue>
</operation>

<operation id="1236" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge259:4  %icmp_ln816 = icmp sgt i7 %i117_0_in, 0

]]></Node>
<StgValue><ssdm name="icmp_ln816"/></StgValue>
</operation>

<operation id="1237" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge259:5  br i1 %icmp_ln816, label %103, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln816"/></StgValue>
</operation>

<operation id="1238" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln816" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln817 = zext i32 %sext_ln816 to i64

]]></Node>
<StgValue><ssdm name="zext_ln817"/></StgValue>
</operation>

<operation id="1239" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln816" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_2_addr_9 = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln817

]]></Node>
<StgValue><ssdm name="arr1_2_addr_9"/></StgValue>
</operation>

<operation id="1240" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln816" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_2_load_8 = load i32* %arr1_2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="arr1_2_load_8"/></StgValue>
</operation>

<operation id="1241" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln816" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arr2_2_addr_2 = getelementptr [17 x i4]* @arr2_2, i64 0, i64 %zext_ln817

]]></Node>
<StgValue><ssdm name="arr2_2_addr_2"/></StgValue>
</operation>

<operation id="1242" st_id="111" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln816" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="4" op_0_bw="5">
<![CDATA[
:4  %arr2_2_load_2 = load i4* %arr2_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="arr2_2_load_2"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1243" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_2_load_8 = load i32* %arr1_2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="arr1_2_load_8"/></StgValue>
</operation>

<operation id="1244" st_id="112" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="4" op_0_bw="5">
<![CDATA[
:4  %arr2_2_load_2 = load i4* %arr2_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="arr2_2_load_2"/></StgValue>
</operation>

<operation id="1245" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="4">
<![CDATA[
:5  %sext_ln817 = sext i4 %arr2_2_load_2 to i8

]]></Node>
<StgValue><ssdm name="sext_ln817"/></StgValue>
</operation>

<operation id="1246" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="8">
<![CDATA[
:6  %zext_ln817_1 = zext i8 %sext_ln817 to i32

]]></Node>
<StgValue><ssdm name="zext_ln817_1"/></StgValue>
</operation>

<operation id="1247" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln817 = icmp sgt i32 %arr1_2_load_8, %zext_ln817_1

]]></Node>
<StgValue><ssdm name="icmp_ln817"/></StgValue>
</operation>

<operation id="1248" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln817, label %.loopexit.loopexit, label %104

]]></Node>
<StgValue><ssdm name="br_ln817"/></StgValue>
</operation>

<operation id="1249" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln821 = icmp slt i32 %arr1_2_load_8, %zext_ln817_1

]]></Node>
<StgValue><ssdm name="icmp_ln821"/></StgValue>
</operation>

<operation id="1250" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln817" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln821, label %.loopexit.loopexit, label %._crit_edge259

]]></Node>
<StgValue><ssdm name="br_ln821"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1251" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln809" val="0"/>
<literal name="icmp_ln812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
.loopexit.loopexit:0  %boolean98_4_ph = phi i3 [ %boolean98_1, %._crit_edge259 ], [ 1, %103 ], [ -1, %104 ]

]]></Node>
<StgValue><ssdm name="boolean98_4_ph"/></StgValue>
</operation>

<operation id="1252" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln809" val="0"/>
<literal name="icmp_ln812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1253" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:1  %icmp_ln831 = icmp eq i6 %arr1Zeroes99_2, -31

]]></Node>
<StgValue><ssdm name="icmp_ln831"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1254" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln711" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
.loopexit:0  %boolean98_4 = phi i3 [ 1, %.loopexit42 ], [ -1, %102 ], [ %boolean98_4_ph, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="boolean98_4"/></StgValue>
</operation>

<operation id="1255" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln711" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:2  br i1 %icmp_ln831, label %.loopexit43, label %.preheader129

]]></Node>
<StgValue><ssdm name="br_ln831"/></StgValue>
</operation>

<operation id="1256" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln711" val="0"/>
<literal name="icmp_ln831" val="1"/>
</and_exp><and_exp><literal name="icmp_ln711" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="0">
<![CDATA[
.loopexit43:0  br label %.loopexit44._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln835"/></StgValue>
</operation>

<operation id="1257" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="1"/>
</and_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp><and_exp><literal name="icmp_ln711" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="0">
<![CDATA[
.loopexit44._crit_edge:0  br label %105

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1258" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i118_0 = phi i5 [ 0, %.loopexit44._crit_edge ], [ %i_75, %106 ]

]]></Node>
<StgValue><ssdm name="i118_0"/></StgValue>
</operation>

<operation id="1259" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln838 = icmp eq i5 %i118_0, -15

]]></Node>
<StgValue><ssdm name="icmp_ln838"/></StgValue>
</operation>

<operation id="1260" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="1261" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_75 = add i5 %i118_0, 1

]]></Node>
<StgValue><ssdm name="i_75"/></StgValue>
</operation>

<operation id="1262" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln838, label %.loopexit165.loopexit, label %106

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>

<operation id="1263" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="icmp_ln838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln839 = zext i5 %i118_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln839"/></StgValue>
</operation>

<operation id="1264" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="icmp_ln838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_2_addr_10 = getelementptr inbounds [33 x i32]* %arr1_2, i64 0, i64 %zext_ln839

]]></Node>
<StgValue><ssdm name="arr1_2_addr_10"/></StgValue>
</operation>

<operation id="1265" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="icmp_ln838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_2_load_9 = load i32* %arr1_2_addr_10, align 4

]]></Node>
<StgValue><ssdm name="arr1_2_load_9"/></StgValue>
</operation>

<operation id="1266" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="icmp_ln838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0">
<![CDATA[
.loopexit165.loopexit:0  br label %.loopexit165

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1267" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln838" val="1"/>
</and_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="0" op_0_bw="0">
<![CDATA[
.loopexit165:0  br label %107

]]></Node>
<StgValue><ssdm name="br_ln851"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1268" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_2_load_9 = load i32* %arr1_2_addr_10, align 4

]]></Node>
<StgValue><ssdm name="arr1_2_load_9"/></StgValue>
</operation>

<operation id="1269" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="8" op_0_bw="32">
<![CDATA[
:3  %trunc_ln839 = trunc i32 %arr1_2_load_9 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln839"/></StgValue>
</operation>

<operation id="1270" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %acc_addr_4 = getelementptr inbounds [17 x i8]* %acc, i64 0, i64 %zext_ln839

]]></Node>
<StgValue><ssdm name="acc_addr_4"/></StgValue>
</operation>

<operation id="1271" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:5  store i8 %trunc_ln839, i8* %acc_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln839"/></StgValue>
</operation>

<operation id="1272" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %105

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1273" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0">
<![CDATA[
.preheader164:0  %i3_0 = phi i28 [ 0, %.preheader164.preheader ], [ %i_38, %.preheader164.loopexit ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="1274" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader164:1  %boolean_0 = phi i32 [ undef, %.preheader164.preheader ], [ %boolean_11, %.preheader164.loopexit ]

]]></Node>
<StgValue><ssdm name="boolean_0"/></StgValue>
</operation>

<operation id="1275" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="29" op_0_bw="28">
<![CDATA[
.preheader164:2  %zext_ln49_1 = zext i28 %i3_0 to i29

]]></Node>
<StgValue><ssdm name="zext_ln49_1"/></StgValue>
</operation>

<operation id="1276" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader164:3  %icmp_ln49 = icmp slt i29 %zext_ln49_1, %select_ln49

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="1277" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader164:4  %i_38 = add i28 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_38"/></StgValue>
</operation>

<operation id="1278" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader164:5  br i1 %icmp_ln49, label %.preheader163.preheader, label %.loopexit165.loopexit115

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1279" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
.preheader163.preheader:0  %shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %i3_0, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="1280" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="0">
<![CDATA[
.preheader163.preheader:1  br label %.preheader163

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="1281" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="0" op_0_bw="0">
<![CDATA[
.loopexit165.loopexit115:0  br label %.loopexit165

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1282" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader163:0  %j_0 = phi i5 [ %j, %8 ], [ 0, %.preheader163.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="1283" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="5">
<![CDATA[
.preheader163:1  %zext_ln51 = zext i5 %j_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="1284" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader163:2  %icmp_ln51 = icmp eq i5 %j_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="1285" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader163:3  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="1286" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader163:4  %j = add i5 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="1287" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader163:5  br i1 %icmp_ln51, label %.preheader423.preheader, label %8

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="1288" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln52 = add nsw i32 %shl_ln, %zext_ln51

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="1289" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="32">
<![CDATA[
:1  %zext_ln52 = zext i32 %add_ln52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="1290" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %text_addr_1 = getelementptr inbounds [1000 x i8]* %text, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="text_addr_1"/></StgValue>
</operation>

<operation id="1291" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="8" op_0_bw="10">
<![CDATA[
:3  %text_load = load i8* %text_addr_1, align 1

]]></Node>
<StgValue><ssdm name="text_load"/></StgValue>
</operation>

<operation id="1292" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader423.preheader:0  store i8 1, i8* %textBlock_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1293" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0">
<![CDATA[
.preheader423.preheader:1  br label %.preheader423

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1294" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="8" op_0_bw="10">
<![CDATA[
:3  %text_load = load i8* %text_addr_1, align 1

]]></Node>
<StgValue><ssdm name="text_load"/></StgValue>
</operation>

<operation id="1295" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln52_1 = zext i5 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52_1"/></StgValue>
</operation>

<operation id="1296" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %textBlock_addr_1 = getelementptr inbounds [17 x i8]* %textBlock, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="textBlock_addr_1"/></StgValue>
</operation>

<operation id="1297" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:6  store i8 %text_load, i8* %textBlock_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1298" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader163

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1299" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader423:0  %j5_0 = phi i5 [ %j_2, %_ifconv ], [ 0, %.preheader423.preheader ]

]]></Node>
<StgValue><ssdm name="j5_0"/></StgValue>
</operation>

<operation id="1300" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader423:1  %addCarry_0 = phi i2 [ %select_ln67, %_ifconv ], [ 0, %.preheader423.preheader ]

]]></Node>
<StgValue><ssdm name="addCarry_0"/></StgValue>
</operation>

<operation id="1301" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader423:2  %icmp_ln65 = icmp eq i5 %j5_0, -15

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="1302" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader423:3  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="1303" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader423:4  %j_2 = add i5 %j5_0, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="1304" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader423:5  br i1 %icmp_ln65, label %.preheader162.preheader, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="1305" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:0  %zext_ln66 = zext i5 %j5_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="1306" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1  %textBlock_addr_2 = getelementptr inbounds [17 x i8]* %textBlock, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="textBlock_addr_2"/></StgValue>
</operation>

<operation id="1307" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="8" op_0_bw="5">
<![CDATA[
_ifconv:2  %textBlock_load = load i8* %textBlock_addr_2, align 1

]]></Node>
<StgValue><ssdm name="textBlock_load"/></StgValue>
</operation>

<operation id="1308" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %acc_addr_1 = getelementptr inbounds [17 x i8]* %acc, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="acc_addr_1"/></StgValue>
</operation>

<operation id="1309" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="8" op_0_bw="5">
<![CDATA[
_ifconv:5  %acc_load = load i8* %acc_addr_1, align 1

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="1310" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0">
<![CDATA[
.preheader162.preheader:0  br label %.preheader162

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1311" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="8" op_0_bw="5">
<![CDATA[
_ifconv:2  %textBlock_load = load i8* %textBlock_addr_2, align 1

]]></Node>
<StgValue><ssdm name="textBlock_load"/></StgValue>
</operation>

<operation id="1312" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:3  %zext_ln66_1 = zext i8 %textBlock_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="1313" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="8" op_0_bw="5">
<![CDATA[
_ifconv:5  %acc_load = load i8* %acc_addr_1, align 1

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="1314" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:6  %zext_ln66_2 = zext i8 %acc_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln66_2"/></StgValue>
</operation>

<operation id="1315" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="10" op_0_bw="2">
<![CDATA[
_ifconv:7  %zext_ln66_3 = zext i2 %addCarry_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln66_3"/></StgValue>
</operation>

<operation id="1316" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:8  %add_ln66 = add i9 %zext_ln66_1, %zext_ln66_2

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="1317" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:9  %zext_ln66_4 = zext i9 %add_ln66 to i10

]]></Node>
<StgValue><ssdm name="zext_ln66_4"/></StgValue>
</operation>

<operation id="1318" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:10  %sum = add i10 %zext_ln66_4, %zext_ln66_3

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="1319" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:11  %tmp_6 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %sum, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1320" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:12  %icmp_ln67 = icmp ne i2 %tmp_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="1321" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:13  %trunc_ln6 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %sum, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="1322" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:14  %select_ln67 = select i1 %icmp_ln67, i2 %trunc_ln6, i2 0

]]></Node>
<StgValue><ssdm name="select_ln67"/></StgValue>
</operation>

<operation id="1323" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="8" op_0_bw="2">
<![CDATA[
_ifconv:15  %zext_ln65 = zext i2 %addCarry_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="1324" st_id="121" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:16  %add_ln73_1 = add i8 %acc_load, %zext_ln65

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="1325" st_id="121" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:17  %add_ln73 = add i8 %add_ln73_1, %textBlock_load

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="1326" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:18  %accSum_addr = getelementptr inbounds [17 x i8]* %accSum, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="accSum_addr"/></StgValue>
</operation>

<operation id="1327" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
_ifconv:19  store i8 %add_ln73, i8* %accSum_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1328" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:20  br label %.preheader423

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1329" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader162:0  %k_0 = phi i6 [ %k, %9 ], [ 0, %.preheader162.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="1330" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader162:1  %icmp_ln77 = icmp eq i6 %k_0, -31

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="1331" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader162:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33, i64 33, i64 33)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="1332" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader162:3  %k = add i6 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="1333" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader162:4  br i1 %icmp_ln77, label %.preheader161.preheader, label %9

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="1334" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln78 = zext i6 %k_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="1335" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %mul_addr = getelementptr inbounds [33 x i8]* %mul, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="mul_addr"/></StgValue>
</operation>

<operation id="1336" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:2  store i8 0, i8* %mul_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="1337" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader162

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="1338" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="0">
<![CDATA[
.preheader161.preheader:0  br label %.preheader161

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1339" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader161:0  %i6_0 = phi i5 [ %i_44, %.preheader161.loopexit ], [ 0, %.preheader161.preheader ]

]]></Node>
<StgValue><ssdm name="i6_0"/></StgValue>
</operation>

<operation id="1340" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader161:1  %addCarry_2 = phi i8 [ %addCarry_3, %.preheader161.loopexit ], [ 0, %.preheader161.preheader ]

]]></Node>
<StgValue><ssdm name="addCarry_2"/></StgValue>
</operation>

<operation id="1341" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="6" op_0_bw="5">
<![CDATA[
.preheader161:2  %zext_ln82 = zext i5 %i6_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="1342" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader161:3  %icmp_ln82 = icmp eq i5 %i6_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="1343" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader161:4  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="1344" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader161:5  %i_44 = add i5 %i6_0, 1

]]></Node>
<StgValue><ssdm name="i_44"/></StgValue>
</operation>

<operation id="1345" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader161:6  br i1 %icmp_ln82, label %.preheader422.preheader, label %.preheader160.preheader

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1346" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="5">
<![CDATA[
.preheader160.preheader:0  %zext_ln85_3 = zext i5 %i6_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln85_3"/></StgValue>
</operation>

<operation id="1347" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader160.preheader:1  %r_addr_8 = getelementptr inbounds [16 x i8]* %r, i64 0, i64 %zext_ln85_3

]]></Node>
<StgValue><ssdm name="r_addr_8"/></StgValue>
</operation>

<operation id="1348" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="8" op_0_bw="4">
<![CDATA[
.preheader160.preheader:2  %r_load_7 = load i8* %r_addr_8, align 1

]]></Node>
<StgValue><ssdm name="r_load_7"/></StgValue>
</operation>

<operation id="1349" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="0">
<![CDATA[
.preheader422.preheader:0  br label %.preheader422

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1350" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="8" op_0_bw="4">
<![CDATA[
.preheader160.preheader:2  %r_load_7 = load i8* %r_addr_8, align 1

]]></Node>
<StgValue><ssdm name="r_load_7"/></StgValue>
</operation>

<operation id="1351" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="16" op_0_bw="8">
<![CDATA[
.preheader160.preheader:3  %zext_ln85 = zext i8 %r_load_7 to i16

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="1352" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader160.preheader:4  %icmp_ln107 = icmp ne i5 %i6_0, 15

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="1353" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader160.preheader:5  %add_ln94 = add i6 %zext_ln82, 17

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="1354" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="6">
<![CDATA[
.preheader160.preheader:6  %zext_ln94 = zext i6 %add_ln94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="1355" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader160.preheader:7  %mul_addr_3 = getelementptr inbounds [33 x i8]* %mul, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="mul_addr_3"/></StgValue>
</operation>

<operation id="1356" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="0">
<![CDATA[
.preheader160.preheader:8  br label %.preheader160

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1357" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader160:0  %mulCarry_0 = phi i8 [ %mulCarry_2, %._crit_edge206 ], [ 0, %.preheader160.preheader ]

]]></Node>
<StgValue><ssdm name="mulCarry_0"/></StgValue>
</operation>

<operation id="1358" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader160:1  %addCarry_3 = phi i8 [ %zext_ln84, %._crit_edge206 ], [ %addCarry_2, %.preheader160.preheader ]

]]></Node>
<StgValue><ssdm name="addCarry_3"/></StgValue>
</operation>

<operation id="1359" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader160:2  %j7_0 = phi i5 [ %j_5, %._crit_edge206 ], [ 0, %.preheader160.preheader ]

]]></Node>
<StgValue><ssdm name="j7_0"/></StgValue>
</operation>

<operation id="1360" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader160:3  %icmp_ln84 = icmp eq i5 %j7_0, -15

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="1361" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader160:4  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="1362" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader160:5  %j_5 = add i5 %j7_0, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="1363" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader160:6  br i1 %icmp_ln84, label %.preheader161.loopexit, label %_ifconv1

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="1364" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="5">
<![CDATA[
_ifconv1:0  %zext_ln85_4 = zext i5 %j7_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln85_4"/></StgValue>
</operation>

<operation id="1365" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:1  %accSum_addr_1 = getelementptr inbounds [17 x i8]* %accSum, i64 0, i64 %zext_ln85_4

]]></Node>
<StgValue><ssdm name="accSum_addr_1"/></StgValue>
</operation>

<operation id="1366" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="8" op_0_bw="5">
<![CDATA[
_ifconv1:2  %accSum_load = load i8* %accSum_addr_1, align 1

]]></Node>
<StgValue><ssdm name="accSum_load"/></StgValue>
</operation>

<operation id="1367" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="0">
<![CDATA[
.preheader161.loopexit:0  br label %.preheader161

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1368" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="8" op_0_bw="5">
<![CDATA[
_ifconv1:2  %accSum_load = load i8* %accSum_addr_1, align 1

]]></Node>
<StgValue><ssdm name="accSum_load"/></StgValue>
</operation>

<operation id="1369" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="16" op_0_bw="8">
<![CDATA[
_ifconv1:3  %zext_ln85_1 = zext i8 %accSum_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln85_1"/></StgValue>
</operation>

<operation id="1370" st_id="126" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:4  %mul_ln85 = mul i16 %zext_ln85_1, %zext_ln85

]]></Node>
<StgValue><ssdm name="mul_ln85"/></StgValue>
</operation>

<operation id="1371" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="16" op_0_bw="8">
<![CDATA[
_ifconv1:5  %zext_ln85_2 = zext i8 %mulCarry_0 to i16

]]></Node>
<StgValue><ssdm name="zext_ln85_2"/></StgValue>
</operation>

<operation id="1372" st_id="126" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:6  %mulTemp = add i16 %zext_ln85_2, %mul_ln85

]]></Node>
<StgValue><ssdm name="mulTemp"/></StgValue>
</operation>

<operation id="1373" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="8" op_0_bw="16">
<![CDATA[
_ifconv1:7  %trunc_ln85 = trunc i16 %mulTemp to i8

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="1374" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:8  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %mulTemp, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1375" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:9  %icmp_ln86 = icmp ne i8 %tmp_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="1376" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:10  %mulCarry = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %mulTemp, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="mulCarry"/></StgValue>
</operation>

<operation id="1377" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:11  %select_ln86 = select i1 %icmp_ln86, i8 %mulCarry, i8 0

]]></Node>
<StgValue><ssdm name="select_ln86"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1378" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv1:12  %icmp_ln93 = icmp ne i5 %j7_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="1379" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:13  %icmp_ln93_1 = icmp eq i8 %select_ln86, 0

]]></Node>
<StgValue><ssdm name="icmp_ln93_1"/></StgValue>
</operation>

<operation id="1380" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:14  %or_ln93 = or i1 %icmp_ln93, %icmp_ln93_1

]]></Node>
<StgValue><ssdm name="or_ln93"/></StgValue>
</operation>

<operation id="1381" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:15  br i1 %or_ln93, label %._crit_edge204_ifconv, label %10

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="1382" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:0  store i8 %select_ln86, i8* %mul_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="1383" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge204_ifconv

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="1384" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge204_ifconv:2  %add_ln98 = add i5 %j7_0, %i6_0

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="1385" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge204_ifconv:3  %zext_ln98_1 = zext i5 %add_ln98 to i64

]]></Node>
<StgValue><ssdm name="zext_ln98_1"/></StgValue>
</operation>

<operation id="1386" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge204_ifconv:4  %mul_addr_4 = getelementptr inbounds [33 x i8]* %mul, i64 0, i64 %zext_ln98_1

]]></Node>
<StgValue><ssdm name="mul_addr_4"/></StgValue>
</operation>

<operation id="1387" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge204_ifconv:5  %mul_load_1 = load i8* %mul_addr_4, align 1

]]></Node>
<StgValue><ssdm name="mul_load_1"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1388" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge204_ifconv:0  %mulCarry_2 = phi i8 [ 0, %10 ], [ %select_ln86, %_ifconv1 ]

]]></Node>
<StgValue><ssdm name="mulCarry_2"/></StgValue>
</operation>

<operation id="1389" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge204_ifconv:1  %zext_ln98 = zext i8 %trunc_ln85 to i10

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="1390" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge204_ifconv:5  %mul_load_1 = load i8* %mul_addr_4, align 1

]]></Node>
<StgValue><ssdm name="mul_load_1"/></StgValue>
</operation>

<operation id="1391" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge204_ifconv:6  %zext_ln98_2 = zext i8 %mul_load_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln98_2"/></StgValue>
</operation>

<operation id="1392" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge204_ifconv:7  %zext_ln98_3 = zext i8 %addCarry_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln98_3"/></StgValue>
</operation>

<operation id="1393" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge204_ifconv:8  %add_ln98_1 = add i9 %zext_ln98_3, %zext_ln98_2

]]></Node>
<StgValue><ssdm name="add_ln98_1"/></StgValue>
</operation>

<operation id="1394" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge204_ifconv:9  %zext_ln98_4 = zext i9 %add_ln98_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln98_4"/></StgValue>
</operation>

<operation id="1395" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge204_ifconv:10  %addTemp = add i10 %zext_ln98_4, %zext_ln98

]]></Node>
<StgValue><ssdm name="addTemp"/></StgValue>
</operation>

<operation id="1396" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge204_ifconv:11  %tmp_13 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %addTemp, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1397" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge204_ifconv:12  %icmp_ln99 = icmp ne i2 %tmp_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="1398" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge204_ifconv:13  %trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %addTemp, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="1399" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge204_ifconv:14  %select_ln99 = select i1 %icmp_ln99, i2 %trunc_ln, i2 0

]]></Node>
<StgValue><ssdm name="select_ln99"/></StgValue>
</operation>

<operation id="1400" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="8" op_0_bw="2">
<![CDATA[
._crit_edge204_ifconv:15  %zext_ln99 = zext i2 %select_ln99 to i8

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="1401" st_id="128" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge204_ifconv:16  %add_ln105_1 = add i8 %addCarry_3, %trunc_ln85

]]></Node>
<StgValue><ssdm name="add_ln105_1"/></StgValue>
</operation>

<operation id="1402" st_id="128" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge204_ifconv:17  %add_ln105 = add i8 %add_ln105_1, %mul_load_1

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="1403" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="8" op_1_bw="6" op_2_bw="8">
<![CDATA[
._crit_edge204_ifconv:18  store i8 %add_ln105, i8* %mul_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="1404" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge204_ifconv:19  %icmp_ln107_1 = icmp eq i2 %select_ln99, 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_1"/></StgValue>
</operation>

<operation id="1405" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge204_ifconv:20  %or_ln107 = or i1 %icmp_ln107, %icmp_ln107_1

]]></Node>
<StgValue><ssdm name="or_ln107"/></StgValue>
</operation>

<operation id="1406" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge204_ifconv:21  %or_ln107_1 = or i1 %or_ln107, %icmp_ln93

]]></Node>
<StgValue><ssdm name="or_ln107_1"/></StgValue>
</operation>

<operation id="1407" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge204_ifconv:22  br i1 %or_ln107_1, label %._crit_edge206, label %11

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="1408" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln107_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="8" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %mul_load_2 = load i8* %mul_addr_1, align 16

]]></Node>
<StgValue><ssdm name="mul_load_2"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1409" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="8" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %mul_load_2 = load i8* %mul_addr_1, align 16

]]></Node>
<StgValue><ssdm name="mul_load_2"/></StgValue>
</operation>

<operation id="1410" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln108 = add i8 %mul_load_2, %zext_ln99

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="1411" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="8" op_1_bw="6" op_2_bw="8">
<![CDATA[
:2  store i8 %add_ln108, i8* %mul_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1412" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge206

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1413" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge206:0  %addCarry_5 = phi i2 [ 0, %11 ], [ %select_ln99, %._crit_edge204_ifconv ]

]]></Node>
<StgValue><ssdm name="addCarry_5"/></StgValue>
</operation>

<operation id="1414" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="8" op_0_bw="2">
<![CDATA[
._crit_edge206:1  %zext_ln84 = zext i2 %addCarry_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="1415" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge206:2  br label %.preheader160

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1416" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader422:0  %i9_0 = phi i6 [ %i_46, %12 ], [ 0, %.preheader422.preheader ]

]]></Node>
<StgValue><ssdm name="i9_0"/></StgValue>
</operation>

<operation id="1417" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader422:1  %icmp_ln122 = icmp eq i6 %i9_0, -31

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="1418" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader422:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33, i64 33, i64 33)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="1419" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader422:3  %i_46 = add i6 %i9_0, 1

]]></Node>
<StgValue><ssdm name="i_46"/></StgValue>
</operation>

<operation id="1420" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader422:4  br i1 %icmp_ln122, label %.preheader6.preheader, label %12

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="1421" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln123_1 = zext i6 %i9_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln123_1"/></StgValue>
</operation>

<operation id="1422" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %mul_addr_2 = getelementptr inbounds [33 x i8]* %mul, i64 0, i64 %zext_ln123_1

]]></Node>
<StgValue><ssdm name="mul_addr_2"/></StgValue>
</operation>

<operation id="1423" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="8" op_0_bw="6">
<![CDATA[
:2  %mul_load = load i8* %mul_addr_2, align 1

]]></Node>
<StgValue><ssdm name="mul_load"/></StgValue>
</operation>

<operation id="1424" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1425" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="8" op_0_bw="6">
<![CDATA[
:2  %mul_load = load i8* %mul_addr_2, align 1

]]></Node>
<StgValue><ssdm name="mul_load"/></StgValue>
</operation>

<operation id="1426" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="8">
<![CDATA[
:3  %zext_ln123 = zext i8 %mul_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="1427" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %arr1_addr = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln123_1

]]></Node>
<StgValue><ssdm name="arr1_addr"/></StgValue>
</operation>

<operation id="1428" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:5  store i32 %zext_ln123, i32* %arr1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="1429" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader422

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1430" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader6:0  %arr1Zeroes_0 = phi i6 [ %arr1Zeroes, %14 ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="arr1Zeroes_0"/></StgValue>
</operation>

<operation id="1431" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader6:1  %i10_0 = phi i7 [ %i_50, %14 ], [ 32, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="i10_0"/></StgValue>
</operation>

<operation id="1432" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="7">
<![CDATA[
.preheader6:2  %sext_ln135 = sext i7 %i10_0 to i32

]]></Node>
<StgValue><ssdm name="sext_ln135"/></StgValue>
</operation>

<operation id="1433" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
.preheader6:3  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i10_0, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1434" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:4  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 33, i64 17)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="1435" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader6:5  %arr1Zeroes = add i6 %arr1Zeroes_0, 1

]]></Node>
<StgValue><ssdm name="arr1Zeroes"/></StgValue>
</operation>

<operation id="1436" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:6  br i1 %tmp_11, label %.loopexit63, label %13

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="1437" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln136 = zext i32 %sext_ln135 to i64

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="1438" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_addr_1 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="arr1_addr_1"/></StgValue>
</operation>

<operation id="1439" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_load = load i32* %arr1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="arr1_load"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1440" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_load = load i32* %arr1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="arr1_load"/></StgValue>
</operation>

<operation id="1441" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln136 = icmp eq i32 %arr1_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="1442" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln136, label %14, label %.loopexit63

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="1443" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %i_50 = add i7 %i10_0, -1

]]></Node>
<StgValue><ssdm name="i_50"/></StgValue>
</operation>

<operation id="1444" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="1445" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="7" op_0_bw="6">
<![CDATA[
.loopexit63:0  %zext_ln135 = zext i6 %arr1Zeroes_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="1446" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit63:1  %sub_ln149 = sub i6 -31, %arr1Zeroes_0

]]></Node>
<StgValue><ssdm name="sub_ln149"/></StgValue>
</operation>

<operation id="1447" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="7" op_0_bw="6">
<![CDATA[
.loopexit63:2  %zext_ln149 = zext i6 %sub_ln149 to i7

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="1448" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit63:3  %icmp_ln149 = icmp ugt i6 %sub_ln149, 17

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="1449" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit63:4  br i1 %icmp_ln149, label %.loopexit61, label %15

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="1450" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %icmp_ln152 = icmp ult i6 %sub_ln149, 17

]]></Node>
<StgValue><ssdm name="icmp_ln152"/></StgValue>
</operation>

<operation id="1451" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln152, label %.loopexit61, label %._crit_edge211.preheader

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="1452" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln152" val="0"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge211.preheader:0  br label %._crit_edge211

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1453" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge211:0  %boolean_1 = phi i32 [ 0, %17 ], [ %boolean_0, %._crit_edge211.preheader ]

]]></Node>
<StgValue><ssdm name="boolean_1"/></StgValue>
</operation>

<operation id="1454" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge211:1  %i12_0_in = phi i7 [ %i_53, %17 ], [ %zext_ln149, %._crit_edge211.preheader ]

]]></Node>
<StgValue><ssdm name="i12_0_in"/></StgValue>
</operation>

<operation id="1455" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge211:2  %i_53 = add i7 %i12_0_in, -1

]]></Node>
<StgValue><ssdm name="i_53"/></StgValue>
</operation>

<operation id="1456" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge211:3  %sext_ln156 = sext i7 %i_53 to i32

]]></Node>
<StgValue><ssdm name="sext_ln156"/></StgValue>
</operation>

<operation id="1457" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge211:4  %icmp_ln156 = icmp sgt i7 %i12_0_in, 0

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="1458" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge211:5  br i1 %icmp_ln156, label %16, label %.loopexit61.loopexit

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="1459" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln157 = zext i32 %sext_ln156 to i64

]]></Node>
<StgValue><ssdm name="zext_ln157"/></StgValue>
</operation>

<operation id="1460" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_addr_2 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln157

]]></Node>
<StgValue><ssdm name="arr1_addr_2"/></StgValue>
</operation>

<operation id="1461" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_load_1 = load i32* %arr1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_1"/></StgValue>
</operation>

<operation id="1462" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arr2_addr = getelementptr [17 x i4]* @arr2, i64 0, i64 %zext_ln157

]]></Node>
<StgValue><ssdm name="arr2_addr"/></StgValue>
</operation>

<operation id="1463" st_id="135" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="4" op_0_bw="5">
<![CDATA[
:4  %arr2_load = load i4* %arr2_addr, align 1

]]></Node>
<StgValue><ssdm name="arr2_load"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1464" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_load_1 = load i32* %arr1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_1"/></StgValue>
</operation>

<operation id="1465" st_id="136" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="4" op_0_bw="5">
<![CDATA[
:4  %arr2_load = load i4* %arr2_addr, align 1

]]></Node>
<StgValue><ssdm name="arr2_load"/></StgValue>
</operation>

<operation id="1466" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="4">
<![CDATA[
:5  %sext_ln157 = sext i4 %arr2_load to i8

]]></Node>
<StgValue><ssdm name="sext_ln157"/></StgValue>
</operation>

<operation id="1467" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="8">
<![CDATA[
:6  %zext_ln157_1 = zext i8 %sext_ln157 to i32

]]></Node>
<StgValue><ssdm name="zext_ln157_1"/></StgValue>
</operation>

<operation id="1468" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln157 = icmp sgt i32 %arr1_load_1, %zext_ln157_1

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="1469" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln157, label %.loopexit61.loopexit, label %17

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="1470" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln161 = icmp slt i32 %arr1_load_1, %zext_ln157_1

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="1471" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln161, label %.loopexit61.loopexit, label %._crit_edge211

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="1472" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.loopexit61.loopexit:0  %boolean_4_ph = phi i32 [ %boolean_1, %._crit_edge211 ], [ 1, %16 ], [ -1, %17 ]

]]></Node>
<StgValue><ssdm name="boolean_4_ph"/></StgValue>
</operation>

<operation id="1473" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln152" val="0"/>
<literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="0">
<![CDATA[
.loopexit61.loopexit:1  br label %.loopexit61

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1474" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.loopexit61:0  %boolean_4 = phi i32 [ 1, %.loopexit63 ], [ -1, %15 ], [ %boolean_4_ph, %.loopexit61.loopexit ]

]]></Node>
<StgValue><ssdm name="boolean_4"/></StgValue>
</operation>

<operation id="1475" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="0">
<![CDATA[
.loopexit61:1  br label %18

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1476" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %arr1Zeroes_1 = phi i7 [ %zext_ln135, %.loopexit61 ], [ %arr1Zeroes_6, %20 ]

]]></Node>
<StgValue><ssdm name="arr1Zeroes_1"/></StgValue>
</operation>

<operation id="1477" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %i13_0 = phi i7 [ 32, %.loopexit61 ], [ %i_55, %20 ]

]]></Node>
<StgValue><ssdm name="i13_0"/></StgValue>
</operation>

<operation id="1478" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="7">
<![CDATA[
:2  %sext_ln171 = sext i7 %i13_0 to i32

]]></Node>
<StgValue><ssdm name="sext_ln171"/></StgValue>
</operation>

<operation id="1479" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:3  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i13_0, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1480" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 33, i64 17)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="1481" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_19, label %.loopexit60, label %19

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="1482" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln172 = zext i32 %sext_ln171 to i64

]]></Node>
<StgValue><ssdm name="zext_ln172"/></StgValue>
</operation>

<operation id="1483" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_addr_3 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="arr1_addr_3"/></StgValue>
</operation>

<operation id="1484" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_load_2 = load i32* %arr1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_2"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1485" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_load_2 = load i32* %arr1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_2"/></StgValue>
</operation>

<operation id="1486" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln172 = icmp eq i32 %arr1_load_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="1487" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln172, label %20, label %.loopexit60

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="1488" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
<literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %arr1Zeroes_6 = add i7 %arr1Zeroes_1, 1

]]></Node>
<StgValue><ssdm name="arr1Zeroes_6"/></StgValue>
</operation>

<operation id="1489" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
<literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %i_55 = add i7 %i13_0, -1

]]></Node>
<StgValue><ssdm name="i_55"/></StgValue>
</operation>

<operation id="1490" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
<literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %18

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="1491" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit60:0  %icmp_ln185 = icmp eq i7 %arr1Zeroes_1, 33

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="1492" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit60:1  br i1 %icmp_ln185, label %.loopexit58, label %.preheader186.preheader

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="1493" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
<literal name="icmp_ln185" val="0"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="0" op_0_bw="0">
<![CDATA[
.preheader186.preheader:0  br label %.preheader186

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1494" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader186:0  %boolean_5 = phi i32 [ %boolean_9, %.loopexit55 ], [ %boolean_4, %.preheader186.preheader ]

]]></Node>
<StgValue><ssdm name="boolean_5"/></StgValue>
</operation>

<operation id="1495" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader186:1  %arr1Zeroes_2 = phi i7 [ %zext_ln270, %.loopexit55 ], [ %arr1Zeroes_1, %.preheader186.preheader ]

]]></Node>
<StgValue><ssdm name="arr1Zeroes_2"/></StgValue>
</operation>

<operation id="1496" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader186:2  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %boolean_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1497" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader186:3  br i1 %tmp_21, label %.loopexit58.loopexit, label %.preheader158.preheader

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="1498" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader158.preheader:0  %sub_ln191 = sub i7 32, %arr1Zeroes_2

]]></Node>
<StgValue><ssdm name="sub_ln191"/></StgValue>
</operation>

<operation id="1499" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="0" op_0_bw="0">
<![CDATA[
.preheader158.preheader:1  br label %.preheader158

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1500" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader158:0  %k16_0 = phi i6 [ %k_5, %21 ], [ 0, %.preheader158.preheader ]

]]></Node>
<StgValue><ssdm name="k16_0"/></StgValue>
</operation>

<operation id="1501" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="7" op_0_bw="6">
<![CDATA[
.preheader158:1  %zext_ln191 = zext i6 %k16_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="1502" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader158:2  %icmp_ln191 = icmp slt i7 %zext_ln191, %sub_ln191

]]></Node>
<StgValue><ssdm name="icmp_ln191"/></StgValue>
</operation>

<operation id="1503" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader158:3  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32, i64 0)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="1504" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader158:4  %k_5 = add i6 %k16_0, 1

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="1505" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader158:5  br i1 %icmp_ln191, label %21, label %22

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="1506" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln192 = zext i6 %k16_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln192"/></StgValue>
</operation>

<operation id="1507" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %temp_addr = getelementptr inbounds [40 x i32]* %temp, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="1508" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:2  store i32 0, i32* %temp_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="1509" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader158

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="1510" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %icmp_ln195 = icmp slt i7 %sub_ln191, 18

]]></Node>
<StgValue><ssdm name="icmp_ln195"/></StgValue>
</operation>

<operation id="1511" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln195, label %.preheader156.preheader, label %.preheader155.preheader

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="1512" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
<literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader155.preheader:0  %sub_ln210 = sub i7 15, %arr1Zeroes_2

]]></Node>
<StgValue><ssdm name="sub_ln210"/></StgValue>
</operation>

<operation id="1513" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
<literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="0" op_0_bw="0">
<![CDATA[
.preheader155.preheader:1  br label %.preheader155

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="1514" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
<literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="0" op_0_bw="0">
<![CDATA[
.preheader156.preheader:0  br label %.preheader156

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1515" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader155:0  %k18_0 = phi i4 [ %k_7, %26 ], [ 0, %.preheader155.preheader ]

]]></Node>
<StgValue><ssdm name="k18_0"/></StgValue>
</operation>

<operation id="1516" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="7" op_0_bw="4">
<![CDATA[
.preheader155:1  %zext_ln210 = zext i4 %k18_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</operation>

<operation id="1517" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader155:2  %icmp_ln210 = icmp slt i7 %zext_ln210, %sub_ln210

]]></Node>
<StgValue><ssdm name="icmp_ln210"/></StgValue>
</operation>

<operation id="1518" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader155:3  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="1519" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader155:4  %k_7 = add i4 %k18_0, 1

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="1520" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader155:5  br i1 %icmp_ln210, label %26, label %.preheader154.preheader

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="1521" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln211 = zext i4 %k18_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln211"/></StgValue>
</operation>

<operation id="1522" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fullArr_addr = getelementptr [40 x i9]* %fullArr, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="fullArr_addr"/></StgValue>
</operation>

<operation id="1523" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="9" op_1_bw="6">
<![CDATA[
:2  store i9 255, i9* %fullArr_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="1524" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader155

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="1525" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader154.preheader:0  %sub_ln240 = sub i7 14, %arr1Zeroes_2

]]></Node>
<StgValue><ssdm name="sub_ln240"/></StgValue>
</operation>

<operation id="1526" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader154.preheader:1  %add_ln241 = add i7 %sub_ln240, 17

]]></Node>
<StgValue><ssdm name="add_ln241"/></StgValue>
</operation>

<operation id="1527" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="7">
<![CDATA[
.preheader154.preheader:2  %sext_ln241 = sext i7 %add_ln241 to i32

]]></Node>
<StgValue><ssdm name="sext_ln241"/></StgValue>
</operation>

<operation id="1528" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="32">
<![CDATA[
.preheader154.preheader:3  %zext_ln241_1 = zext i32 %sext_ln241 to i64

]]></Node>
<StgValue><ssdm name="zext_ln241_1"/></StgValue>
</operation>

<operation id="1529" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader154.preheader:4  %temp_addr_4 = getelementptr inbounds [40 x i32]* %temp, i64 0, i64 %zext_ln241_1

]]></Node>
<StgValue><ssdm name="temp_addr_4"/></StgValue>
</operation>

<operation id="1530" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="0">
<![CDATA[
.preheader154.preheader:5  br label %.preheader154

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1531" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader154:0  %addCarry_6 = phi i8 [ 0, %.preheader154.preheader ], [ %addCarry_7, %.preheader154.loopexit ]

]]></Node>
<StgValue><ssdm name="addCarry_6"/></StgValue>
</operation>

<operation id="1532" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader154:1  %i19_0 = phi i4 [ 0, %.preheader154.preheader ], [ %i_63, %.preheader154.loopexit ]

]]></Node>
<StgValue><ssdm name="i19_0"/></StgValue>
</operation>

<operation id="1533" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="5" op_0_bw="4">
<![CDATA[
.preheader154:2  %zext_ln215 = zext i4 %i19_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="1534" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="6" op_0_bw="4">
<![CDATA[
.preheader154:3  %zext_ln215_1 = zext i4 %i19_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="1535" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="7" op_0_bw="4">
<![CDATA[
.preheader154:4  %zext_ln215_2 = zext i4 %i19_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="1536" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader154:5  %icmp_ln215 = icmp slt i7 %zext_ln215_2, %sub_ln210

]]></Node>
<StgValue><ssdm name="icmp_ln215"/></StgValue>
</operation>

<operation id="1537" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader154:6  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 15, i64 0)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="1538" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader154:7  %i_63 = add i4 %i19_0, 1

]]></Node>
<StgValue><ssdm name="i_63"/></StgValue>
</operation>

<operation id="1539" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader154:8  br i1 %icmp_ln215, label %.preheader153.preheader, label %.preheader265.preheader

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="1540" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="64" op_0_bw="4">
<![CDATA[
.preheader153.preheader:0  %zext_ln218 = zext i4 %i19_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln218"/></StgValue>
</operation>

<operation id="1541" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="6" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader153.preheader:1  %fullArr_addr_1 = getelementptr [40 x i9]* %fullArr, i64 0, i64 %zext_ln218

]]></Node>
<StgValue><ssdm name="fullArr_addr_1"/></StgValue>
</operation>

<operation id="1542" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="9" op_0_bw="6">
<![CDATA[
.preheader153.preheader:2  %fullArr_load = load i9* %fullArr_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fullArr_load"/></StgValue>
</operation>

<operation id="1543" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader153.preheader:4  %icmp_ln240 = icmp ne i7 %zext_ln215_2, %sub_ln240

]]></Node>
<StgValue><ssdm name="icmp_ln240"/></StgValue>
</operation>

<operation id="1544" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="0">
<![CDATA[
.preheader265.preheader:0  br label %.preheader265

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1545" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="9" op_0_bw="6">
<![CDATA[
.preheader153.preheader:2  %fullArr_load = load i9* %fullArr_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fullArr_load"/></StgValue>
</operation>

<operation id="1546" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="17" op_0_bw="9">
<![CDATA[
.preheader153.preheader:3  %sext_ln240 = sext i9 %fullArr_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln240"/></StgValue>
</operation>

<operation id="1547" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader153.preheader:5  %add_ln227 = add i6 %zext_ln215_1, 17

]]></Node>
<StgValue><ssdm name="add_ln227"/></StgValue>
</operation>

<operation id="1548" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="6">
<![CDATA[
.preheader153.preheader:6  %zext_ln227 = zext i6 %add_ln227 to i64

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="1549" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader153.preheader:7  %temp_addr_2 = getelementptr inbounds [40 x i32]* %temp, i64 0, i64 %zext_ln227

]]></Node>
<StgValue><ssdm name="temp_addr_2"/></StgValue>
</operation>

<operation id="1550" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="0">
<![CDATA[
.preheader153.preheader:8  br label %.preheader153

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1551" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader153:0  %addCarry_7 = phi i8 [ %addCarry_6, %.preheader153.preheader ], [ %addCarry_7_be, %.preheader153.backedge ]

]]></Node>
<StgValue><ssdm name="addCarry_7"/></StgValue>
</operation>

<operation id="1552" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
.preheader153:1  %mulCarry20_0 = phi i18 [ 0, %.preheader153.preheader ], [ %mulCarry20_2, %.preheader153.backedge ]

]]></Node>
<StgValue><ssdm name="mulCarry20_0"/></StgValue>
</operation>

<operation id="1553" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader153:2  %j21_0 = phi i5 [ 0, %.preheader153.preheader ], [ %j_9, %.preheader153.backedge ]

]]></Node>
<StgValue><ssdm name="j21_0"/></StgValue>
</operation>

<operation id="1554" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="24" op_0_bw="18">
<![CDATA[
.preheader153:3  %sext_ln217 = sext i18 %mulCarry20_0 to i24

]]></Node>
<StgValue><ssdm name="sext_ln217"/></StgValue>
</operation>

<operation id="1555" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader153:4  %icmp_ln217 = icmp eq i5 %j21_0, -15

]]></Node>
<StgValue><ssdm name="icmp_ln217"/></StgValue>
</operation>

<operation id="1556" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader153:5  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="1557" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader153:6  %j_9 = add i5 %j21_0, 1

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="1558" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader153:7  br i1 %icmp_ln217, label %.preheader154.loopexit, label %._crit_edge214

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>

<operation id="1559" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge214:0  %zext_ln218_1 = zext i5 %j21_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln218_1"/></StgValue>
</operation>

<operation id="1560" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge214:1  %arr2_addr_2 = getelementptr [17 x i4]* @arr2, i64 0, i64 %zext_ln218_1

]]></Node>
<StgValue><ssdm name="arr2_addr_2"/></StgValue>
</operation>

<operation id="1561" st_id="144" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="4" op_0_bw="5">
<![CDATA[
._crit_edge214:2  %arr2_load_2 = load i4* %arr2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="arr2_load_2"/></StgValue>
</operation>

<operation id="1562" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="8" op_0_bw="18">
<![CDATA[
._crit_edge214:8  %trunc_ln218_1 = trunc i18 %mulCarry20_0 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln218_1"/></StgValue>
</operation>

<operation id="1563" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="0">
<![CDATA[
.preheader154.loopexit:0  br label %.preheader154

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1564" st_id="145" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="4" op_0_bw="5">
<![CDATA[
._crit_edge214:2  %arr2_load_2 = load i4* %arr2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="arr2_load_2"/></StgValue>
</operation>

<operation id="1565" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge214:3  %sext_ln218 = sext i4 %arr2_load_2 to i8

]]></Node>
<StgValue><ssdm name="sext_ln218"/></StgValue>
</operation>

<operation id="1566" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="17" op_0_bw="8">
<![CDATA[
._crit_edge214:4  %zext_ln218_2 = zext i8 %sext_ln218 to i17

]]></Node>
<StgValue><ssdm name="zext_ln218_2"/></StgValue>
</operation>

<operation id="1567" st_id="145" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge214:5  %mul_ln218 = mul i17 %sext_ln240, %zext_ln218_2

]]></Node>
<StgValue><ssdm name="mul_ln218"/></StgValue>
</operation>

<operation id="1568" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="26" op_0_bw="17">
<![CDATA[
._crit_edge214:6  %sext_ln218_1 = sext i17 %mul_ln218 to i26

]]></Node>
<StgValue><ssdm name="sext_ln218_1"/></StgValue>
</operation>

<operation id="1569" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="8" op_0_bw="17">
<![CDATA[
._crit_edge214:7  %trunc_ln218 = trunc i17 %mul_ln218 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln218"/></StgValue>
</operation>

<operation id="1570" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="26" op_0_bw="24">
<![CDATA[
._crit_edge214:9  %zext_ln217 = zext i24 %sext_ln217 to i26

]]></Node>
<StgValue><ssdm name="zext_ln217"/></StgValue>
</operation>

<operation id="1571" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
._crit_edge214:10  %mulTemp_4 = add i26 %zext_ln217, %sext_ln218_1

]]></Node>
<StgValue><ssdm name="mulTemp_4"/></StgValue>
</operation>

<operation id="1572" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge214:11  %add_ln218_1 = add i8 %trunc_ln218, %trunc_ln218_1

]]></Node>
<StgValue><ssdm name="add_ln218_1"/></StgValue>
</operation>

<operation id="1573" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="18" op_0_bw="18" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge214:12  %tmp_27 = call i18 @_ssdm_op_PartSelect.i18.i26.i32.i32(i26 %mulTemp_4, i32 8, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1574" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="18" op_0_bw="18" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge214:14  %trunc_ln4 = call i18 @_ssdm_op_PartSelect.i18.i26.i32.i32(i26 %mulTemp_4, i32 8, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1575" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge214:13  %icmp_ln219 = icmp sgt i18 %tmp_27, 0

]]></Node>
<StgValue><ssdm name="icmp_ln219"/></StgValue>
</operation>

<operation id="1576" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
._crit_edge214:15  %mulCarry_5 = select i1 %icmp_ln219, i18 %trunc_ln4, i18 0

]]></Node>
<StgValue><ssdm name="mulCarry_5"/></StgValue>
</operation>

<operation id="1577" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="24" op_0_bw="18">
<![CDATA[
._crit_edge214:16  %sext_ln219 = sext i18 %mulCarry_5 to i24

]]></Node>
<StgValue><ssdm name="sext_ln219"/></StgValue>
</operation>

<operation id="1578" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="24">
<![CDATA[
._crit_edge214:17  %zext_ln219 = zext i24 %sext_ln219 to i32

]]></Node>
<StgValue><ssdm name="zext_ln219"/></StgValue>
</operation>

<operation id="1579" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge214:18  %icmp_ln226 = icmp ne i5 %j21_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln226"/></StgValue>
</operation>

<operation id="1580" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge214:19  %icmp_ln226_1 = icmp eq i18 %mulCarry_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln226_1"/></StgValue>
</operation>

<operation id="1581" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge214:20  %or_ln226 = or i1 %icmp_ln226, %icmp_ln226_1

]]></Node>
<StgValue><ssdm name="or_ln226"/></StgValue>
</operation>

<operation id="1582" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge214:21  br i1 %or_ln226, label %._crit_edge215_ifconv, label %27

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>

<operation id="1583" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0  store i32 %zext_ln219, i32* %temp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="1584" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge215_ifconv

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="1585" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge215_ifconv:2  %add_ln231 = add i5 %j21_0, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln231"/></StgValue>
</operation>

<operation id="1586" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge215_ifconv:3  %zext_ln231_1 = zext i5 %add_ln231 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231_1"/></StgValue>
</operation>

<operation id="1587" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge215_ifconv:4  %temp_addr_3 = getelementptr inbounds [40 x i32]* %temp, i64 0, i64 %zext_ln231_1

]]></Node>
<StgValue><ssdm name="temp_addr_3"/></StgValue>
</operation>

<operation id="1588" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge215_ifconv:5  %temp_load_1 = load i32* %temp_addr_3, align 4

]]></Node>
<StgValue><ssdm name="temp_load_1"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1589" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
._crit_edge215_ifconv:0  %mulCarry20_2 = phi i18 [ 0, %27 ], [ %mulCarry_5, %._crit_edge214 ]

]]></Node>
<StgValue><ssdm name="mulCarry20_2"/></StgValue>
</operation>

<operation id="1590" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge215_ifconv:1  %zext_ln231 = zext i8 %add_ln218_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="1591" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge215_ifconv:5  %temp_load_1 = load i32* %temp_addr_3, align 4

]]></Node>
<StgValue><ssdm name="temp_load_1"/></StgValue>
</operation>

<operation id="1592" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge215_ifconv:6  %zext_ln231_2 = zext i8 %addCarry_7 to i9

]]></Node>
<StgValue><ssdm name="zext_ln231_2"/></StgValue>
</operation>

<operation id="1593" st_id="147" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge215_ifconv:7  %add_ln231_2 = add i8 %add_ln218_1, %addCarry_7

]]></Node>
<StgValue><ssdm name="add_ln231_2"/></StgValue>
</operation>

<operation id="1594" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge215_ifconv:8  %add_ln231_1 = add i9 %zext_ln231_2, %zext_ln231

]]></Node>
<StgValue><ssdm name="add_ln231_1"/></StgValue>
</operation>

<operation id="1595" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge215_ifconv:9  %zext_ln231_3 = zext i9 %add_ln231_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln231_3"/></StgValue>
</operation>

<operation id="1596" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge215_ifconv:10  %trunc_ln231 = trunc i32 %temp_load_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln231"/></StgValue>
</operation>

<operation id="1597" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge215_ifconv:11  %addTemp_4 = add i32 %temp_load_1, %zext_ln231_3

]]></Node>
<StgValue><ssdm name="addTemp_4"/></StgValue>
</operation>

<operation id="1598" st_id="147" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge215_ifconv:12  %add_ln231_3 = add i8 %add_ln231_2, %trunc_ln231

]]></Node>
<StgValue><ssdm name="add_ln231_3"/></StgValue>
</operation>

<operation id="1599" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge215_ifconv:13  %tmp_29 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %addTemp_4, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1600" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge215_ifconv:14  %icmp_ln232 = icmp sgt i24 %tmp_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln232"/></StgValue>
</operation>

<operation id="1601" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge215_ifconv:15  %addCarry_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %addTemp_4, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="addCarry_1"/></StgValue>
</operation>

<operation id="1602" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge215_ifconv:16  %select_ln232 = select i1 %icmp_ln232, i8 %addCarry_1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln232"/></StgValue>
</operation>

<operation id="1603" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge215_ifconv:17  %zext_ln238 = zext i8 %add_ln231_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln238"/></StgValue>
</operation>

<operation id="1604" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
._crit_edge215_ifconv:18  store i32 %zext_ln238, i32* %temp_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="1605" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge215_ifconv:19  %icmp_ln240_1 = icmp eq i8 %select_ln232, 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_1"/></StgValue>
</operation>

<operation id="1606" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge215_ifconv:20  %or_ln240 = or i1 %icmp_ln240, %icmp_ln240_1

]]></Node>
<StgValue><ssdm name="or_ln240"/></StgValue>
</operation>

<operation id="1607" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge215_ifconv:21  %or_ln240_1 = or i1 %or_ln240, %icmp_ln226

]]></Node>
<StgValue><ssdm name="or_ln240_1"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1608" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge215_ifconv:22  br i1 %or_ln240_1, label %.preheader153.backedge, label %28

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1609" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  %temp_load_2 = load i32* %temp_addr_4, align 4

]]></Node>
<StgValue><ssdm name="temp_load_2"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1610" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="8">
<![CDATA[
:0  %zext_ln241 = zext i8 %select_ln232 to i32

]]></Node>
<StgValue><ssdm name="zext_ln241"/></StgValue>
</operation>

<operation id="1611" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  %temp_load_2 = load i32* %temp_addr_4, align 4

]]></Node>
<StgValue><ssdm name="temp_load_2"/></StgValue>
</operation>

<operation id="1612" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln241_1 = add nsw i32 %temp_load_2, %zext_ln241

]]></Node>
<StgValue><ssdm name="add_ln241_1"/></StgValue>
</operation>

<operation id="1613" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  store i32 %add_ln241_1, i32* %temp_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1614" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader153.backedge

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1615" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader153.backedge:0  %addCarry_7_be = phi i8 [ 0, %28 ], [ %select_ln232, %._crit_edge215_ifconv ]

]]></Node>
<StgValue><ssdm name="addCarry_7_be"/></StgValue>
</operation>

<operation id="1616" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="0">
<![CDATA[
.preheader153.backedge:1  br label %.preheader153

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1617" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader265:0  %i24_0 = phi i6 [ %trunc_ln247, %31 ], [ 0, %.preheader265.preheader ]

]]></Node>
<StgValue><ssdm name="i24_0"/></StgValue>
</operation>

<operation id="1618" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="7" op_0_bw="6">
<![CDATA[
.preheader265:1  %zext_ln247 = zext i6 %i24_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln247"/></StgValue>
</operation>

<operation id="1619" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader265:2  %icmp_ln247 = icmp eq i7 %zext_ln247, %sub_ln191

]]></Node>
<StgValue><ssdm name="icmp_ln247"/></StgValue>
</operation>

<operation id="1620" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader265:3  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 63, i64 0)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="1621" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader265:4  %i_66 = add i7 1, %zext_ln247

]]></Node>
<StgValue><ssdm name="i_66"/></StgValue>
</operation>

<operation id="1622" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="6" op_0_bw="7">
<![CDATA[
.preheader265:5  %trunc_ln247 = trunc i7 %i_66 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln247"/></StgValue>
</operation>

<operation id="1623" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader265:6  br i1 %icmp_ln247, label %.loopexit152.loopexit, label %29

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>

<operation id="1624" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="icmp_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln248 = zext i6 %i24_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="1625" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="icmp_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_addr_6 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln248

]]></Node>
<StgValue><ssdm name="arr1_addr_6"/></StgValue>
</operation>

<operation id="1626" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="icmp_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_load_5 = load i32* %arr1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_5"/></StgValue>
</operation>

<operation id="1627" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="icmp_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %temp_addr_1 = getelementptr inbounds [40 x i32]* %temp, i64 0, i64 %zext_ln248

]]></Node>
<StgValue><ssdm name="temp_addr_1"/></StgValue>
</operation>

<operation id="1628" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="icmp_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="6">
<![CDATA[
:4  %temp_load = load i32* %temp_addr_1, align 4

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="1629" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="icmp_ln247" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="0" op_0_bw="0">
<![CDATA[
.loopexit152.loopexit:0  br label %.loopexit152

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1630" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln247" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="0">
<![CDATA[
.loopexit152:0  br label %32

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1631" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_load_5 = load i32* %arr1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_5"/></StgValue>
</operation>

<operation id="1632" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="6">
<![CDATA[
:4  %temp_load = load i32* %temp_addr_1, align 4

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="1633" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %icmp_ln248 = icmp slt i32 %arr1_load_5, %temp_load

]]></Node>
<StgValue><ssdm name="icmp_ln248"/></StgValue>
</operation>

<operation id="1634" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln248, label %30, label %31

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="1635" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln253 = zext i7 %i_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln253"/></StgValue>
</operation>

<operation id="1636" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arr1_addr_7 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln253

]]></Node>
<StgValue><ssdm name="arr1_addr_7"/></StgValue>
</operation>

<operation id="1637" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="6">
<![CDATA[
:3  %arr1_load_6 = load i32* %arr1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_6"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1638" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln252 = add nsw i32 %arr1_load_5, 256

]]></Node>
<StgValue><ssdm name="add_ln252"/></StgValue>
</operation>

<operation id="1639" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="6">
<![CDATA[
:3  %arr1_load_6 = load i32* %arr1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_6"/></StgValue>
</operation>

<operation id="1640" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln253 = add nsw i32 %arr1_load_6, -1

]]></Node>
<StgValue><ssdm name="add_ln253"/></StgValue>
</operation>

<operation id="1641" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:5  store i32 %add_ln253, i32* %arr1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln253"/></StgValue>
</operation>

<operation id="1642" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1643" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %p_pn200 = phi i32 [ %add_ln252, %30 ], [ %arr1_load_5, %29 ]

]]></Node>
<StgValue><ssdm name="p_pn200"/></StgValue>
</operation>

<operation id="1644" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %sub_ln254 = sub nsw i32 %p_pn200, %temp_load

]]></Node>
<StgValue><ssdm name="sub_ln254"/></StgValue>
</operation>

<operation id="1645" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:2  store i32 %sub_ln254, i32* %arr1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="1646" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader265

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1647" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader156:0  %i17_0 = phi i5 [ %i_61, %25 ], [ 0, %.preheader156.preheader ]

]]></Node>
<StgValue><ssdm name="i17_0"/></StgValue>
</operation>

<operation id="1648" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader156:1  %icmp_ln196 = icmp eq i5 %i17_0, -15

]]></Node>
<StgValue><ssdm name="icmp_ln196"/></StgValue>
</operation>

<operation id="1649" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader156:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="1650" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader156:3  %i_61 = add i5 %i17_0, 1

]]></Node>
<StgValue><ssdm name="i_61"/></StgValue>
</operation>

<operation id="1651" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader156:4  br i1 %icmp_ln196, label %.loopexit152.loopexit114, label %23

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="1652" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln197 = zext i5 %i17_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197"/></StgValue>
</operation>

<operation id="1653" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_addr_4 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="arr1_addr_4"/></StgValue>
</operation>

<operation id="1654" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_load_3 = load i32* %arr1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_3"/></StgValue>
</operation>

<operation id="1655" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arr2_addr_1 = getelementptr [17 x i4]* @arr2, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="arr2_addr_1"/></StgValue>
</operation>

<operation id="1656" st_id="156" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="4" op_0_bw="5">
<![CDATA[
:4  %arr2_load_1 = load i4* %arr2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="arr2_load_1"/></StgValue>
</operation>

<operation id="1657" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="0">
<![CDATA[
.loopexit152.loopexit114:0  br label %.loopexit152

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1658" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_load_3 = load i32* %arr1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_3"/></StgValue>
</operation>

<operation id="1659" st_id="157" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="4" op_0_bw="5">
<![CDATA[
:4  %arr2_load_1 = load i4* %arr2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="arr2_load_1"/></StgValue>
</operation>

<operation id="1660" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="8" op_0_bw="4">
<![CDATA[
:5  %sext_ln197 = sext i4 %arr2_load_1 to i8

]]></Node>
<StgValue><ssdm name="sext_ln197"/></StgValue>
</operation>

<operation id="1661" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="8">
<![CDATA[
:6  %zext_ln197_1 = zext i8 %sext_ln197 to i32

]]></Node>
<StgValue><ssdm name="zext_ln197_1"/></StgValue>
</operation>

<operation id="1662" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln197 = icmp slt i32 %arr1_load_3, %zext_ln197_1

]]></Node>
<StgValue><ssdm name="icmp_ln197"/></StgValue>
</operation>

<operation id="1663" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln197, label %24, label %25

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="1664" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln202 = zext i5 %i_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln202"/></StgValue>
</operation>

<operation id="1665" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %arr1_addr_5 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="arr1_addr_5"/></StgValue>
</operation>

<operation id="1666" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="6">
<![CDATA[
:3  %arr1_load_4 = load i32* %arr1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_4"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1667" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln201 = add nsw i32 %arr1_load_3, 256

]]></Node>
<StgValue><ssdm name="add_ln201"/></StgValue>
</operation>

<operation id="1668" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="6">
<![CDATA[
:3  %arr1_load_4 = load i32* %arr1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_4"/></StgValue>
</operation>

<operation id="1669" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln202 = add nsw i32 %arr1_load_4, -1

]]></Node>
<StgValue><ssdm name="add_ln202"/></StgValue>
</operation>

<operation id="1670" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:5  store i32 %add_ln202, i32* %arr1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="1671" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1672" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %p_pn202 = phi i32 [ %add_ln201, %24 ], [ %arr1_load_3, %23 ]

]]></Node>
<StgValue><ssdm name="p_pn202"/></StgValue>
</operation>

<operation id="1673" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %sub_ln203 = sub nsw i32 %p_pn202, %zext_ln197_1

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="1674" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:2  store i32 %sub_ln203, i32* %arr1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="1675" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader156

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1676" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i25_0 = phi i6 [ 0, %.loopexit152 ], [ %i_69, %._crit_edge218 ]

]]></Node>
<StgValue><ssdm name="i25_0"/></StgValue>
</operation>

<operation id="1677" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln260 = icmp eq i6 %i25_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln260"/></StgValue>
</operation>

<operation id="1678" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="1679" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_69 = add i6 %i25_0, 1

]]></Node>
<StgValue><ssdm name="i_69"/></StgValue>
</operation>

<operation id="1680" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln260, label %.preheader151.preheader, label %33

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="1681" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln261 = zext i6 %i25_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln261"/></StgValue>
</operation>

<operation id="1682" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_addr_8 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln261

]]></Node>
<StgValue><ssdm name="arr1_addr_8"/></StgValue>
</operation>

<operation id="1683" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_load_7 = load i32* %arr1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_7"/></StgValue>
</operation>

<operation id="1684" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="0" op_0_bw="0">
<![CDATA[
.preheader151.preheader:0  br label %.preheader151

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1685" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_load_7 = load i32* %arr1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_7"/></StgValue>
</operation>

<operation id="1686" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %arr1_load_7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1687" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_31, label %34, label %._crit_edge218

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="1688" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln262 = add nsw i32 %arr1_load_7, 256

]]></Node>
<StgValue><ssdm name="add_ln262"/></StgValue>
</operation>

<operation id="1689" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln262, i32* %arr1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="1690" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln263 = zext i6 %i_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln263"/></StgValue>
</operation>

<operation id="1691" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arr1_addr_9 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln263

]]></Node>
<StgValue><ssdm name="arr1_addr_9"/></StgValue>
</operation>

<operation id="1692" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="6">
<![CDATA[
:4  %arr1_load_8 = load i32* %arr1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_8"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1693" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="6">
<![CDATA[
:4  %arr1_load_8 = load i32* %arr1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_8"/></StgValue>
</operation>

<operation id="1694" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln263 = add nsw i32 %arr1_load_8, -1

]]></Node>
<StgValue><ssdm name="add_ln263"/></StgValue>
</operation>

<operation id="1695" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
:6  store i32 %add_ln263, i32* %arr1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="1696" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge218

]]></Node>
<StgValue><ssdm name="br_ln264"/></StgValue>
</operation>

<operation id="1697" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge218:0  br label %32

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1698" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader151:0  %arr1Zeroes_3 = phi i6 [ %arr1Zeroes_9, %36 ], [ 0, %.preheader151.preheader ]

]]></Node>
<StgValue><ssdm name="arr1Zeroes_3"/></StgValue>
</operation>

<operation id="1699" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader151:1  %i26_0 = phi i7 [ %i_71, %36 ], [ 32, %.preheader151.preheader ]

]]></Node>
<StgValue><ssdm name="i26_0"/></StgValue>
</operation>

<operation id="1700" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="7">
<![CDATA[
.preheader151:2  %sext_ln270 = sext i7 %i26_0 to i32

]]></Node>
<StgValue><ssdm name="sext_ln270"/></StgValue>
</operation>

<operation id="1701" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
.preheader151:3  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %i26_0, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1702" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader151:4  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 33, i64 17)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="1703" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader151:5  %arr1Zeroes_9 = add i6 %arr1Zeroes_3, 1

]]></Node>
<StgValue><ssdm name="arr1Zeroes_9"/></StgValue>
</operation>

<operation id="1704" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader151:6  br i1 %tmp_33, label %.loopexit57, label %35

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>

<operation id="1705" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln271 = zext i32 %sext_ln270 to i64

]]></Node>
<StgValue><ssdm name="zext_ln271"/></StgValue>
</operation>

<operation id="1706" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_addr_10 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln271

]]></Node>
<StgValue><ssdm name="arr1_addr_10"/></StgValue>
</operation>

<operation id="1707" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_load_9 = load i32* %arr1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_9"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1708" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_load_9 = load i32* %arr1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_9"/></StgValue>
</operation>

<operation id="1709" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln271 = icmp eq i32 %arr1_load_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln271"/></StgValue>
</operation>

<operation id="1710" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln271, label %36, label %.loopexit57

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1711" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %i_71 = add i7 %i26_0, -1

]]></Node>
<StgValue><ssdm name="i_71"/></StgValue>
</operation>

<operation id="1712" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader151

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>

<operation id="1713" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="7" op_0_bw="6">
<![CDATA[
.loopexit57:0  %zext_ln270 = zext i6 %arr1Zeroes_3 to i7

]]></Node>
<StgValue><ssdm name="zext_ln270"/></StgValue>
</operation>

<operation id="1714" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit57:1  %sub_ln284 = sub i6 -31, %arr1Zeroes_3

]]></Node>
<StgValue><ssdm name="sub_ln284"/></StgValue>
</operation>

<operation id="1715" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="7" op_0_bw="6">
<![CDATA[
.loopexit57:2  %zext_ln284 = zext i6 %sub_ln284 to i7

]]></Node>
<StgValue><ssdm name="zext_ln284"/></StgValue>
</operation>

<operation id="1716" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit57:3  %icmp_ln284 = icmp ugt i6 %sub_ln284, 17

]]></Node>
<StgValue><ssdm name="icmp_ln284"/></StgValue>
</operation>

<operation id="1717" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit57:4  br i1 %icmp_ln284, label %.loopexit55, label %37

]]></Node>
<StgValue><ssdm name="br_ln284"/></StgValue>
</operation>

<operation id="1718" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln284" val="0"/>
</and_exp><and_exp><literal name="tmp_33" val="1"/>
<literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %icmp_ln287 = icmp ult i6 %sub_ln284, 17

]]></Node>
<StgValue><ssdm name="icmp_ln287"/></StgValue>
</operation>

<operation id="1719" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln284" val="0"/>
</and_exp><and_exp><literal name="tmp_33" val="1"/>
<literal name="icmp_ln284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln287, label %.loopexit55, label %._crit_edge222.preheader

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="1720" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln284" val="0"/>
<literal name="icmp_ln287" val="0"/>
</and_exp><and_exp><literal name="tmp_33" val="1"/>
<literal name="icmp_ln284" val="0"/>
<literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge222.preheader:0  br label %._crit_edge222

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1721" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge222:0  %boolean_6 = phi i32 [ 0, %39 ], [ %boolean_5, %._crit_edge222.preheader ]

]]></Node>
<StgValue><ssdm name="boolean_6"/></StgValue>
</operation>

<operation id="1722" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge222:1  %i28_0_in = phi i7 [ %i_73, %39 ], [ %zext_ln284, %._crit_edge222.preheader ]

]]></Node>
<StgValue><ssdm name="i28_0_in"/></StgValue>
</operation>

<operation id="1723" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge222:2  %i_73 = add i7 %i28_0_in, -1

]]></Node>
<StgValue><ssdm name="i_73"/></StgValue>
</operation>

<operation id="1724" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge222:3  %sext_ln291 = sext i7 %i_73 to i32

]]></Node>
<StgValue><ssdm name="sext_ln291"/></StgValue>
</operation>

<operation id="1725" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge222:4  %icmp_ln291 = icmp sgt i7 %i28_0_in, 0

]]></Node>
<StgValue><ssdm name="icmp_ln291"/></StgValue>
</operation>

<operation id="1726" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge222:5  br i1 %icmp_ln291, label %38, label %.loopexit55.loopexit

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="1727" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln292 = zext i32 %sext_ln291 to i64

]]></Node>
<StgValue><ssdm name="zext_ln292"/></StgValue>
</operation>

<operation id="1728" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_addr_11 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln292

]]></Node>
<StgValue><ssdm name="arr1_addr_11"/></StgValue>
</operation>

<operation id="1729" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_load_10 = load i32* %arr1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_10"/></StgValue>
</operation>

<operation id="1730" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arr2_addr_3 = getelementptr [17 x i4]* @arr2, i64 0, i64 %zext_ln292

]]></Node>
<StgValue><ssdm name="arr2_addr_3"/></StgValue>
</operation>

<operation id="1731" st_id="165" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="4" op_0_bw="5">
<![CDATA[
:4  %arr2_load_3 = load i4* %arr2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="arr2_load_3"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1732" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_load_10 = load i32* %arr1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_10"/></StgValue>
</operation>

<operation id="1733" st_id="166" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="4" op_0_bw="5">
<![CDATA[
:4  %arr2_load_3 = load i4* %arr2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="arr2_load_3"/></StgValue>
</operation>

<operation id="1734" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="8" op_0_bw="4">
<![CDATA[
:5  %sext_ln292 = sext i4 %arr2_load_3 to i8

]]></Node>
<StgValue><ssdm name="sext_ln292"/></StgValue>
</operation>

<operation id="1735" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="8">
<![CDATA[
:6  %zext_ln292_1 = zext i8 %sext_ln292 to i32

]]></Node>
<StgValue><ssdm name="zext_ln292_1"/></StgValue>
</operation>

<operation id="1736" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln292 = icmp sgt i32 %arr1_load_10, %zext_ln292_1

]]></Node>
<StgValue><ssdm name="icmp_ln292"/></StgValue>
</operation>

<operation id="1737" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln292, label %.loopexit55.loopexit, label %39

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="1738" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln296 = icmp slt i32 %arr1_load_10, %zext_ln292_1

]]></Node>
<StgValue><ssdm name="icmp_ln296"/></StgValue>
</operation>

<operation id="1739" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln296, label %.loopexit55.loopexit, label %._crit_edge222

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1740" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="icmp_ln284" val="0"/>
<literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.loopexit55.loopexit:0  %boolean_9_ph = phi i32 [ %boolean_6, %._crit_edge222 ], [ 1, %38 ], [ -1, %39 ]

]]></Node>
<StgValue><ssdm name="boolean_9_ph"/></StgValue>
</operation>

<operation id="1741" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="tmp_21" val="0"/>
<literal name="icmp_ln284" val="0"/>
<literal name="icmp_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="0" op_0_bw="0">
<![CDATA[
.loopexit55.loopexit:1  br label %.loopexit55

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1742" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.loopexit55:0  %boolean_9 = phi i32 [ 1, %.loopexit57 ], [ -1, %37 ], [ %boolean_9_ph, %.loopexit55.loopexit ]

]]></Node>
<StgValue><ssdm name="boolean_9"/></StgValue>
</operation>

<operation id="1743" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit55:1  %icmp_ln306 = icmp eq i6 %arr1Zeroes_3, -31

]]></Node>
<StgValue><ssdm name="icmp_ln306"/></StgValue>
</operation>

<operation id="1744" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit55:2  br i1 %icmp_ln306, label %.loopexit58.loopexit, label %.preheader186

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="1745" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln306" val="1"/>
</and_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit58.loopexit:0  %boolean_11_ph = phi i32 [ %boolean_9, %.loopexit55 ], [ %boolean_5, %.preheader186 ]

]]></Node>
<StgValue><ssdm name="boolean_11_ph"/></StgValue>
</operation>

<operation id="1746" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="icmp_ln306" val="1"/>
</and_exp><and_exp><literal name="icmp_ln185" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="0">
<![CDATA[
.loopexit58.loopexit:1  br label %.loopexit58

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1747" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="1"/>
</and_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit58:0  %boolean_11 = phi i32 [ %boolean_4, %.loopexit60 ], [ %boolean_11_ph, %.loopexit58.loopexit ]

]]></Node>
<StgValue><ssdm name="boolean_11"/></StgValue>
</operation>

<operation id="1748" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="1"/>
</and_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="0">
<![CDATA[
.loopexit58:1  br label %40

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1749" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i29_0 = phi i5 [ 0, %.loopexit58 ], [ %i_77, %41 ]

]]></Node>
<StgValue><ssdm name="i29_0"/></StgValue>
</operation>

<operation id="1750" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln313 = icmp eq i5 %i29_0, -15

]]></Node>
<StgValue><ssdm name="icmp_ln313"/></StgValue>
</operation>

<operation id="1751" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="1752" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_77 = add i5 %i29_0, 1

]]></Node>
<StgValue><ssdm name="i_77"/></StgValue>
</operation>

<operation id="1753" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln313, label %.preheader164.loopexit, label %41

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>

<operation id="1754" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln314 = zext i5 %i29_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln314"/></StgValue>
</operation>

<operation id="1755" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %arr1_addr_12 = getelementptr inbounds [33 x i32]* %arr1, i64 0, i64 %zext_ln314

]]></Node>
<StgValue><ssdm name="arr1_addr_12"/></StgValue>
</operation>

<operation id="1756" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_load_11 = load i32* %arr1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_11"/></StgValue>
</operation>

<operation id="1757" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="0" op_0_bw="0">
<![CDATA[
.preheader164.loopexit:0  br label %.preheader164

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1758" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="6">
<![CDATA[
:2  %arr1_load_11 = load i32* %arr1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="arr1_load_11"/></StgValue>
</operation>

<operation id="1759" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="8" op_0_bw="32">
<![CDATA[
:3  %trunc_ln314 = trunc i32 %arr1_load_11 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln314"/></StgValue>
</operation>

<operation id="1760" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %acc_addr_6 = getelementptr inbounds [17 x i8]* %acc, i64 0, i64 %zext_ln314

]]></Node>
<StgValue><ssdm name="acc_addr_6"/></StgValue>
</operation>

<operation id="1761" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:5  store i8 %trunc_ln314, i8* %acc_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln314"/></StgValue>
</operation>

<operation id="1762" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %40

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1763" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %addCarry119_0 = phi i2 [ 0, %.loopexit165 ], [ %select_ln853, %_ifconv6 ]

]]></Node>
<StgValue><ssdm name="addCarry119_0"/></StgValue>
</operation>

<operation id="1764" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %j120_0 = phi i5 [ 0, %.loopexit165 ], [ %j_11, %_ifconv6 ]

]]></Node>
<StgValue><ssdm name="j120_0"/></StgValue>
</operation>

<operation id="1765" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln851 = icmp eq i5 %j120_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln851"/></StgValue>
</operation>

<operation id="1766" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="1767" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %j_11 = add i5 %j120_0, 1

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="1768" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln851, label %.preheader.preheader, label %_ifconv6

]]></Node>
<StgValue><ssdm name="br_ln851"/></StgValue>
</operation>

<operation id="1769" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="64" op_0_bw="5">
<![CDATA[
_ifconv6:0  %zext_ln852 = zext i5 %j120_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln852"/></StgValue>
</operation>

<operation id="1770" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv6:1  %s_addr_1 = getelementptr inbounds [16 x i8]* %s, i64 0, i64 %zext_ln852

]]></Node>
<StgValue><ssdm name="s_addr_1"/></StgValue>
</operation>

<operation id="1771" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="8" op_0_bw="4">
<![CDATA[
_ifconv6:2  %s_load = load i8* %s_addr_1, align 1

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="1772" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv6:4  %acc_addr_5 = getelementptr inbounds [17 x i8]* %acc, i64 0, i64 %zext_ln852

]]></Node>
<StgValue><ssdm name="acc_addr_5"/></StgValue>
</operation>

<operation id="1773" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="8" op_0_bw="5">
<![CDATA[
_ifconv6:5  %acc_load_3 = load i8* %acc_addr_5, align 1

]]></Node>
<StgValue><ssdm name="acc_load_3"/></StgValue>
</operation>

<operation id="1774" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln851" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln868"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1775" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="8" op_0_bw="4">
<![CDATA[
_ifconv6:2  %s_load = load i8* %s_addr_1, align 1

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="1776" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="9" op_0_bw="8">
<![CDATA[
_ifconv6:3  %zext_ln852_1 = zext i8 %s_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln852_1"/></StgValue>
</operation>

<operation id="1777" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="8" op_0_bw="5">
<![CDATA[
_ifconv6:5  %acc_load_3 = load i8* %acc_addr_5, align 1

]]></Node>
<StgValue><ssdm name="acc_load_3"/></StgValue>
</operation>

<operation id="1778" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="9" op_0_bw="8">
<![CDATA[
_ifconv6:6  %zext_ln852_2 = zext i8 %acc_load_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln852_2"/></StgValue>
</operation>

<operation id="1779" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="10" op_0_bw="2">
<![CDATA[
_ifconv6:7  %zext_ln852_3 = zext i2 %addCarry119_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln852_3"/></StgValue>
</operation>

<operation id="1780" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv6:8  %add_ln852 = add i9 %zext_ln852_1, %zext_ln852_2

]]></Node>
<StgValue><ssdm name="add_ln852"/></StgValue>
</operation>

<operation id="1781" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="10" op_0_bw="9">
<![CDATA[
_ifconv6:9  %zext_ln852_4 = zext i9 %add_ln852 to i10

]]></Node>
<StgValue><ssdm name="zext_ln852_4"/></StgValue>
</operation>

<operation id="1782" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv6:10  %sum_3 = add i10 %zext_ln852_4, %zext_ln852_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="1783" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv6:11  %tmp_35 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %sum_3, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1784" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv6:12  %icmp_ln853 = icmp ne i2 %tmp_35, 0

]]></Node>
<StgValue><ssdm name="icmp_ln853"/></StgValue>
</operation>

<operation id="1785" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv6:13  %trunc_ln10 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %sum_3, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="1786" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv6:14  %select_ln853 = select i1 %icmp_ln853, i2 %trunc_ln10, i2 0

]]></Node>
<StgValue><ssdm name="select_ln853"/></StgValue>
</operation>

<operation id="1787" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="8" op_0_bw="2">
<![CDATA[
_ifconv6:15  %zext_ln851 = zext i2 %addCarry119_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln851"/></StgValue>
</operation>

<operation id="1788" st_id="171" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv6:16  %add_ln859_1 = add i8 %acc_load_3, %zext_ln851

]]></Node>
<StgValue><ssdm name="add_ln859_1"/></StgValue>
</operation>

<operation id="1789" st_id="171" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv6:17  %add_ln859 = add i8 %add_ln859_1, %s_load

]]></Node>
<StgValue><ssdm name="add_ln859"/></StgValue>
</operation>

<operation id="1790" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv6:18  %tag_addr = getelementptr inbounds [16 x i8]* %tag, i64 0, i64 %zext_ln852

]]></Node>
<StgValue><ssdm name="tag_addr"/></StgValue>
</operation>

<operation id="1791" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
_ifconv6:19  store i8 %add_ln859, i8* %tag_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>

<operation id="1792" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="0">
<![CDATA[
_ifconv6:20  br label %107

]]></Node>
<StgValue><ssdm name="br_ln851"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1793" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %i122_0 = phi i5 [ %i_76, %108 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i122_0"/></StgValue>
</operation>

<operation id="1794" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %icmp_ln868 = icmp eq i5 %i122_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln868"/></StgValue>
</operation>

<operation id="1795" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="1796" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %i_76 = add i5 %i122_0, 1

]]></Node>
<StgValue><ssdm name="i_76"/></StgValue>
</operation>

<operation id="1797" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln868, label %109, label %108

]]></Node>
<StgValue><ssdm name="br_ln868"/></StgValue>
</operation>

<operation id="1798" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln868" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln870 = zext i5 %i122_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln870"/></StgValue>
</operation>

<operation id="1799" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln868" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %tag_addr_1 = getelementptr inbounds [16 x i8]* %tag, i64 0, i64 %zext_ln870

]]></Node>
<StgValue><ssdm name="tag_addr_1"/></StgValue>
</operation>

<operation id="1800" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln868" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="8" op_0_bw="4">
<![CDATA[
:2  %temp_data = load i8* %tag_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_data"/></StgValue>
</operation>

<operation id="1801" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln868" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %tmp_last_V_1 = icmp eq i5 %i122_0, 15

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="1802" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln868" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln880"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1803" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="8" op_0_bw="4">
<![CDATA[
:2  %temp_data = load i8* %tag_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_data"/></StgValue>
</operation>

<operation id="1804" st_id="173" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="8" op_4_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i1P(i8* %result_stream_V_data, i1* %result_stream_V_last_V, i8 %temp_data, i1 %tmp_last_V_1)

]]></Node>
<StgValue><ssdm name="write_ln877"/></StgValue>
</operation>

<operation id="1805" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln868"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
