================================================================================
ï¿½ **TI Camera SoC Cheatsheet** â€” Jacinto 7 & AM6xA (ADAS / Vision)!
================================================================================

.. contents:: ğŸ“‘ Quick Navigation
   :depth: 2
   :local:

This cheatsheet gives a compact, emoji-rich overview to help you pick, remember, and prototype with TI SoCs for camera and ADAS designs.

ğŸ“š **Legend & Quick Icons** (Quick Reference!)
===============================================

ğŸ”¹ **SoC families:** Jacintoâ„¢ 7 (TDA4x-Q1 family), Sitaraâ„¢ AM6xA
ğŸ”‹ **Power hints:** âš¡ low / âš¡âš¡ mid / âš¡âš¡âš¡ high
ğŸŸ¢ **Status:** ğŸŸ¢ Production | ğŸŸ¡ Sampling/Eval | ğŸ”´ EOL/Legacy
â­ **Memory aid:** Star the ones you use often to remember their strengths


1ï¸âƒ£ **Top TI SoCs at a Glance** (Quick Comparison!)
===================================================

.. list-table:: Key TI SoCs for Camera/ADAS (2026)
   :header-rows: 1

   * - SoC (short)
     - TOPS
     - CPU
     - Cameras
     - Typical use
     - Accelerators / Notes
     - Power
     - Status
   * - **AM62A3/7-Q1**
     - 1â€“2 TOPS
     - 1â€“4Ã— A53
     - 1â€“2 cams
     - DMS, dashcam, entry ADAS
     - RGB-IR ISP, basic DSP
     - âš¡ (very low)
     - ğŸŸ¢ Production
   * - **AM67A**
     - ~4 TOPS
     - Quad A53
     - up to 4 cams
     - Machine vision, entry surround
     - Vision pre-proc, MMA
     - âš¡
     - ğŸŸ¢ Production
   * - **TDA4AL / TDA4VL-Q1**
     - 4 TOPS
     - Dual A72
     - 4â€“8 cams
     - Front camera, analytics
     - C7x DSP, MMA, DMPAC
     - âš¡âš¡
     - ğŸŸ¢ Production (auto)
   * - **TDA4VM / TDA4VE-Q1**
     - 8 TOPS
     - Dual A72
     - 8+ cams
     - Mid ADAS, surround, fusion
     - C7x + GPU + MMA + DMPAC
     - âš¡âš¡
     - ğŸŸ¢ Widely used
   * - **TDA4VH**
     - 8â€“16 TOPS
     - Dual/Quad A72
     - 8â€“12+ cams
     - High-end ADAS, sensor fusion
     - Enhanced vision accelerators
     - âš¡âš¡âš¡
     - ğŸŸ¢ Production
   * - **AM68A / AM69A**
     - 8 / 32 TOPS
     - Dual A72 / Octa A72
     - 1â€“12 cams
     - Industrial/AI-box, high-res analytics
     - Multiple MMAv2, video engines
     - âš¡âš¡â€“âš¡âš¡âš¡
     - ğŸŸ¢ Production
   * - **TDA5 family**
     - 10 â†’ 1200 TOPS
     - Scalable/chiplet
     - Many cams (central compute)
     - Next-gen domain compute / L3
     - Proprietary NPU (very efficient)
     - âš¡âš¡âš¡ (very efficient)
     - ğŸŸ¡ Sampling (end-2026)


================================================================================
2ï¸âƒ£ Quick Selection Guide â€” Pick fast (mnemonic: E-M-H-C)
================================================================================

- Entry (E): DMS / single-front / dashcam â†’ **AM62A7 / AM62A3** ğŸŸ¢âš¡ (low power, low cost)
- Mid (M): 4â€“8 cams / surround â†’ **TDA4VM / TDA4VL** ğŸŸ¢âš¡âš¡ (workhorse, best ecosystem)
- High (H): 8+ cams / L2+ â†’ **TDA4VH / AM69A** ğŸŸ¢âš¡âš¡âš¡ (higher bandwidth)
- Central (C): Domain / L3 central compute â†’ **TDA5** family ğŸŸ¡âš¡âš¡âš¡ (wait for sampling)

Memory tip: Remember "E-M-H-C" â†’ Entry, Mid, High, Central maps to AM62 â†’ TDA4VM â†’ TDA4VH/AM69 â†’ TDA5


================================================================================
3ï¸âƒ£ Key Hardware Features (visual cheat)
================================================================================

- MMA (Matrix Multiply Accelerator): ğŸ”¢ Deep learning inner loop (8 TOPS per MMA instance)
- C7x DSP: ğŸ”§ Vision DSP for pre/post processing and sensor fusion
- DMPAC / VISS: ğŸ¯ Depth, motion, ISP pipelines
- Safety island (R5F): ğŸ›¡ï¸ ASIL capable control & safety monitor
- High-speed IO: ğŸ“· CSI-2 RX lanes, FPD-Link, Ethernet TSN, PCIe


================================================================================
4ï¸âƒ£ Recommended Devkits & Quick Start Tips
================================================================================

- Evaluation kit: **SK-TDA4VM** â€” best supported, many demos (surround, front, AI)
- Entry eval: **AM62x EVM** â€” good for DMS and low-cost cameras
- Tools: **Processor SDK Linux**, **TIDL**, **Edge AI Studio**, **Vision Apps** demos

Quick SDK tips:

.. code-block:: bash

   # Download & untar TI Processor SDK (example - replace URL)
   wget <processor-sdk-url>
   tar xzf processor-sdk.tar.gz

   # Build a minimal Yocto image (high level)
   source ./environment-setup
   bitbake core-image-minimal

Pro tip: Use TI's prebuilt SD card images to validate camera pipelines quickly.


================================================================================
5ï¸âƒ£ Design Considerations & Power Budgeting
================================================================================

- Bandwidth: Camera count Ã— resolution Ã— fps â†’ key for memory and CSI lanes
- Thermal: TDA4VM class often needs passive heatsink; TDA4VH/AM69A often need active cooling for sustained full-load
- Power estimate (very rough):

.. code-block:: text

   - AM62x: ~2â€“6 W (idleâ†’load)
   - TDA4VM: ~5â€“15 W (typical), spikes up to ~20 W for heavy AI
   - TDA4VH / AM69A: 10â€“25 W depending on mode


================================================================================
6ï¸âƒ£ Common Camera/SoC Pairings & Why (mnemonic icons)
================================================================================

- Front & DMS â†’ AM62A7-Q1 (cheap + RGB-IR ISP) ğŸ“¸ğŸŸ¢
- 4Ã— cameras surround â†’ TDA4VM-Q1 (best SW + DSP) ğŸ”â­
- 8+ cameras / sensor fusion â†’ TDA4VH / AM69A (bandwidth & MMA) ğŸ”—âš¡âš¡
- Central compute (fusion of ADAS + IVI) â†’ TDA5 (future-proof) ğŸš€ğŸŸ¡


================================================================================
7ï¸âƒ£ Quick Debug & Bring-up Checklist
================================================================================

- Hardware:
  - Check CSI lanes mapping and clocking
  - Validate lens/ISIF formats and lane polarity
  - Confirm power sequencing (rail ramps)

- Software:
  - Boot SD card image on EVM
  - Run camera pipeline demo (Vision Apps)
  - Run `media-ctl` to check v4l2 pipeline

Commands to sanity-check camera pipeline:

.. code-block:: bash

   # List video devices
   v4l2-ctl --list-devices

   # Show formats on a media pad
   media-ctl -p -d /dev/media0

   # Run a simple gst-launch preview (example)
   gst-launch-1.0 v4l2src device=/dev/video0 ! autovideosink


================================================================================
8ï¸âƒ£ Quick Mnemonics & Memory Aids (colorful!)
================================================================================

- Emoji map:
  - ğŸ›°ï¸ SoC family = Jacinto/AM6xA
  - ğŸ”¢ MMA = deep learning accelerator
  - ğŸ”§ C7x = vision DSP
  - ğŸ›¡ï¸ safety island = R5F
  - ğŸ“· camera = CSI lanes

- Remember: "MMA + C7x + ISP = Vision Pipeline" â†’ ğŸ”¢ + ğŸ”§ + ğŸ¯
- Short checklist: "C-BATS" â†’ Cameras, Bandwidth, Alignment, Thermal, Safety


================================================================================
9ï¸âƒ£ Useful Links & Next Steps (local notes)
================================================================================

- Start: SK-TDA4VM kit + Processor SDK Linux image
- Prototype: Try 1 camera â†’ 4 cameras â†’ scale to 8 to validate CSI and thermal
- Production: Check automotive variants (Q1) for ASIL/temperature and longevity


================================================================================
ğŸ”š Bottom Line â€” One-line cheat
================================================================================

TDA4VM = workhorse for most camera ADAS in 2023â€“2026; AM62x = cheap DMS; TDA4VH/AM69A = scale up; TDA5 = central compute future. Remember Eâ€‘Mâ€‘Hâ€‘C.

ğŸš—ğŸ“¸ Good luck â€” ping me if you want a compact one-page printable flashcard!

âœ¨ **TI Camera SoC TL;DR** (30-Second Guide!)
==============================================

âœ… **Entry ADAS**: AM62A3/7 (1-2 TOPS, $30â€“50 budget)
âœ… **Mid-Range**: TDA4AL/VL (4 TOPS, good ISP, $80â€“120)
âœ… **High-End**: TDA4VM/VE (8 TOPS, dual C7x DSP, full ADAS)
âœ… **Production**: Jacinto 7 line â†’ automotive-qualified (ASIL-B/D)
âœ… **Surround View**: TDA4VE + 4â€“8 cameras + ISP + VISS
âœ… **ISP Pipeline**: Bayer demosaicing, tone mapping, distortion correction
âœ… **MIPI CSI-2**: Up to 8 lanes per sensor (dual sensor support)
âœ… **Software**: TDA4x includes ISP firmware + RTOS support
âœ… **Power**: 5â€“20W typical for full sensor pipeline
âœ… **FPGA Options**: Select models include optional FPGA co-processors

---

ğŸ† **Why Choose TI?**
===================

âœ… Integrated ISP (image signal processor) on-die
âœ… Strong DSP + MMA for edge AI inference
âœ… Production automotive qualification (ASIL)
âœ… Rich camera ecosystem (OmniVision, Sony, Samsung)
âœ… Good documentation and developer support
âœ… Thermal and reliability track record in automotive

---

**Last updated:** 2026-01-12 | **TI Embedded Vision Architecture**

