//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0

.visible .entry Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0(
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_0,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_1,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_2,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_3,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_4,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_5,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_6,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_7,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_8,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_9,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_10,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_11,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_12
)
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<57>;
	.reg .f32 	%f<169>;
	.reg .b32 	%r<137>;
	.reg .b64 	%rd<56>;


	ld.param.u64 	%rd5, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_0];
	ld.param.u64 	%rd6, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_1];
	ld.param.u64 	%rd7, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_2];
	ld.param.u64 	%rd8, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_3];
	ld.param.u64 	%rd9, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_4];
	ld.param.u64 	%rd16, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_5];
	ld.param.u64 	%rd10, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_6];
	ld.param.u64 	%rd11, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_7];
	ld.param.u64 	%rd12, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_8];
	ld.param.u64 	%rd13, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_9];
	ld.param.u64 	%rd14, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_10];
	ld.param.u64 	%rd15, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_11];
	ld.param.u64 	%rd17, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_10393138707796850456_kernel0_param_12];
	cvta.to.global.u64 	%rd1, %rd17;
	cvta.to.global.u64 	%rd2, %rd16;
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 1536;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_8;
	bra.uni 	BB0_1;

BB0_8:
	cvta.to.global.u64 	%rd40, %rd10;
	shr.s32 	%r87, %r1, 31;
	shr.u32 	%r88, %r87, 26;
	add.s32 	%r89, %r1, %r88;
	shl.b32 	%r90, %r89, 12;
	and.b32  	%r91, %r90, -262144;
	shr.s32 	%r92, %r2, 31;
	shr.u32 	%r93, %r92, 24;
	add.s32 	%r94, %r2, %r93;
	shl.b32 	%r95, %r94, 8;
	and.b32  	%r96, %r95, -65536;
	add.s32 	%r97, %r96, %r91;
	and.b32  	%r98, %r89, 4194240;
	sub.s32 	%r99, %r1, %r98;
	shl.b32 	%r100, %r99, 10;
	add.s32 	%r101, %r97, %r100;
	and.b32  	%r102, %r94, 1073741568;
	sub.s32 	%r103, %r2, %r102;
	shl.b32 	%r104, %r103, 2;
	add.s32 	%r105, %r101, %r104;
	cvta.to.global.u64 	%rd41, %rd6;
	mul.wide.s32 	%rd42, %r105, 4;
	add.s64 	%rd43, %rd41, %rd42;
	ld.global.nc.v4.f32 	{%f133, %f134, %f135, %f136}, [%rd43];
	add.s32 	%r106, %r104, %r100;
	cvta.to.global.u64 	%rd44, %rd5;
	mul.wide.s32 	%rd45, %r106, 4;
	add.s64 	%rd46, %rd44, %rd45;
	ld.global.nc.v4.f32 	{%f141, %f142, %f143, %f144}, [%rd46];
	cvta.to.global.u64 	%rd47, %rd7;
	add.s64 	%rd48, %rd47, %rd42;
	ld.global.nc.v4.f32 	{%f149, %f150, %f151, %f152}, [%rd48];
	setp.le.f32	%p10, %f133, 0f3F4CCCCD;
	selp.u32	%r107, 1, 0, %p10;
	fma.rn.f32 	%f157, %f149, 0f42000000, %f141;
	mul.f32 	%f158, %f157, 0f3FA00000;
	selp.f32	%f125, %f158, 0f00000000, %p10;
	setp.le.f32	%p11, %f134, 0f3F4CCCCD;
	selp.u32	%r108, 1, 0, %p11;
	fma.rn.f32 	%f159, %f150, 0f42000000, %f142;
	mul.f32 	%f160, %f159, 0f3FA00000;
	selp.f32	%f127, %f160, 0f00000000, %p11;
	setp.le.f32	%p12, %f135, 0f3F4CCCCD;
	selp.u32	%r109, 1, 0, %p12;
	fma.rn.f32 	%f161, %f151, 0f42000000, %f143;
	mul.f32 	%f162, %f161, 0f3FA00000;
	selp.f32	%f129, %f162, 0f00000000, %p12;
	setp.le.f32	%p13, %f136, 0f3F4CCCCD;
	selp.u32	%r110, 1, 0, %p13;
	fma.rn.f32 	%f163, %f152, 0f42000000, %f144;
	mul.f32 	%f164, %f163, 0f3FA00000;
	selp.f32	%f131, %f164, 0f00000000, %p13;
	mul.hi.s32 	%r111, %r1, 715827883;
	shr.u32 	%r112, %r111, 31;
	shr.s32 	%r113, %r111, 8;
	add.s32 	%r114, %r113, %r112;
	mul.lo.s32 	%r115, %r114, 1536;
	sub.s32 	%r116, %r1, %r115;
	shr.s32 	%r117, %r116, 31;
	shr.u32 	%r118, %r117, 26;
	add.s32 	%r119, %r116, %r118;
	shl.b32 	%r120, %r119, 12;
	and.b32  	%r121, %r120, -262144;
	shr.u32 	%r122, %r92, 22;
	add.s32 	%r123, %r2, %r122;
	and.b32  	%r124, %r123, -1024;
	sub.s32 	%r125, %r2, %r124;
	shr.s32 	%r126, %r125, 31;
	shr.u32 	%r127, %r126, 24;
	add.s32 	%r128, %r125, %r127;
	shl.b32 	%r129, %r128, 8;
	and.b32  	%r130, %r129, -65536;
	and.b32  	%r131, %r128, 1073741568;
	sub.s32 	%r132, %r125, %r131;
	shl.b32 	%r133, %r132, 2;
	add.s32 	%r134, %r121, %r100;
	add.s32 	%r135, %r134, %r130;
	add.s32 	%r136, %r135, %r133;
	mul.wide.s32 	%rd49, %r136, 4;
	add.s64 	%rd50, %rd40, %rd49;
	// inline asm
	{  cvt.rn.f16.f32 %rs55, %f131;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f132, %rs55;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs53, %f129;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f130, %rs53;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs51, %f127;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f128, %rs51;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs49, %f125;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f126, %rs49;}

	// inline asm
	st.global.v4.f32 	[%rd50], {%f126, %f128, %f130, %f132};
	cvta.to.global.u64 	%rd51, %rd12;
	add.s64 	%rd52, %rd51, %rd49;
	cvt.rn.f32.s32	%f165, %r110;
	cvt.rn.f32.s32	%f166, %r109;
	cvt.rn.f32.s32	%f167, %r108;
	cvt.rn.f32.s32	%f168, %r107;
	st.global.v4.f32 	[%rd52], {%f168, %f167, %f166, %f165};
	cvta.to.global.u64 	%rd53, %rd11;
	mul.wide.s32 	%rd54, %r136, 2;
	add.s64 	%rd55, %rd53, %rd54;
	st.global.v4.u16 	[%rd55], {%rs49, %rs51, %rs53, %rs55};
	bra.uni 	BB0_9;

BB0_1:
	setp.lt.s32	%p2, %r1, 3072;
	@%p2 bra 	BB0_7;
	bra.uni 	BB0_2;

BB0_7:
	shr.s32 	%r22, %r1, 31;
	shr.u32 	%r23, %r22, 26;
	add.s32 	%r24, %r1, %r23;
	and.b32  	%r25, %r24, 4194240;
	sub.s32 	%r26, %r1, %r25;
	shl.b32 	%r27, %r26, 10;
	shr.s32 	%r28, %r2, 31;
	shr.u32 	%r29, %r28, 24;
	add.s32 	%r30, %r2, %r29;
	and.b32  	%r31, %r30, 1073741568;
	sub.s32 	%r32, %r2, %r31;
	shl.b32 	%r33, %r32, 2;
	add.s32 	%r34, %r33, %r27;
	cvta.to.global.u64 	%rd24, %rd5;
	mul.wide.s32 	%rd25, %r34, 4;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.nc.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd26];
	mul.hi.s32 	%r35, %r1, 715827883;
	shr.u32 	%r36, %r35, 31;
	shr.s32 	%r37, %r35, 8;
	add.s32 	%r38, %r37, %r36;
	mul.lo.s32 	%r39, %r38, 1536;
	sub.s32 	%r40, %r1, %r39;
	shr.s32 	%r41, %r40, 31;
	shr.u32 	%r42, %r41, 26;
	add.s32 	%r43, %r40, %r42;
	shl.b32 	%r44, %r43, 12;
	and.b32  	%r45, %r44, -262144;
	shl.b32 	%r46, %r30, 8;
	and.b32  	%r47, %r46, -65536;
	add.s32 	%r48, %r34, %r45;
	add.s32 	%r49, %r48, %r47;
	cvta.to.global.u64 	%rd27, %rd8;
	mul.wide.s32 	%rd28, %r49, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.nc.v4.f32 	{%f97, %f98, %f99, %f100}, [%rd29];
	cvta.to.global.u64 	%rd30, %rd9;
	add.s64 	%rd31, %rd30, %rd28;
	ld.global.nc.v4.f32 	{%f105, %f106, %f107, %f108}, [%rd31];
	setp.le.f32	%p6, %f97, 0f3F4CCCCD;
	selp.u32	%r50, 1, 0, %p6;
	fma.rn.f32 	%f113, %f105, 0f42000000, %f89;
	mul.f32 	%f114, %f113, 0f3FA00000;
	selp.f32	%f81, %f114, 0f00000000, %p6;
	setp.le.f32	%p7, %f98, 0f3F4CCCCD;
	selp.u32	%r51, 1, 0, %p7;
	fma.rn.f32 	%f115, %f106, 0f42000000, %f90;
	mul.f32 	%f116, %f115, 0f3FA00000;
	selp.f32	%f83, %f116, 0f00000000, %p7;
	setp.le.f32	%p8, %f99, 0f3F4CCCCD;
	selp.u32	%r52, 1, 0, %p8;
	fma.rn.f32 	%f117, %f107, 0f42000000, %f91;
	mul.f32 	%f118, %f117, 0f3FA00000;
	selp.f32	%f85, %f118, 0f00000000, %p8;
	setp.le.f32	%p9, %f100, 0f3F4CCCCD;
	selp.u32	%r53, 1, 0, %p9;
	fma.rn.f32 	%f119, %f108, 0f42000000, %f92;
	mul.f32 	%f120, %f119, 0f3FA00000;
	selp.f32	%f87, %f120, 0f00000000, %p9;
	add.s32 	%r54, %r1, -1536;
	mul.hi.s32 	%r55, %r54, 715827883;
	shr.u32 	%r56, %r55, 31;
	shr.s32 	%r57, %r55, 8;
	add.s32 	%r58, %r57, %r56;
	mul.lo.s32 	%r59, %r58, 1536;
	sub.s32 	%r60, %r54, %r59;
	shr.s32 	%r61, %r60, 31;
	shr.u32 	%r62, %r61, 26;
	add.s32 	%r63, %r60, %r62;
	shl.b32 	%r64, %r63, 12;
	and.b32  	%r65, %r64, -262144;
	shr.u32 	%r66, %r28, 22;
	add.s32 	%r67, %r2, %r66;
	and.b32  	%r68, %r67, -1024;
	sub.s32 	%r69, %r2, %r68;
	shr.s32 	%r70, %r69, 31;
	shr.u32 	%r71, %r70, 24;
	add.s32 	%r72, %r69, %r71;
	shl.b32 	%r73, %r72, 8;
	and.b32  	%r74, %r73, -65536;
	add.s32 	%r75, %r74, %r65;
	shr.s32 	%r76, %r54, 31;
	shr.u32 	%r77, %r76, 26;
	add.s32 	%r78, %r54, %r77;
	and.b32  	%r79, %r78, 4194240;
	sub.s32 	%r80, %r54, %r79;
	shl.b32 	%r81, %r80, 10;
	add.s32 	%r82, %r75, %r81;
	and.b32  	%r83, %r72, 1073741568;
	sub.s32 	%r84, %r69, %r83;
	shl.b32 	%r85, %r84, 2;
	add.s32 	%r86, %r82, %r85;
	cvta.to.global.u64 	%rd32, %rd13;
	mul.wide.s32 	%rd33, %r86, 4;
	add.s64 	%rd34, %rd32, %rd33;
	// inline asm
	{  cvt.rn.f16.f32 %rs47, %f87;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f88, %rs47;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs45, %f85;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f86, %rs45;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs43, %f83;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f84, %rs43;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs41, %f81;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f82, %rs41;}

	// inline asm
	st.global.v4.f32 	[%rd34], {%f82, %f84, %f86, %f88};
	cvta.to.global.u64 	%rd35, %rd15;
	add.s64 	%rd36, %rd35, %rd33;
	cvt.rn.f32.s32	%f121, %r53;
	cvt.rn.f32.s32	%f122, %r52;
	cvt.rn.f32.s32	%f123, %r51;
	cvt.rn.f32.s32	%f124, %r50;
	st.global.v4.f32 	[%rd36], {%f124, %f123, %f122, %f121};
	cvta.to.global.u64 	%rd37, %rd14;
	mul.wide.s32 	%rd38, %r86, 2;
	add.s64 	%rd39, %rd37, %rd38;
	st.global.v4.u16 	[%rd39], {%rs41, %rs43, %rs45, %rs47};
	bra.uni 	BB0_9;

BB0_2:
	setp.gt.s32	%p3, %r2, 511;
	@%p3 bra 	BB0_9;

	setp.lt.s32	%p4, %r1, 4086;
	shl.b32 	%r3, %r2, 2;
	shr.s32 	%r5, %r2, 31;
	shr.u32 	%r6, %r5, 23;
	add.s32 	%r7, %r2, %r6;
	and.b32  	%r8, %r7, 1073741312;
	sub.s32 	%r9, %r2, %r8;
	shl.b32 	%r4, %r9, 2;
	@%p4 bra 	BB0_6;
	bra.uni 	BB0_4;

BB0_6:
	add.s32 	%r11, %r1, -3072;
	mul.hi.s32 	%r12, %r11, -2128441921;
	add.s32 	%r13, %r12, %r11;
	shr.u32 	%r14, %r13, 31;
	shr.s32 	%r15, %r13, 9;
	add.s32 	%r16, %r15, %r14;
	mul.lo.s32 	%r17, %r16, 1015;
	sub.s32 	%r18, %r11, %r17;
	mad.lo.s32 	%r19, %r1, 10240, %r3;
	add.s32 	%r20, %r19, -31457280;
	mul.wide.s32 	%rd20, %r20, 4;
	add.s64 	%rd21, %rd2, %rd20;
	ld.global.nc.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd21];
	mad.lo.s32 	%r21, %r18, 10240, %r4;
	mul.wide.s32 	%rd22, %r21, 2;
	add.s64 	%rd23, %rd1, %rd22;
	// inline asm
	{  cvt.rn.f16.f32 %rs24, %f64;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs23, %f63;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs22, %f62;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs21, %f61;}

	// inline asm
	st.global.v4.u16 	[%rd23], {%rs21, %rs22, %rs23, %rs24};
	ld.global.nc.v4.f32 	{%f65, %f66, %f67, %f68}, [%rd21+8192];
	// inline asm
	{  cvt.rn.f16.f32 %rs28, %f68;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs27, %f67;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs26, %f66;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs25, %f65;}

	// inline asm
	st.global.v4.u16 	[%rd23+4096], {%rs25, %rs26, %rs27, %rs28};
	ld.global.nc.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd21+16384];
	// inline asm
	{  cvt.rn.f16.f32 %rs32, %f72;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs31, %f71;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs30, %f70;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs29, %f69;}

	// inline asm
	st.global.v4.u16 	[%rd23+8192], {%rs29, %rs30, %rs31, %rs32};
	ld.global.nc.v4.f32 	{%f73, %f74, %f75, %f76}, [%rd21+24576];
	// inline asm
	{  cvt.rn.f16.f32 %rs36, %f76;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs35, %f75;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs34, %f74;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs33, %f73;}

	// inline asm
	st.global.v4.u16 	[%rd23+12288], {%rs33, %rs34, %rs35, %rs36};
	ld.global.nc.v4.f32 	{%f77, %f78, %f79, %f80}, [%rd21+32768];
	// inline asm
	{  cvt.rn.f16.f32 %rs40, %f80;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs39, %f79;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs38, %f78;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs37, %f77;}

	// inline asm
	st.global.v4.u16 	[%rd23+16384], {%rs37, %rs38, %rs39, %rs40};
	bra.uni 	BB0_9;

BB0_4:
	mul.wide.s32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd2, %rd18;
	ld.global.nc.v4.f32 	{%f17, %f18, %f19, %f20}, [%rd3+41533440];
	add.s32 	%r10, %r4, 10383360;
	mul.wide.s32 	%rd19, %r10, 2;
	add.s64 	%rd4, %rd1, %rd19;
	// inline asm
	{  cvt.rn.f16.f32 %rs4, %f20;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs3, %f19;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs2, %f18;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs1, %f17;}

	// inline asm
	st.global.v4.u16 	[%rd4], {%rs1, %rs2, %rs3, %rs4};
	ld.global.nc.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd3+41541632];
	// inline asm
	{  cvt.rn.f16.f32 %rs8, %f24;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs7, %f23;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs6, %f22;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs5, %f21;}

	// inline asm
	st.global.v4.u16 	[%rd4+4096], {%rs5, %rs6, %rs7, %rs8};
	ld.global.nc.v4.f32 	{%f25, %f26, %f27, %f28}, [%rd3+41549824];
	// inline asm
	{  cvt.rn.f16.f32 %rs12, %f28;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs11, %f27;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs10, %f26;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs9, %f25;}

	// inline asm
	st.global.v4.u16 	[%rd4+8192], {%rs9, %rs10, %rs11, %rs12};
	ld.global.nc.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd3+41558016];
	// inline asm
	{  cvt.rn.f16.f32 %rs16, %f32;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs15, %f31;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs14, %f30;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs13, %f29;}

	// inline asm
	st.global.v4.u16 	[%rd4+12288], {%rs13, %rs14, %rs15, %rs16};
	setp.gt.s32	%p5, %r2, 255;
	@%p5 bra 	BB0_9;

	ld.global.nc.v4.f32 	{%f37, %f38, %f39, %f40}, [%rd3+41566208];
	// inline asm
	{  cvt.rn.f16.f32 %rs20, %f40;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs19, %f39;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs18, %f38;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs17, %f37;}

	// inline asm
	st.global.v4.u16 	[%rd4+16384], {%rs17, %rs18, %rs19, %rs20};

BB0_9:
	ret;
}


