<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="joh1441371751333" xml:lang="en-us">
  <title class="- topic/title ">Clocks, resets, and input synchronization</title>
  <shortdesc class="- topic/shortdesc ">This chapter describes the clocks, resets, and input synchronization of
    the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section "/>
  </refbody>
<related-links class="- topic/related-links "><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><linkpool class="- topic/linkpool "><link class="- topic/link " format="dita" href="joh1440596976629.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">About clocks, resets, and input synchronization</linktext><desc class="- topic/desc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph>     core supports hierarchical clock gating.</desc></link><link class="- topic/link " format="dita" href="lau1464337928164.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Asynchronous interface</linktext><desc class="- topic/desc ">Your implementation can include an optional asynchronous interface 		between the core and the <keyword class="- topic/keyword ">DSU</keyword> top level.</desc></link></linkpool></linkpool></related-links></reference>