<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>Microblaze Project Status</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>Microblaze.xmp</TD>
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
<TD>New</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>Microblaze</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>EDK 13.1</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<TD>&nbsp;</TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>XPS Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=EDKReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1_w_external/Microblaze/platgen.log'>Platgen Log File</A></TD><TD>Fri Aug 3 18:02:47 2012</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1_w_external/Microblaze/__xps/ise/_xmsgs/platgen.xmsgs?&DataKey=Warning'>8 Warnings (8 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1_w_external/Microblaze/__xps/ise/_xmsgs/platgen.xmsgs?&DataKey=Info'>176 Infos (174 new)</A></TD></TR>
<TR ALIGN=LEFT><TD>Libgen Log File</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Simgen Log File</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>BitInit Log File</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1_w_external/Microblaze/Microblaze.log'>System Log File</A></TD><TD>Fri Aug 3 17:45:02 2012</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>XPS Synthesis Summary (estimated values)</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=EDKSynthesisSumary"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report</B></TD><TD><B>Generated</B></TD><TD><B>Flip Flops Used</B></TD><TD><B>LUTs Used</B></TD><TD><B>BRAMS Used</B></TD><TD COLSPAN='2'><B>Errors</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1_w_external/Microblaze/synthesis/xps_intc_0_wrapper_xst.srp'>xps_intc_0_wrapper</A></TD><TD>Fri Aug 3 18:02:44 2012</TD><TD ALIGN=RIGHT>128</TD><TD ALIGN=RIGHT>91</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1_w_external/Microblaze/synthesis/proc_sys_reset_0_wrapper_xst.srp'>proc_sys_reset_0_wrapper</A></TD><TD>Fri Aug 3 18:02:25 2012</TD><TD ALIGN=RIGHT>69</TD><TD ALIGN=RIGHT>53</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1_w_external/Microblaze/synthesis/mdm_0_wrapper_xst.srp'>mdm_0_wrapper</A></TD><TD>Fri Aug 3 18:02:15 2012</TD><TD ALIGN=RIGHT>126</TD><TD ALIGN=RIGHT>124</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1_w_external/Microblaze/synthesis/clock_generator_0_wrapper_xst.srp'>clock_generator_0_wrapper</A></TD><TD>Fri Aug 3 18:01:59 2012</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1_w_external/Microblaze/synthesis/xps_bram_if_cntlr_0_block_wrapper_xst.srp'>xps_bram_if_cntlr_0_block_wrapper</A></TD><TD>Fri Aug 3 18:01:50 2012</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1_w_external/Microblaze/synthesis/xps_timer_0_wrapper_xst.srp'>xps_timer_0_wrapper</A></TD><TD>Fri Aug 3 18:01:40 2012</TD><TD ALIGN=RIGHT>358</TD><TD ALIGN=RIGHT>291</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1_w_external/Microblaze/synthesis/xps_bram_if_cntlr_0_wrapper_xst.srp'>xps_bram_if_cntlr_0_wrapper</A></TD><TD>Fri Aug 3 18:01:17 2012</TD><TD ALIGN=RIGHT>116</TD><TD ALIGN=RIGHT>132</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1_w_external/Microblaze/synthesis/ddr2_sdram_wrapper_xst.srp'>ddr2_sdram_wrapper</A></TD><TD>Fri Aug 3 18:01:02 2012</TD><TD ALIGN=RIGHT>3488</TD><TD ALIGN=RIGHT>2092</TD><TD ALIGN=RIGHT>5</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1_w_external/Microblaze/synthesis/leds_positions_wrapper_xst.srp'>leds_positions_wrapper</A></TD><TD>Fri Aug 3 17:57:29 2012</TD><TD ALIGN=RIGHT>104</TD><TD ALIGN=RIGHT>56</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1_w_external/Microblaze/synthesis/leds_8bit_wrapper_xst.srp'>leds_8bit_wrapper</A></TD><TD>Fri Aug 3 17:57:11 2012</TD><TD ALIGN=RIGHT>125</TD><TD ALIGN=RIGHT>65</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1_w_external/Microblaze/synthesis/lmb_bram_wrapper_xst.srp'>lmb_bram_wrapper</A></TD><TD>Fri Aug 3 17:56:53 2012</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT>16</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1_w_external/Microblaze/synthesis/ilmb_cntlr_wrapper_xst.srp'>ilmb_cntlr_wrapper</A></TD><TD>Fri Aug 3 17:56:37 2012</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT>6</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1_w_external/Microblaze/synthesis/dlmb_cntlr_wrapper_xst.srp'>dlmb_cntlr_wrapper</A></TD><TD>Fri Aug 3 17:56:28 2012</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT>6</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1_w_external/Microblaze/synthesis/dlmb_wrapper_xst.srp'>dlmb_wrapper</A></TD><TD>Fri Aug 3 17:56:19 2012</TD><TD ALIGN=RIGHT>1</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1_w_external/Microblaze/synthesis/ilmb_wrapper_xst.srp'>ilmb_wrapper</A></TD><TD>Fri Aug 3 17:56:11 2012</TD><TD ALIGN=RIGHT>1</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1_w_external/Microblaze/synthesis/mb_plb_wrapper_xst.srp'>mb_plb_wrapper</A></TD><TD>Fri Aug 3 17:56:02 2012</TD><TD ALIGN=RIGHT>157</TD><TD ALIGN=RIGHT>495</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1_w_external/Microblaze/synthesis/microblaze_0_wrapper_xst.srp'>microblaze_0_wrapper</A></TD><TD>Fri Aug 3 17:55:37 2012</TD><TD ALIGN=RIGHT>1454</TD><TD ALIGN=RIGHT>1558</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
</TABLE>








&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD>Translation Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Map Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Place and Route Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Post-PAR Static Timing Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Bitgen Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
</TABLE>


<br><center><b>Date Generated:</b> 08/03/2012 - 18:07:29</center>
</BODY></HTML>