# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/ip/cordic_0/sim/cordic_0.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/CRC.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/adder.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/packge_types.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/filter_applier.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/filter_px.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/multiplier.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/reg.vhd" \
"../../../../project_1.srcs/sim_1/imports/new/tb.vhd" \

# Do not sort compile order
nosort
