#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sat Dec 26 23:36:37 2020
# Process ID: 9572
# Log file: C:/Users/fjsda/Studying/FPGA/Segment7/planAhead_run_1/planAhead.log
# Journal file: C:/Users/fjsda/Studying/FPGA/Segment7/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/fjsda/Studying/FPGA/Segment7/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list {DOUT[7]} {DOUT[6]} {DOUT[5]} {DOUT[4]} {DOUT[3]} {DOUT[2]} {DOUT[1]} {DOUT[0]}]]
set_property iostandard LVCMOS33 [get_ports [list CLK]]
set_property iostandard LVCMOS33 [get_ports [list D1]]
set_property iostandard LVCMOS33 [get_ports [list D2]]
set_property iostandard LVCMOS33 [get_ports [list D3]]
set_property iostandard LVCMOS33 [get_ports [list RESET]]
set_property iostandard LVCMOS33 [get_ports [list REVERSE]]
startgroup
set_property package_pin P94 [get_ports CLK]
endgroup
startgroup
set_property package_pin P124 [get_ports D1]
endgroup
startgroup
set_property package_pin P118 [get_ports D2]
endgroup
startgroup
set_property package_pin P116 [get_ports D3]
endgroup
startgroup
set_property package_pin P101 [get_ports RESET]
endgroup
startgroup
set_property package_pin P98 [get_ports REVERSE]
endgroup
startgroup
set_property package_pin P105 [get_ports {DOUT[0]}]
endgroup
startgroup
set_property package_pin P120 [get_ports {DOUT[1]}]
endgroup
startgroup
set_property package_pin P115 [get_ports {DOUT[0]}]
endgroup
startgroup
set_property package_pin P123 [get_ports {DOUT[2]}]
endgroup
startgroup
set_property package_pin P104 [get_ports {DOUT[3]}]
endgroup
startgroup
set_property package_pin P102 [get_ports {DOUT[4]}]
endgroup
startgroup
set_property package_pin P112 [get_ports {DOUT[5]}]
endgroup
startgroup
set_property package_pin P105 [get_ports {DOUT[6]}]
endgroup
save_constraints
