
synpwrap -msg -prj "shiftRL00_shiftRL0_synplify.tcl" -log "shiftRL00_shiftRL0.srf"
Copyright (C) 1992-2020 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.12.0.240.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of shiftRL00_shiftRL0.srf
#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: ALVARADOO

# Thu Oct 21 15:20:25 2021

#Implementation: shiftRL0


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: ALVARADOO

Implementation : shiftRL0
Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: ALVARADOO

Implementation : shiftRL0
Synopsys VHDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
@N:"C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL.vhdl":7:7:7:13|Top entity is set to shiftRL.
File C:\lscc\diamond\3.12\synpbase\lib\cpld\lattice.vhd changed - recompiling
File C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\source\oscint00.vhdl changed - recompiling
File C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\source\packageosc00.vhdl changed - recompiling
File C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL00.vhdl changed - recompiling
File C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\packagesshiftRL00.vhdl changed - recompiling
File C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\source\osc00.vhdl changed - recompiling
File C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL.vhdl changed - recompiling
VHDL syntax check successful!
File C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL00.vhdl changed - recompiling
@N: CD630 :"C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL.vhdl":7:7:7:13|Synthesizing work.shiftrl.shiftrl0.
@N: CD630 :"C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL00.vhdl":8:7:8:15|Synthesizing work.shiftrl00.shiftrl0.
@N: CD364 :"C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL00.vhdl":58:10:58:17|Removing redundant assignment.
@N: CD364 :"C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL00.vhdl":68:10:68:17|Removing redundant assignment.
@N: CD364 :"C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL00.vhdl":78:10:78:17|Removing redundant assignment.
@N: CD364 :"C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL00.vhdl":87:10:87:17|Removing redundant assignment.
Post processing for work.shiftrl00.shiftrl0
Running optimization stage 1 on shiftRL00 .......
@N: CD630 :"C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\source\osc00.vhdl":7:7:7:11|Synthesizing work.osc00.osc0.
@N: CD630 :"C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\source\div00.vhdl":8:7:8:11|Synthesizing work.div00.div0.
@N: CD364 :"C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\source\div00.vhdl":28:6:28:11|Removing redundant assignment.
@N: CD364 :"C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\source\div00.vhdl":37:6:37:11|Removing redundant assignment.
@N: CD364 :"C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\source\div00.vhdl":46:6:46:11|Removing redundant assignment.
@N: CD364 :"C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\source\div00.vhdl":55:6:55:11|Removing redundant assignment.
@N: CD364 :"C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\source\div00.vhdl":64:6:64:11|Removing redundant assignment.
@N: CD364 :"C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\source\div00.vhdl":73:6:73:11|Removing redundant assignment.
@N: CD364 :"C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\source\div00.vhdl":82:6:82:11|Removing redundant assignment.
@N: CD364 :"C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\source\div00.vhdl":91:6:91:11|Removing redundant assignment.
Post processing for work.div00.div0
Running optimization stage 1 on div00 .......
@N: CD630 :"C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\source\oscint00.vhdl":6:7:6:14|Synthesizing work.oscint00.oscint0.
@W: CD276 :"C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Post processing for work.oscint00.oscint0
Running optimization stage 1 on oscint00 .......
Post processing for work.osc00.osc0
Running optimization stage 1 on osc00 .......
Post processing for work.shiftrl.shiftrl0
Running optimization stage 1 on shiftRL .......
Running optimization stage 2 on oscint00 .......
Running optimization stage 2 on div00 .......
Running optimization stage 2 on osc00 .......
Running optimization stage 2 on shiftRL00 .......
Running optimization stage 2 on shiftRL .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 95MB peak: 101MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime

Process completed successfully.
# Thu Oct 21 15:20:30 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: ALVARADOO

Implementation : shiftRL0
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 88MB peak: 89MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 21 15:20:31 2021

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\synwork\shiftRL00_shiftRL0_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 21MB peak: 21MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime

Process completed successfully.
# Thu Oct 21 15:20:31 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: ALVARADOO

Implementation : shiftRL0
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\synwork\shiftRL00_shiftRL0_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 88MB peak: 89MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 21 15:20:34 2021

###########################################################]
Premap Report

# Thu Oct 21 15:20:35 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: ALVARADOO

Implementation : shiftRL0
Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 115MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\shiftRL00_shiftRL0_scck.rpt 
See clock summary report "C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\shiftRL00_shiftRL0_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 127MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 123MB peak: 127MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 136MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 167MB peak: 167MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 168MB peak: 168MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 168MB peak: 168MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 168MB peak: 168MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=26 on top level netlist shiftRL 

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 168MB peak: 168MB)



Clock Summary
******************

          Start                               Requested     Requested     Clock                                              Clock                   Clock
Level     Clock                               Frequency     Period        Type                                               Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       oscint00|osc_int_inferred_clock     2.1 MHz       480.769       inferred                                           Inferred_clkgroup_0     23   
1 .         div00|oscout_derived_clock        2.1 MHz       480.769       derived (from oscint00|osc_int_inferred_clock)     Inferred_clkgroup_0     19   
==========================================================================================================================================================



Clock Load Summary
***********************

                                    Clock     Source                            Clock Pin               Non-clock Pin     Non-clock Pin
Clock                               Load      Pin                               Seq Example             Seq Example       Comb Example 
---------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock     23        SLR00.OS00.OSCInst0.OSC(OSCH)     SLR00.OS01.oscout.C     -                 -            
div00|oscout_derived_clock          19        SLR00.OS01.oscout.Q[0](dffe)      SLR01.sshift[7:0].C     -                 -            
=======================================================================================================================================

@W: MT529 :"c:\users\escom\documents\ac\2p\shiftrl00\shiftrl00\shiftrl0\source\div00.vhdl":20:6:20:7|Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including SLR00.OS01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 instances converted, 19 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ===================================
Clock Tree ID     Driving Element             Drive Element Type     Fanout     Sample Instance      
-----------------------------------------------------------------------------------------------------
@KP:ckid0_2       SLR00.OS00.OSCInst0.OSC     OSCH                   23         SLR00.OS01.sdiv[21:0]
=====================================================================================================
================================================================== Gated/Generated Clocks ===================================================================
Clock Tree ID     Driving Element            Drive Element Type     Unconverted Fanout     Sample Instance         Explanation                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       SLR00.OS01.oscout.Q[0]     dffe                   19                     SLR01.controRL[2:0]     Derived clock on input (not legal for GCC)
=============================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 168MB peak: 168MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 168MB peak: 168MB)


Finished constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 169MB peak: 169MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 88MB peak: 171MB)

Process took 0h:00m:05s realtime, 0h:00m:03s cputime
# Thu Oct 21 15:20:41 2021

###########################################################]
Map & Optimize Report

# Thu Oct 21 15:20:42 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: ALVARADOO

Implementation : shiftRL0
Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 115MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 126MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 126MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 131MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 165MB peak: 165MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 168MB peak: 168MB)


Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 170MB peak: 170MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 172MB peak: 172MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 172MB peak: 172MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 173MB peak: 173MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 173MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 173MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 173MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 178MB peak: 178MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		   468.20ns		  89 /        42

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 179MB peak: 179MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@A: BN291 :"c:\users\escom\documents\ac\2p\shiftrl00\shiftrl00\shiftrl00.vhdl":23:6:23:7|Boundary register SLR01.outs_7_.fb (in view: work.shiftRL(shiftrl0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\escom\documents\ac\2p\shiftrl00\shiftrl00\shiftrl00.vhdl":23:6:23:7|Boundary register SLR01.outs_6_.fb (in view: work.shiftRL(shiftrl0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\escom\documents\ac\2p\shiftrl00\shiftrl00\shiftrl00.vhdl":23:6:23:7|Boundary register SLR01.outs_5_.fb (in view: work.shiftRL(shiftrl0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\escom\documents\ac\2p\shiftrl00\shiftrl00\shiftrl00.vhdl":23:6:23:7|Boundary register SLR01.outs_4_.fb (in view: work.shiftRL(shiftrl0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\escom\documents\ac\2p\shiftrl00\shiftrl00\shiftrl00.vhdl":23:6:23:7|Boundary register SLR01.outs_3_.fb (in view: work.shiftRL(shiftrl0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\escom\documents\ac\2p\shiftrl00\shiftrl00\shiftrl00.vhdl":23:6:23:7|Boundary register SLR01.outs_2_.fb (in view: work.shiftRL(shiftrl0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\escom\documents\ac\2p\shiftrl00\shiftrl00\shiftrl00.vhdl":23:6:23:7|Boundary register SLR01.outs_1_.fb (in view: work.shiftRL(shiftrl0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\escom\documents\ac\2p\shiftrl00\shiftrl00\shiftrl00.vhdl":23:6:23:7|Boundary register SLR01.outs_0_.fb (in view: work.shiftRL(shiftrl0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 179MB peak: 179MB)


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 142MB peak: 179MB)

Writing Analyst data base C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\synwork\shiftRL00_shiftRL0_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 178MB peak: 179MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\ESCOM\Documents\AC\2P\shiftRL00\shiftRL00\shiftRL0\shiftRL00_shiftRL0.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:06s; Memory used current: 183MB peak: 183MB)


Start final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:07s; Memory used current: 183MB peak: 183MB)

@W: MT420 |Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net SLR00.OS00.sclk.
@N: MT615 |Found clock div00|oscout_derived_clock with period 480.77ns 


##### START OF TIMING REPORT #####[
# Timing report written on Thu Oct 21 15:20:51 2021
#


Top view:               shiftRL
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 466.436

                                    Requested     Estimated     Requested     Estimated                 Clock                                              Clock              
Starting Clock                      Frequency     Frequency     Period        Period        Slack       Type                                               Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
div00|oscout_derived_clock          2.1 MHz       324.7 MHz     480.769       3.079         955.380     derived (from oscint00|osc_int_inferred_clock)     Inferred_clkgroup_0
oscint00|osc_int_inferred_clock     2.1 MHz       69.8 MHz      480.769       14.333        466.436     inferred                                           Inferred_clkgroup_0
==============================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock  oscint00|osc_int_inferred_clock  |  480.769     466.436  |  No paths    -      |  No paths    -      |  No paths    -    
div00|oscout_derived_clock       div00|oscout_derived_clock       |  480.769     955.380  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: div00|oscout_derived_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                           Arrival            
Instance              Reference                      Type        Pin     Net             Time        Slack  
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
SLR01.controRL[0]     div00|oscout_derived_clock     FD1S3IX     Q       controRL[0]     1.148       955.380
SLR01.controRL[1]     div00|oscout_derived_clock     FD1S3IX     Q       controRL[1]     1.108       955.420
SLR01.controRL[2]     div00|oscout_derived_clock     FD1S3IX     Q       controRL[2]     1.044       956.501
SLR01.sshift[0]       div00|oscout_derived_clock     FD1P3AX     Q       sshift[0]       1.108       958.886
SLR01.sshift[1]       div00|oscout_derived_clock     FD1P3AX     Q       sshift[1]       1.108       958.886
SLR01.sshift[2]       div00|oscout_derived_clock     FD1P3AX     Q       sshift[2]       1.108       958.886
SLR01.sshift[3]       div00|oscout_derived_clock     FD1P3AX     Q       sshift[3]       1.108       958.886
SLR01.sshift[4]       div00|oscout_derived_clock     FD1P3AX     Q       sshift[4]       1.108       958.886
SLR01.sshift[5]       div00|oscout_derived_clock     FD1P3AX     Q       sshift[5]       1.108       958.886
SLR01.sshift[6]       div00|oscout_derived_clock     FD1P3AX     Q       sshift[6]       1.108       959.903
============================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                    Required            
Instance            Reference                      Type         Pin     Net     Time         Slack  
                    Clock                                                                           
----------------------------------------------------------------------------------------------------
SLR01_outsio[0]     div00|oscout_derived_clock     OFS1P3IX     SP      N_9     961.067      955.380
SLR01_outsio[1]     div00|oscout_derived_clock     OFS1P3IX     SP      N_9     961.067      955.380
SLR01_outsio[2]     div00|oscout_derived_clock     OFS1P3IX     SP      N_9     961.067      955.380
SLR01_outsio[3]     div00|oscout_derived_clock     OFS1P3IX     SP      N_9     961.067      955.380
SLR01_outsio[4]     div00|oscout_derived_clock     OFS1P3IX     SP      N_9     961.067      955.380
SLR01_outsio[5]     div00|oscout_derived_clock     OFS1P3IX     SP      N_9     961.067      955.380
SLR01_outsio[6]     div00|oscout_derived_clock     OFS1P3IX     SP      N_9     961.067      955.380
SLR01_outsio[7]     div00|oscout_derived_clock     OFS1P3IX     SP      N_9     961.067      955.380
SLR01.sshift[0]     div00|oscout_derived_clock     FD1P3AX      SP      N_9     961.067      955.380
SLR01.sshift[1]     div00|oscout_derived_clock     FD1P3AX      SP      N_9     961.067      955.380
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      961.538
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         961.067

    - Propagation time:                      5.687
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 955.380

    Number of logic level(s):                4
    Starting point:                          SLR01.controRL[0] / Q
    Ending point:                            SLR01_outsio[0] / SP
    The start point is clocked by            div00|oscout_derived_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK
    The end   point is clocked by            div00|oscout_derived_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin SCLK
    -Timing constraint applied as multi cycle path with factor 2 (from c:div00|oscout_derived_clock to c:div00|oscout_derived_clock)

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
SLR01.controRL[0]                          FD1S3IX      Q        Out     1.148     1.148 r     -         
controRL[0]                                Net          -        -       -         -           4         
SLR01.pshift\.un1_controrl_c2              ORCALUT4     A        In      0.000     1.148 r     -         
SLR01.pshift\.un1_controrl_c2              ORCALUT4     Z        Out     1.017     2.165 f     -         
un1_controrl_c2                            Net          -        -       -         -           1         
SLR01.pshift\.un1_controrl_c3              ORCALUT4     B        In      0.000     2.165 f     -         
SLR01.pshift\.un1_controrl_c3              ORCALUT4     Z        Out     1.017     3.181 f     -         
un1_controrl                               Net          -        -       -         -           1         
SLR01.pshift\.un1_controrl_c3_RNIQKR04     ORCALUT4     C        In      0.000     3.181 f     -         
SLR01.pshift\.un1_controrl_c3_RNIQKR04     ORCALUT4     Z        Out     1.193     4.374 r     -         
N_33                                       Net          -        -       -         -           4         
SLR01.un1_outs27_i_0                       ORCALUT4     A        In      0.000     4.374 r     -         
SLR01.un1_outs27_i_0                       ORCALUT4     Z        Out     1.313     5.687 f     -         
N_9                                        Net          -        -       -         -           16        
SLR01_outsio[0]                            OFS1P3IX     SP       In      0.000     5.687 f     -         
=========================================================================================================




====================================
Detailed Report for Clock: oscint00|osc_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                            Arrival            
Instance               Reference                           Type        Pin     Net         Time        Slack  
                       Clock                                                                                  
--------------------------------------------------------------------------------------------------------------
SLR00.OS01.sdiv[0]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[0]     1.044       466.436
SLR00.OS01.sdiv[1]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[1]     1.044       466.436
SLR00.OS01.sdiv[4]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[4]     1.044       466.436
SLR00.OS01.sdiv[5]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[5]     1.044       466.436
SLR00.OS01.sdiv[6]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[6]     1.044       466.436
SLR00.OS01.sdiv[7]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[7]     1.044       466.436
SLR00.OS01.sdiv[2]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[2]     1.044       467.453
SLR00.OS01.sdiv[3]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[3]     1.044       467.453
SLR00.OS01.sdiv[8]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[8]     1.148       467.453
SLR00.OS01.sdiv[9]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[9]     1.148       467.453
==============================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                Required            
Instance                Reference                           Type        Pin     Net             Time         Slack  
                        Clock                                                                                       
--------------------------------------------------------------------------------------------------------------------
SLR00.OS01.sdiv[21]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[21]     480.664      466.436
SLR00.OS01.sdiv[19]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[19]     480.664      466.579
SLR00.OS01.sdiv[20]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[20]     480.664      466.579
SLR00.OS01.sdiv[17]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[17]     480.664      466.721
SLR00.OS01.sdiv[18]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[18]     480.664      466.721
SLR00.OS01.sdiv[15]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[15]     480.664      466.864
SLR00.OS01.sdiv[16]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[16]     480.664      466.864
SLR00.OS01.sdiv[13]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[13]     480.664      467.007
SLR00.OS01.sdiv[14]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[14]     480.664      467.007
SLR00.OS01.sdiv[11]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[11]     480.664      467.150
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      14.228
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     466.436

    Number of logic level(s):                20
    Starting point:                          SLR00.OS01.sdiv[0] / Q
    Ending point:                            SLR00.OS01.sdiv[21] / D
    The start point is clocked by            oscint00|osc_int_inferred_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK
    The end   point is clocked by            oscint00|osc_int_inferred_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK

Instance / Net                                         Pin      Pin               Arrival      No. of    
Name                                      Type         Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------
SLR00.OS01.sdiv[0]                        FD1S3IX      Q        Out     1.044     1.044 r      -         
sdiv[0]                                   Net          -        -       -         -            2         
SLR00.OS01.pdiv\.oscout38lto7_3           ORCALUT4     A        In      0.000     1.044 r      -         
SLR00.OS01.pdiv\.oscout38lto7_3           ORCALUT4     Z        Out     1.017     2.061 r      -         
oscout38lto7_3                            Net          -        -       -         -            1         
SLR00.OS01.pdiv\.oscout38lto7             ORCALUT4     A        In      0.000     2.061 r      -         
SLR00.OS01.pdiv\.oscout38lto7             ORCALUT4     Z        Out     1.193     3.253 r      -         
oscout38lt8                               Net          -        -       -         -            4         
SLR00.OS01.pdiv\.oscout3lto20_i_a2_19     ORCALUT4     C        In      0.000     3.253 r      -         
SLR00.OS01.pdiv\.oscout3lto20_i_a2_19     ORCALUT4     Z        Out     1.225     4.478 f      -         
N_3_19                                    Net          -        -       -         -            5         
SLR00.OS01.pdiv\.oscout18lto18            ORCALUT4     A        In      0.000     4.478 f      -         
SLR00.OS01.pdiv\.oscout18lto18            ORCALUT4     Z        Out     1.017     5.495 r      -         
oscout18lt21                              Net          -        -       -         -            1         
SLR00.OS01.pdiv\.oscout18lto21            ORCALUT4     B        In      0.000     5.495 r      -         
SLR00.OS01.pdiv\.oscout18lto21            ORCALUT4     Z        Out     1.017     6.512 r      -         
oscout18                                  Net          -        -       -         -            1         
SLR00.OS01.un1_oscout50_4                 ORCALUT4     B        In      0.000     6.512 r      -         
SLR00.OS01.un1_oscout50_4                 ORCALUT4     Z        Out     1.089     7.601 r      -         
un1_oscout50_4                            Net          -        -       -         -            2         
SLR00.OS01.un1_oscout50_2_0               ORCALUT4     D        In      0.000     7.601 r      -         
SLR00.OS01.un1_oscout50_2_0               ORCALUT4     Z        Out     1.089     8.689 r      -         
un1_oscout50_2_0                          Net          -        -       -         -            2         
SLR00.OS01.un1_sdiv_cry_0_0_RNO           ORCALUT4     A        In      0.000     8.689 r      -         
SLR00.OS01.un1_sdiv_cry_0_0_RNO           ORCALUT4     Z        Out     1.017     9.706 f      -         
un1_oscout50_i                            Net          -        -       -         -            1         
SLR00.OS01.un1_sdiv_cry_0_0               CCU2D        B0       In      0.000     9.706 f      -         
SLR00.OS01.un1_sdiv_cry_0_0               CCU2D        COUT     Out     1.544     11.251 r     -         
un1_sdiv_cry_0                            Net          -        -       -         -            1         
SLR00.OS01.un1_sdiv_cry_1_0               CCU2D        CIN      In      0.000     11.251 r     -         
SLR00.OS01.un1_sdiv_cry_1_0               CCU2D        COUT     Out     0.143     11.393 r     -         
un1_sdiv_cry_2                            Net          -        -       -         -            1         
SLR00.OS01.un1_sdiv_cry_3_0               CCU2D        CIN      In      0.000     11.393 r     -         
SLR00.OS01.un1_sdiv_cry_3_0               CCU2D        COUT     Out     0.143     11.536 r     -         
un1_sdiv_cry_4                            Net          -        -       -         -            1         
SLR00.OS01.un1_sdiv_cry_5_0               CCU2D        CIN      In      0.000     11.536 r     -         
SLR00.OS01.un1_sdiv_cry_5_0               CCU2D        COUT     Out     0.143     11.679 r     -         
un1_sdiv_cry_6                            Net          -        -       -         -            1         
SLR00.OS01.un1_sdiv_cry_7_0               CCU2D        CIN      In      0.000     11.679 r     -         
SLR00.OS01.un1_sdiv_cry_7_0               CCU2D        COUT     Out     0.143     11.822 r     -         
un1_sdiv_cry_8                            Net          -        -       -         -            1         
SLR00.OS01.un1_sdiv_cry_9_0               CCU2D        CIN      In      0.000     11.822 r     -         
SLR00.OS01.un1_sdiv_cry_9_0               CCU2D        COUT     Out     0.143     11.965 r     -         
un1_sdiv_cry_10                           Net          -        -       -         -            1         
SLR00.OS01.un1_sdiv_cry_11_0              CCU2D        CIN      In      0.000     11.965 r     -         
SLR00.OS01.un1_sdiv_cry_11_0              CCU2D        COUT     Out     0.143     12.107 r     -         
un1_sdiv_cry_12                           Net          -        -       -         -            1         
SLR00.OS01.un1_sdiv_cry_13_0              CCU2D        CIN      In      0.000     12.107 r     -         
SLR00.OS01.un1_sdiv_cry_13_0              CCU2D        COUT     Out     0.143     12.250 r     -         
un1_sdiv_cry_14                           Net          -        -       -         -            1         
SLR00.OS01.un1_sdiv_cry_15_0              CCU2D        CIN      In      0.000     12.250 r     -         
SLR00.OS01.un1_sdiv_cry_15_0              CCU2D        COUT     Out     0.143     12.393 r     -         
un1_sdiv_cry_16                           Net          -        -       -         -            1         
SLR00.OS01.un1_sdiv_cry_17_0              CCU2D        CIN      In      0.000     12.393 r     -         
SLR00.OS01.un1_sdiv_cry_17_0              CCU2D        COUT     Out     0.143     12.536 r     -         
un1_sdiv_cry_18                           Net          -        -       -         -            1         
SLR00.OS01.un1_sdiv_cry_19_0              CCU2D        CIN      In      0.000     12.536 r     -         
SLR00.OS01.un1_sdiv_cry_19_0              CCU2D        COUT     Out     0.143     12.679 r     -         
un1_sdiv_cry_20                           Net          -        -       -         -            1         
SLR00.OS01.un1_sdiv_s_21_0                CCU2D        CIN      In      0.000     12.679 r     -         
SLR00.OS01.un1_sdiv_s_21_0                CCU2D        S0       Out     1.549     14.228 r     -         
sdiv_11[21]                               Net          -        -       -         -            1         
SLR00.OS01.sdiv[21]                       FD1S3IX      D        In      0.000     14.228 r     -         
=========================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:07s; Memory used current: 183MB peak: 183MB)


Finished timing report (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:07s; Memory used current: 183MB peak: 183MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 42 of 6864 (1%)
PIC Latch:       0
I/O cells:       33


Details:
CCU2D:          12
FD1P3AX:        8
FD1S3AX:        1
FD1S3IX:        25
GSR:            1
IB:             24
OB:             9
OFS1P3IX:       8
ORCALUT4:       87
OSCH:           1
PUR:            1
VHI:            3
VLO:            4
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:07s; Memory used current: 62MB peak: 183MB)

Process took 0h:00m:10s realtime, 0h:00m:08s cputime
# Thu Oct 21 15:20:53 2021

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO2" -d LCMXO2-7000HE -path "C:/Users/ESCOM/Documents/AC/2P/shiftRL00/shiftRL00/shiftRL0" -path "C:/Users/ESCOM/Documents/AC/2P/shiftRL00/shiftRL00"   "C:/Users/ESCOM/Documents/AC/2P/shiftRL00/shiftRL00/shiftRL0/shiftRL00_shiftRL0.edi" "shiftRL00_shiftRL0.ngo"   
edif2ngd:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to shiftRL00_shiftRL0.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 8 MB


ngdbuild  -a "MachXO2" -d LCMXO2-7000HE  -p "C:/lscc/diamond/3.12/ispfpga/xo2c00/data"  -p "C:/Users/ESCOM/Documents/AC/2P/shiftRL00/shiftRL00/shiftRL0" -p "C:/Users/ESCOM/Documents/AC/2P/shiftRL00/shiftRL00"  "shiftRL00_shiftRL0.ngo" "shiftRL00_shiftRL0.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'shiftRL00_shiftRL0.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="SLR00/OS00/OSCInst0_SEDSTDBY" arg2="SLR00/OS00/OSCInst0_SEDSTDBY"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="1"  />

Design Results:
    183 blocks expanded
Complete the first expansion.
Writing 'shiftRL00_shiftRL0.ngd' ...
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 15 MB


map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial   "shiftRL00_shiftRL0.ngd" -o "shiftRL00_shiftRL0_map.ncd" -pr "shiftRL00_shiftRL0.prf" -mp "shiftRL00_shiftRL0.mrp" -lpf "C:/Users/ESCOM/Documents/AC/2P/shiftRL00/shiftRL00/shiftRL0/shiftRL00_shiftRL0_synplify.lpf" -lpf "C:/Users/ESCOM/Documents/AC/2P/shiftRL00/shiftRL00/shiftRL00.lpf"  -c 0           
map:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: shiftRL00_shiftRL0.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 5.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     42 out of  7209 (1%)
      PFU registers:           34 out of  6864 (0%)
      PIO registers:            8 out of   345 (2%)
   Number of SLICEs:        56 out of  3432 (2%)
      SLICEs as Logic/ROM:     56 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         12 out of  3432 (0%)
   Number of LUT4s:        111 out of  6864 (2%)
      Number used as logic LUTs:         87
      Number used as distributed RAM:     0
      Number used as ripple logic:       24
      Number used as shift registers:     0
   Number of PIO sites used: 33 + 4(JTAG) out of 115 (32%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  2
     Net clk0_c: 14 loads, 14 rising, 0 falling (Driver: SLR00/OS01/oscout )
     Net SLR00/sclk: 13 loads, 13 rising, 0 falling (Driver: SLR00/OS00/OSCInst0 )
   Number of Clock Enables:  1
     Net N_9: 12 loads, 4 LSLICEs
   Number of LSRs:  2
     Net SLR01.pshift.outs18: 10 loads, 2 LSLICEs
     Net SLR00/OS01/un1_oscout42_RNITMDB1: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net SLR01.pshift.outs18: 18 loads
     Net N_9: 12 loads
     Net SLR00/OS01/un1_oscout42_RNITMDB1: 12 loads
     Net cdiv0_c[4]: 8 loads
     Net SLR00/OS01/sdiv[20]: 8 loads
     Net SLR00/OS01/sdiv[21]: 8 loads
     Net en0_c[1]: 7 loads
     Net SLR01/N_45: 7 loads
     Net cdiv0_c[0]: 6 loads
     Net en0_c[2]: 6 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 2 secs  
Total REAL Time: 3 secs  
Peak Memory Usage: 56 MB

Dumping design to file shiftRL00_shiftRL0_map.ncd.

mpartrce -p "shiftRL00_shiftRL0.p2t" -f "shiftRL00_shiftRL0.p3t" -tf "shiftRL00_shiftRL0.pt" "shiftRL00_shiftRL0_map.ncd" "shiftRL00_shiftRL0.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "shiftRL00_shiftRL0_map.ncd"
Thu Oct 21 15:21:05 2021

PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/ESCOM/Documents/AC/2P/shiftRL00/shiftRL00/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 shiftRL00_shiftRL0_map.ncd shiftRL00_shiftRL0.dir/5_1.ncd shiftRL00_shiftRL0.prf
Preference file: shiftRL00_shiftRL0.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file shiftRL00_shiftRL0_map.ncd.
Design name: shiftRL
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   33+4(JTAG)/336     11% used
                  33+4(JTAG)/115     32% bonded
   IOLOGIC            8/336           2% used

   SLICE             56/3432          1% used

   OSC                1/1           100% used


Number of Signals: 187
Number of Connections: 452

Pin Constraint Summary:
   33 out of 33 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    clk0_c (driver: SLR00/OS01/SLICE_18, clk load #: 14)
    SLR00/sclk (driver: SLR00/OS00/OSCInst0, clk load #: 13)


The following 3 signals are selected to use the secondary clock routing resources:
    N_9 (driver: SLR01/SLICE_54, clk load #: 0, sr load #: 0, ce load #: 12)
    SLR00/OS01/un1_oscout42_RNITMDB1 (driver: SLR00/OS01/SLICE_20, clk load #: 0, sr load #: 12, ce load #: 0)
    SLR01.pshift.outs18 (driver: SLR01/SLICE_22, clk load #: 0, sr load #: 10, ce load #: 0)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.

Finished Placer Phase 0.  REAL time: 6 secs 

Starting Placer Phase 1.
....................
Placer score = 50077.
Finished Placer Phase 1.  REAL time: 24 secs 

Starting Placer Phase 2.
.
Placer score =  50028
Finished Placer Phase 2.  REAL time: 24 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "clk0_c" from Q0 on comp "SLR00/OS01/SLICE_18" on site "R2C19C", clk load = 14
  PRIMARY "SLR00/sclk" from OSC on comp "SLR00/OS00/OSCInst0" on site "OSC", clk load = 13
  SECONDARY "N_9" from F0 on comp "SLR01/SLICE_54" on site "R14C18D", clk load = 0, ce load = 12, sr load = 0
  SECONDARY "SLR00/OS01/un1_oscout42_RNITMDB1" from F0 on comp "SLR00/OS01/SLICE_20" on site "R14C18A", clk load = 0, ce load = 0, sr load = 12
  SECONDARY "SLR01.pshift.outs18" from F1 on comp "SLR01/SLICE_22" on site "R14C18C", clk load = 0, ce load = 0, sr load = 10

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 3 out of 8 (37%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   33 + 4(JTAG) out of 336 (11.0%) PIO sites used.
   33 + 4(JTAG) out of 115 (32.2%) bonded PIO sites used.
   Number of PIO comps: 33; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 2 / 28 (  7%) | 2.5V       | -         |
| 1        | 8 / 29 ( 27%) | 2.5V       | -         |
| 2        | 1 / 29 (  3%) | 2.5V       | -         |
| 3        | 8 / 9 ( 88%)  | 2.5V       | -         |
| 4        | 8 / 10 ( 80%) | 2.5V       | -         |
| 5        | 6 / 10 ( 60%) | 2.5V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 20 secs 

Dumping design to file shiftRL00_shiftRL0.dir/5_1.ncd.

0 connections routed; 452 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 30 secs 

Start NBR router at 15:21:35 10/21/21

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 15:21:35 10/21/21

Start NBR section for initial routing at 15:21:35 10/21/21
Level 4, iteration 1
16(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 466.148ns/0.000ns; real time: 31 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 15:21:36 10/21/21
Level 4, iteration 1
10(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 465.994ns/0.000ns; real time: 31 secs 
Level 4, iteration 2
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 466.148ns/0.000ns; real time: 32 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 466.148ns/0.000ns; real time: 32 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 466.148ns/0.000ns; real time: 32 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 15:21:37 10/21/21

Start NBR section for re-routing at 15:21:38 10/21/21
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 466.148ns/0.000ns; real time: 33 secs 

Start NBR section for post-routing at 15:21:38 10/21/21

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 466.148ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 29 secs 
Total REAL time: 35 secs 
Completely routed.
End of route.  452 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file shiftRL00_shiftRL0.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 466.148
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.379
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 29 secs 
Total REAL time to completion: 35 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "shiftRL00_shiftRL0.pt" -o "shiftRL00_shiftRL0.twr" "shiftRL00_shiftRL0.ncd" "shiftRL00_shiftRL0.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file shiftrl00_shiftrl0.ncd.
Design name: shiftRL
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Thu Oct 21 15:21:43 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o shiftRL00_shiftRL0.twr -gui -msgset C:/Users/ESCOM/Documents/AC/2P/shiftRL00/shiftRL00/promote.xml shiftRL00_shiftRL0.ncd shiftRL00_shiftRL0.prf 
Design file:     shiftrl00_shiftrl0.ncd
Preference file: shiftrl00_shiftrl0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5965 paths, 1 nets, and 261 connections (57.74% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Thu Oct 21 15:21:44 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o shiftRL00_shiftRL0.twr -gui -msgset C:/Users/ESCOM/Documents/AC/2P/shiftRL00/shiftRL00/promote.xml shiftRL00_shiftRL0.ncd shiftRL00_shiftRL0.prf 
Design file:     shiftrl00_shiftrl0.ncd
Preference file: shiftrl00_shiftrl0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5965 paths, 1 nets, and 261 connections (57.74% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 64 MB


tmcheck -par "shiftRL00_shiftRL0.par" 

bitgen -f "shiftRL00_shiftRL0.t2b" -w "shiftRL00_shiftRL0.ncd"  -jedec "shiftRL00_shiftRL0.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file shiftRL00_shiftRL0.ncd.
Design name: shiftRL
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from shiftRL00_shiftRL0.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "shiftRL00_shiftRL0.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
Total CPU Time: 11 secs 
Total REAL Time: 15 secs 
Peak Memory Usage: 287 MB
