// Seed: 3524595811
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wire id_3,
    output tri1 id_4
);
  module_2 modCall_1 (
      id_0,
      id_3,
      id_2,
      id_3,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_4,
      id_4,
      id_3,
      id_0,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wire id_3,
    output supply1 id_4
);
  assign id_4 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input supply1 id_0
    , id_16,
    output supply0 id_1,
    input wire id_2
    , id_17,
    output tri0 id_3,
    input uwire id_4
    , id_18,
    input supply1 id_5,
    input wand id_6,
    input wor id_7,
    input wand id_8,
    input wand id_9,
    output uwire id_10,
    output wire id_11,
    output tri0 id_12,
    input wire id_13,
    output wor id_14
);
  assign id_10 = id_13;
  initial assume (-1);
  logic id_19[-1 : -1] = -1;
  always @(posedge id_9)
    if (-1'b0) begin : LABEL_0
      wait (id_7);
    end
endmodule
