<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/amdgpu_ctx.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - amdgpu_ctx.c<span style="font-size: 80%;"> (source / <a href="amdgpu_ctx.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">406</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-10 13:56:23</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">31</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2015 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  * Authors: monk liu &lt;monk.liu@amd.com&gt;</a>
<a name="23"><span class="lineNum">      23 </span>            :  */</a>
<a name="24"><span class="lineNum">      24 </span>            : </a>
<a name="25"><span class="lineNum">      25 </span>            : #include &lt;drm/drm_auth.h&gt;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &lt;drm/drm_drv.h&gt;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;amdgpu_sched.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;amdgpu_ras.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &lt;linux/nospec.h&gt;</a>
<a name="31"><span class="lineNum">      31 </span>            : </a>
<a name="32"><span class="lineNum">      32 </span>            : #define to_amdgpu_ctx_entity(e) \</a>
<a name="33"><span class="lineNum">      33 </span>            :         container_of((e), struct amdgpu_ctx_entity, entity)</a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span>            : const unsigned int amdgpu_ctx_num_entities[AMDGPU_HW_IP_NUM] = {</a>
<a name="36"><span class="lineNum">      36 </span>            :         [AMDGPU_HW_IP_GFX]      =       1,</a>
<a name="37"><span class="lineNum">      37 </span>            :         [AMDGPU_HW_IP_COMPUTE]  =       4,</a>
<a name="38"><span class="lineNum">      38 </span>            :         [AMDGPU_HW_IP_DMA]      =       2,</a>
<a name="39"><span class="lineNum">      39 </span>            :         [AMDGPU_HW_IP_UVD]      =       1,</a>
<a name="40"><span class="lineNum">      40 </span>            :         [AMDGPU_HW_IP_VCE]      =       1,</a>
<a name="41"><span class="lineNum">      41 </span>            :         [AMDGPU_HW_IP_UVD_ENC]  =       1,</a>
<a name="42"><span class="lineNum">      42 </span>            :         [AMDGPU_HW_IP_VCN_DEC]  =       1,</a>
<a name="43"><span class="lineNum">      43 </span>            :         [AMDGPU_HW_IP_VCN_ENC]  =       1,</a>
<a name="44"><span class="lineNum">      44 </span>            :         [AMDGPU_HW_IP_VCN_JPEG] =       1,</a>
<a name="45"><span class="lineNum">      45 </span>            : };</a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span><span class="lineNoCov">          0 : bool amdgpu_ctx_priority_is_valid(int32_t ctx_prio)</span></a>
<a name="48"><span class="lineNum">      48 </span>            : {</a>
<a name="49"><span class="lineNum">      49 </span><span class="lineNoCov">          0 :         switch (ctx_prio) {</span></a>
<a name="50"><span class="lineNum">      50 </span>            :         case AMDGPU_CTX_PRIORITY_UNSET:</a>
<a name="51"><span class="lineNum">      51 </span>            :         case AMDGPU_CTX_PRIORITY_VERY_LOW:</a>
<a name="52"><span class="lineNum">      52 </span>            :         case AMDGPU_CTX_PRIORITY_LOW:</a>
<a name="53"><span class="lineNum">      53 </span>            :         case AMDGPU_CTX_PRIORITY_NORMAL:</a>
<a name="54"><span class="lineNum">      54 </span>            :         case AMDGPU_CTX_PRIORITY_HIGH:</a>
<a name="55"><span class="lineNum">      55 </span>            :         case AMDGPU_CTX_PRIORITY_VERY_HIGH:</a>
<a name="56"><span class="lineNum">      56 </span>            :                 return true;</a>
<a name="57"><span class="lineNum">      57 </span>            :         default:</a>
<a name="58"><span class="lineNum">      58 </span><span class="lineNoCov">          0 :                 return false;</span></a>
<a name="59"><span class="lineNum">      59 </span>            :         }</a>
<a name="60"><span class="lineNum">      60 </span>            : }</a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span>            : static enum drm_sched_priority</a>
<a name="63"><span class="lineNum">      63 </span><span class="lineNoCov">          0 : amdgpu_ctx_to_drm_sched_prio(int32_t ctx_prio)</span></a>
<a name="64"><span class="lineNum">      64 </span>            : {</a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :         switch (ctx_prio) {</span></a>
<a name="66"><span class="lineNum">      66 </span>            :         case AMDGPU_CTX_PRIORITY_UNSET:</a>
<a name="67"><span class="lineNum">      67 </span>            :                 return DRM_SCHED_PRIORITY_UNSET;</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span>            :         case AMDGPU_CTX_PRIORITY_VERY_LOW:</a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :                 return DRM_SCHED_PRIORITY_MIN;</span></a>
<a name="71"><span class="lineNum">      71 </span>            : </a>
<a name="72"><span class="lineNum">      72 </span>            :         case AMDGPU_CTX_PRIORITY_LOW:</a>
<a name="73"><span class="lineNum">      73 </span><span class="lineNoCov">          0 :                 return DRM_SCHED_PRIORITY_MIN;</span></a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span>            :         case AMDGPU_CTX_PRIORITY_NORMAL:</a>
<a name="76"><span class="lineNum">      76 </span><span class="lineNoCov">          0 :                 return DRM_SCHED_PRIORITY_NORMAL;</span></a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span>            :         case AMDGPU_CTX_PRIORITY_HIGH:</a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 :                 return DRM_SCHED_PRIORITY_HIGH;</span></a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span>            :         case AMDGPU_CTX_PRIORITY_VERY_HIGH:</a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 :                 return DRM_SCHED_PRIORITY_HIGH;</span></a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span>            :         /* This should not happen as we sanitized userspace provided priority</a>
<a name="85"><span class="lineNum">      85 </span>            :          * already, WARN if this happens.</a>
<a name="86"><span class="lineNum">      86 </span>            :          */</a>
<a name="87"><span class="lineNum">      87 </span>            :         default:</a>
<a name="88"><span class="lineNum">      88 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;Invalid context priority %d\n&quot;, ctx_prio);</span></a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :                 return DRM_SCHED_PRIORITY_NORMAL;</span></a>
<a name="90"><span class="lineNum">      90 </span>            :         }</a>
<a name="91"><span class="lineNum">      91 </span>            : </a>
<a name="92"><span class="lineNum">      92 </span>            : }</a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span><span class="lineNoCov">          0 : static int amdgpu_ctx_priority_permit(struct drm_file *filp,</span></a>
<a name="95"><span class="lineNum">      95 </span>            :                                       int32_t priority)</a>
<a name="96"><span class="lineNum">      96 </span>            : {</a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 :         if (!amdgpu_ctx_priority_is_valid(priority))</span></a>
<a name="98"><span class="lineNum">      98 </span>            :                 return -EINVAL;</a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span>            :         /* NORMAL and below are accessible by everyone */</a>
<a name="101"><span class="lineNum">     101 </span><span class="lineNoCov">          0 :         if (priority &lt;= AMDGPU_CTX_PRIORITY_NORMAL)</span></a>
<a name="102"><span class="lineNum">     102 </span>            :                 return 0;</a>
<a name="103"><span class="lineNum">     103 </span>            : </a>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 :         if (capable(CAP_SYS_NICE))</span></a>
<a name="105"><span class="lineNum">     105 </span>            :                 return 0;</a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span><span class="lineNoCov">          0 :         if (drm_is_current_master(filp))</span></a>
<a name="108"><span class="lineNum">     108 </span>            :                 return 0;</a>
<a name="109"><span class="lineNum">     109 </span>            : </a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :         return -EACCES;</span></a>
<a name="111"><span class="lineNum">     111 </span>            : }</a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span>            : static enum amdgpu_gfx_pipe_priority amdgpu_ctx_prio_to_gfx_pipe_prio(int32_t prio)</a>
<a name="114"><span class="lineNum">     114 </span>            : {</a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 :         switch (prio) {</span></a>
<a name="116"><span class="lineNum">     116 </span>            :         case AMDGPU_CTX_PRIORITY_HIGH:</a>
<a name="117"><span class="lineNum">     117 </span>            :         case AMDGPU_CTX_PRIORITY_VERY_HIGH:</a>
<a name="118"><span class="lineNum">     118 </span>            :                 return AMDGPU_GFX_PIPE_PRIO_HIGH;</a>
<a name="119"><span class="lineNum">     119 </span>            :         default:</a>
<a name="120"><span class="lineNum">     120 </span>            :                 return AMDGPU_GFX_PIPE_PRIO_NORMAL;</a>
<a name="121"><span class="lineNum">     121 </span>            :         }</a>
<a name="122"><span class="lineNum">     122 </span>            : }</a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span>            : static enum amdgpu_ring_priority_level amdgpu_ctx_sched_prio_to_ring_prio(int32_t prio)</a>
<a name="125"><span class="lineNum">     125 </span>            : {</a>
<a name="126"><span class="lineNum">     126 </span><span class="lineNoCov">          0 :         switch (prio) {</span></a>
<a name="127"><span class="lineNum">     127 </span>            :         case AMDGPU_CTX_PRIORITY_HIGH:</a>
<a name="128"><span class="lineNum">     128 </span>            :                 return AMDGPU_RING_PRIO_1;</a>
<a name="129"><span class="lineNum">     129 </span>            :         case AMDGPU_CTX_PRIORITY_VERY_HIGH:</a>
<a name="130"><span class="lineNum">     130 </span>            :                 return AMDGPU_RING_PRIO_2;</a>
<a name="131"><span class="lineNum">     131 </span>            :         default:</a>
<a name="132"><span class="lineNum">     132 </span>            :                 return AMDGPU_RING_PRIO_0;</a>
<a name="133"><span class="lineNum">     133 </span>            :         }</a>
<a name="134"><span class="lineNum">     134 </span>            : }</a>
<a name="135"><span class="lineNum">     135 </span>            : </a>
<a name="136"><span class="lineNum">     136 </span><span class="lineNoCov">          0 : static unsigned int amdgpu_ctx_get_hw_prio(struct amdgpu_ctx *ctx, u32 hw_ip)</span></a>
<a name="137"><span class="lineNum">     137 </span>            : {</a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ctx-&gt;mgr-&gt;adev;</span></a>
<a name="139"><span class="lineNum">     139 </span>            :         unsigned int hw_prio;</a>
<a name="140"><span class="lineNum">     140 </span>            :         int32_t ctx_prio;</a>
<a name="141"><span class="lineNum">     141 </span>            : </a>
<a name="142"><span class="lineNum">     142 </span><span class="lineNoCov">          0 :         ctx_prio = (ctx-&gt;override_priority == AMDGPU_CTX_PRIORITY_UNSET) ?</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :                         ctx-&gt;init_priority : ctx-&gt;override_priority;</span></a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 :         switch (hw_ip) {</span></a>
<a name="146"><span class="lineNum">     146 </span>            :         case AMDGPU_HW_IP_GFX:</a>
<a name="147"><span class="lineNum">     147 </span>            :         case AMDGPU_HW_IP_COMPUTE:</a>
<a name="148"><span class="lineNum">     148 </span>            :                 hw_prio = amdgpu_ctx_prio_to_gfx_pipe_prio(ctx_prio);</a>
<a name="149"><span class="lineNum">     149 </span>            :                 break;</a>
<a name="150"><span class="lineNum">     150 </span>            :         case AMDGPU_HW_IP_VCE:</a>
<a name="151"><span class="lineNum">     151 </span>            :         case AMDGPU_HW_IP_VCN_ENC:</a>
<a name="152"><span class="lineNum">     152 </span>            :                 hw_prio = amdgpu_ctx_sched_prio_to_ring_prio(ctx_prio);</a>
<a name="153"><span class="lineNum">     153 </span>            :                 break;</a>
<a name="154"><span class="lineNum">     154 </span>            :         default:</a>
<a name="155"><span class="lineNum">     155 </span>            :                 hw_prio = AMDGPU_RING_PRIO_DEFAULT;</a>
<a name="156"><span class="lineNum">     156 </span>            :                 break;</a>
<a name="157"><span class="lineNum">     157 </span>            :         }</a>
<a name="158"><span class="lineNum">     158 </span>            : </a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 :         hw_ip = array_index_nospec(hw_ip, AMDGPU_HW_IP_NUM);</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineNoCov">          0 :         if (adev-&gt;gpu_sched[hw_ip][hw_prio].num_scheds == 0)</span></a>
<a name="161"><span class="lineNum">     161 </span><span class="lineNoCov">          0 :                 hw_prio = AMDGPU_RING_PRIO_DEFAULT;</span></a>
<a name="162"><span class="lineNum">     162 </span>            : </a>
<a name="163"><span class="lineNum">     163 </span><span class="lineNoCov">          0 :         return hw_prio;</span></a>
<a name="164"><span class="lineNum">     164 </span>            : }</a>
<a name="165"><span class="lineNum">     165 </span>            : </a>
<a name="166"><span class="lineNum">     166 </span>            : /* Calculate the time spend on the hw */</a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 : static ktime_t amdgpu_ctx_fence_time(struct dma_fence *fence)</span></a>
<a name="168"><span class="lineNum">     168 </span>            : {</a>
<a name="169"><span class="lineNum">     169 </span>            :         struct drm_sched_fence *s_fence;</a>
<a name="170"><span class="lineNum">     170 </span>            : </a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :         if (!fence)</span></a>
<a name="172"><span class="lineNum">     172 </span>            :                 return ns_to_ktime(0);</a>
<a name="173"><span class="lineNum">     173 </span>            : </a>
<a name="174"><span class="lineNum">     174 </span>            :         /* When the fence is not even scheduled it can't have spend time */</a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 :         s_fence = to_drm_sched_fence(fence);</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 :         if (!test_bit(DMA_FENCE_FLAG_TIMESTAMP_BIT, &amp;s_fence-&gt;scheduled.flags))</span></a>
<a name="177"><span class="lineNum">     177 </span>            :                 return ns_to_ktime(0);</a>
<a name="178"><span class="lineNum">     178 </span>            : </a>
<a name="179"><span class="lineNum">     179 </span>            :         /* When it is still running account how much already spend */</a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 :         if (!test_bit(DMA_FENCE_FLAG_TIMESTAMP_BIT, &amp;s_fence-&gt;finished.flags))</span></a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 :                 return ktime_sub(ktime_get(), s_fence-&gt;scheduled.timestamp);</span></a>
<a name="182"><span class="lineNum">     182 </span>            : </a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 :         return ktime_sub(s_fence-&gt;finished.timestamp,</span></a>
<a name="184"><span class="lineNum">     184 </span>            :                          s_fence-&gt;scheduled.timestamp);</a>
<a name="185"><span class="lineNum">     185 </span>            : }</a>
<a name="186"><span class="lineNum">     186 </span>            : </a>
<a name="187"><span class="lineNum">     187 </span>            : static ktime_t amdgpu_ctx_entity_time(struct amdgpu_ctx *ctx,</a>
<a name="188"><span class="lineNum">     188 </span>            :                                       struct amdgpu_ctx_entity *centity)</a>
<a name="189"><span class="lineNum">     189 </span>            : {</a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 :         ktime_t res = ns_to_ktime(0);</span></a>
<a name="191"><span class="lineNum">     191 </span>            :         uint32_t i;</a>
<a name="192"><span class="lineNum">     192 </span>            : </a>
<a name="193"><span class="lineNum">     193 </span><span class="lineNoCov">          0 :         spin_lock(&amp;ctx-&gt;ring_lock);</span></a>
<a name="194"><span class="lineNum">     194 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; amdgpu_sched_jobs; i++) {</span></a>
<a name="195"><span class="lineNum">     195 </span><span class="lineNoCov">          0 :                 res = ktime_add(res, amdgpu_ctx_fence_time(centity-&gt;fences[i]));</span></a>
<a name="196"><span class="lineNum">     196 </span>            :         }</a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :         spin_unlock(&amp;ctx-&gt;ring_lock);</span></a>
<a name="198"><span class="lineNum">     198 </span>            :         return res;</a>
<a name="199"><span class="lineNum">     199 </span>            : }</a>
<a name="200"><span class="lineNum">     200 </span>            : </a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 : static int amdgpu_ctx_init_entity(struct amdgpu_ctx *ctx, u32 hw_ip,</span></a>
<a name="202"><span class="lineNum">     202 </span>            :                                   const u32 ring)</a>
<a name="203"><span class="lineNum">     203 </span>            : {</a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :         struct drm_gpu_scheduler **scheds = NULL, *sched = NULL;</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ctx-&gt;mgr-&gt;adev;</span></a>
<a name="206"><span class="lineNum">     206 </span>            :         struct amdgpu_ctx_entity *entity;</a>
<a name="207"><span class="lineNum">     207 </span>            :         enum drm_sched_priority drm_prio;</a>
<a name="208"><span class="lineNum">     208 </span>            :         unsigned int hw_prio, num_scheds;</a>
<a name="209"><span class="lineNum">     209 </span>            :         int32_t ctx_prio;</a>
<a name="210"><span class="lineNum">     210 </span>            :         int r;</a>
<a name="211"><span class="lineNum">     211 </span>            : </a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :         entity = kzalloc(struct_size(entity, fences, amdgpu_sched_jobs),</span></a>
<a name="213"><span class="lineNum">     213 </span>            :                          GFP_KERNEL);</a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :         if (!entity)</span></a>
<a name="215"><span class="lineNum">     215 </span>            :                 return  -ENOMEM;</a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :         ctx_prio = (ctx-&gt;override_priority == AMDGPU_CTX_PRIORITY_UNSET) ?</span></a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 :                         ctx-&gt;init_priority : ctx-&gt;override_priority;</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :         entity-&gt;hw_ip = hw_ip;</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :         entity-&gt;sequence = 1;</span></a>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 :         hw_prio = amdgpu_ctx_get_hw_prio(ctx, hw_ip);</span></a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :         drm_prio = amdgpu_ctx_to_drm_sched_prio(ctx_prio);</span></a>
<a name="223"><span class="lineNum">     223 </span>            : </a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 :         hw_ip = array_index_nospec(hw_ip, AMDGPU_HW_IP_NUM);</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :         scheds = adev-&gt;gpu_sched[hw_ip][hw_prio].sched;</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :         num_scheds = adev-&gt;gpu_sched[hw_ip][hw_prio].num_scheds;</span></a>
<a name="227"><span class="lineNum">     227 </span>            : </a>
<a name="228"><span class="lineNum">     228 </span>            :         /* disable load balance if the hw engine retains context among dependent jobs */</a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :         if (hw_ip == AMDGPU_HW_IP_VCN_ENC ||</span></a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :             hw_ip == AMDGPU_HW_IP_VCN_DEC ||</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :             hw_ip == AMDGPU_HW_IP_UVD_ENC ||</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :             hw_ip == AMDGPU_HW_IP_UVD) {</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 :                 sched = drm_sched_pick_best(scheds, num_scheds);</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :                 scheds = &amp;sched;</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :                 num_scheds = 1;</span></a>
<a name="236"><span class="lineNum">     236 </span>            :         }</a>
<a name="237"><span class="lineNum">     237 </span>            : </a>
<a name="238"><span class="lineNum">     238 </span><span class="lineNoCov">          0 :         r = drm_sched_entity_init(&amp;entity-&gt;entity, drm_prio, scheds, num_scheds,</span></a>
<a name="239"><span class="lineNum">     239 </span>            :                                   &amp;ctx-&gt;guilty);</a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="241"><span class="lineNum">     241 </span>            :                 goto error_free_entity;</a>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<a name="243"><span class="lineNum">     243 </span>            :         /* It's not an error if we fail to install the new entity */</a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 :         if (cmpxchg(&amp;ctx-&gt;entities[hw_ip][ring], NULL, entity))</span></a>
<a name="245"><span class="lineNum">     245 </span>            :                 goto cleanup_entity;</a>
<a name="246"><span class="lineNum">     246 </span>            : </a>
<a name="247"><span class="lineNum">     247 </span>            :         return 0;</a>
<a name="248"><span class="lineNum">     248 </span>            : </a>
<a name="249"><span class="lineNum">     249 </span>            : cleanup_entity:</a>
<a name="250"><span class="lineNum">     250 </span><span class="lineNoCov">          0 :         drm_sched_entity_fini(&amp;entity-&gt;entity);</span></a>
<a name="251"><span class="lineNum">     251 </span>            : </a>
<a name="252"><span class="lineNum">     252 </span>            : error_free_entity:</a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 :         kfree(entity);</span></a>
<a name="254"><span class="lineNum">     254 </span>            : </a>
<a name="255"><span class="lineNum">     255 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="256"><span class="lineNum">     256 </span>            : }</a>
<a name="257"><span class="lineNum">     257 </span>            : </a>
<a name="258"><span class="lineNum">     258 </span><span class="lineNoCov">          0 : static ktime_t amdgpu_ctx_fini_entity(struct amdgpu_ctx_entity *entity)</span></a>
<a name="259"><span class="lineNum">     259 </span>            : {</a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 :         ktime_t res = ns_to_ktime(0);</span></a>
<a name="261"><span class="lineNum">     261 </span>            :         int i;</a>
<a name="262"><span class="lineNum">     262 </span>            : </a>
<a name="263"><span class="lineNum">     263 </span><span class="lineNoCov">          0 :         if (!entity)</span></a>
<a name="264"><span class="lineNum">     264 </span>            :                 return res;</a>
<a name="265"><span class="lineNum">     265 </span>            : </a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; amdgpu_sched_jobs; ++i) {</span></a>
<a name="267"><span class="lineNum">     267 </span><span class="lineNoCov">          0 :                 res = ktime_add(res, amdgpu_ctx_fence_time(entity-&gt;fences[i]));</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 :                 dma_fence_put(entity-&gt;fences[i]);</span></a>
<a name="269"><span class="lineNum">     269 </span>            :         }</a>
<a name="270"><span class="lineNum">     270 </span>            : </a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :         kfree(entity);</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :         return res;</span></a>
<a name="273"><span class="lineNum">     273 </span>            : }</a>
<a name="274"><span class="lineNum">     274 </span>            : </a>
<a name="275"><span class="lineNum">     275 </span><span class="lineNoCov">          0 : static int amdgpu_ctx_get_stable_pstate(struct amdgpu_ctx *ctx,</span></a>
<a name="276"><span class="lineNum">     276 </span>            :                                         u32 *stable_pstate)</a>
<a name="277"><span class="lineNum">     277 </span>            : {</a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ctx-&gt;mgr-&gt;adev;</span></a>
<a name="279"><span class="lineNum">     279 </span>            :         enum amd_dpm_forced_level current_level;</a>
<a name="280"><span class="lineNum">     280 </span>            : </a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :         current_level = amdgpu_dpm_get_performance_level(adev);</span></a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :         switch (current_level) {</span></a>
<a name="284"><span class="lineNum">     284 </span>            :         case AMD_DPM_FORCED_LEVEL_PROFILE_STANDARD:</a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 :                 *stable_pstate = AMDGPU_CTX_STABLE_PSTATE_STANDARD;</span></a>
<a name="286"><span class="lineNum">     286 </span>            :                 break;</a>
<a name="287"><span class="lineNum">     287 </span>            :         case AMD_DPM_FORCED_LEVEL_PROFILE_MIN_SCLK:</a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :                 *stable_pstate = AMDGPU_CTX_STABLE_PSTATE_MIN_SCLK;</span></a>
<a name="289"><span class="lineNum">     289 </span>            :                 break;</a>
<a name="290"><span class="lineNum">     290 </span>            :         case AMD_DPM_FORCED_LEVEL_PROFILE_MIN_MCLK:</a>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 :                 *stable_pstate = AMDGPU_CTX_STABLE_PSTATE_MIN_MCLK;</span></a>
<a name="292"><span class="lineNum">     292 </span>            :                 break;</a>
<a name="293"><span class="lineNum">     293 </span>            :         case AMD_DPM_FORCED_LEVEL_PROFILE_PEAK:</a>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 :                 *stable_pstate = AMDGPU_CTX_STABLE_PSTATE_PEAK;</span></a>
<a name="295"><span class="lineNum">     295 </span>            :                 break;</a>
<a name="296"><span class="lineNum">     296 </span>            :         default:</a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :                 *stable_pstate = AMDGPU_CTX_STABLE_PSTATE_NONE;</span></a>
<a name="298"><span class="lineNum">     298 </span>            :                 break;</a>
<a name="299"><span class="lineNum">     299 </span>            :         }</a>
<a name="300"><span class="lineNum">     300 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="301"><span class="lineNum">     301 </span>            : }</a>
<a name="302"><span class="lineNum">     302 </span>            : </a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 : static int amdgpu_ctx_init(struct amdgpu_ctx_mgr *mgr, int32_t priority,</span></a>
<a name="304"><span class="lineNum">     304 </span>            :                            struct drm_file *filp, struct amdgpu_ctx *ctx)</a>
<a name="305"><span class="lineNum">     305 </span>            : {</a>
<a name="306"><span class="lineNum">     306 </span>            :         u32 current_stable_pstate;</a>
<a name="307"><span class="lineNum">     307 </span>            :         int r;</a>
<a name="308"><span class="lineNum">     308 </span>            : </a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :         r = amdgpu_ctx_priority_permit(filp, priority);</span></a>
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="311"><span class="lineNum">     311 </span>            :                 return r;</a>
<a name="312"><span class="lineNum">     312 </span>            : </a>
<a name="313"><span class="lineNum">     313 </span><span class="lineNoCov">          0 :         memset(ctx, 0, sizeof(*ctx));</span></a>
<a name="314"><span class="lineNum">     314 </span>            : </a>
<a name="315"><span class="lineNum">     315 </span><span class="lineNoCov">          0 :         kref_init(&amp;ctx-&gt;refcount);</span></a>
<a name="316"><span class="lineNum">     316 </span><span class="lineNoCov">          0 :         ctx-&gt;mgr = mgr;</span></a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 :         spin_lock_init(&amp;ctx-&gt;ring_lock);</span></a>
<a name="318"><span class="lineNum">     318 </span><span class="lineNoCov">          0 :         mutex_init(&amp;ctx-&gt;lock);</span></a>
<a name="319"><span class="lineNum">     319 </span>            : </a>
<a name="320"><span class="lineNum">     320 </span><span class="lineNoCov">          0 :         ctx-&gt;reset_counter = atomic_read(&amp;mgr-&gt;adev-&gt;gpu_reset_counter);</span></a>
<a name="321"><span class="lineNum">     321 </span><span class="lineNoCov">          0 :         ctx-&gt;reset_counter_query = ctx-&gt;reset_counter;</span></a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 :         ctx-&gt;vram_lost_counter = atomic_read(&amp;mgr-&gt;adev-&gt;vram_lost_counter);</span></a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 :         ctx-&gt;init_priority = priority;</span></a>
<a name="324"><span class="lineNum">     324 </span><span class="lineNoCov">          0 :         ctx-&gt;override_priority = AMDGPU_CTX_PRIORITY_UNSET;</span></a>
<a name="325"><span class="lineNum">     325 </span>            : </a>
<a name="326"><span class="lineNum">     326 </span><span class="lineNoCov">          0 :         r = amdgpu_ctx_get_stable_pstate(ctx, &amp;current_stable_pstate);</span></a>
<a name="327"><span class="lineNum">     327 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="328"><span class="lineNum">     328 </span>            :                 return r;</a>
<a name="329"><span class="lineNum">     329 </span>            : </a>
<a name="330"><span class="lineNum">     330 </span><span class="lineNoCov">          0 :         ctx-&gt;stable_pstate = current_stable_pstate;</span></a>
<a name="331"><span class="lineNum">     331 </span>            : </a>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="333"><span class="lineNum">     333 </span>            : }</a>
<a name="334"><span class="lineNum">     334 </span>            : </a>
<a name="335"><span class="lineNum">     335 </span><span class="lineNoCov">          0 : static int amdgpu_ctx_set_stable_pstate(struct amdgpu_ctx *ctx,</span></a>
<a name="336"><span class="lineNum">     336 </span>            :                                         u32 stable_pstate)</a>
<a name="337"><span class="lineNum">     337 </span>            : {</a>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ctx-&gt;mgr-&gt;adev;</span></a>
<a name="339"><span class="lineNum">     339 </span>            :         enum amd_dpm_forced_level level;</a>
<a name="340"><span class="lineNum">     340 </span>            :         u32 current_stable_pstate;</a>
<a name="341"><span class="lineNum">     341 </span>            :         int r;</a>
<a name="342"><span class="lineNum">     342 </span>            : </a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;pm.stable_pstate_ctx_lock);</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :         if (adev-&gt;pm.stable_pstate_ctx &amp;&amp; adev-&gt;pm.stable_pstate_ctx != ctx) {</span></a>
<a name="345"><span class="lineNum">     345 </span>            :                 r = -EBUSY;</a>
<a name="346"><span class="lineNum">     346 </span>            :                 goto done;</a>
<a name="347"><span class="lineNum">     347 </span>            :         }</a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span><span class="lineNoCov">          0 :         r = amdgpu_ctx_get_stable_pstate(ctx, &amp;current_stable_pstate);</span></a>
<a name="350"><span class="lineNum">     350 </span><span class="lineNoCov">          0 :         if (r || (stable_pstate == current_stable_pstate))</span></a>
<a name="351"><span class="lineNum">     351 </span>            :                 goto done;</a>
<a name="352"><span class="lineNum">     352 </span>            : </a>
<a name="353"><span class="lineNum">     353 </span><span class="lineNoCov">          0 :         switch (stable_pstate) {</span></a>
<a name="354"><span class="lineNum">     354 </span>            :         case AMDGPU_CTX_STABLE_PSTATE_NONE:</a>
<a name="355"><span class="lineNum">     355 </span>            :                 level = AMD_DPM_FORCED_LEVEL_AUTO;</a>
<a name="356"><span class="lineNum">     356 </span>            :                 break;</a>
<a name="357"><span class="lineNum">     357 </span>            :         case AMDGPU_CTX_STABLE_PSTATE_STANDARD:</a>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :                 level = AMD_DPM_FORCED_LEVEL_PROFILE_STANDARD;</span></a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="360"><span class="lineNum">     360 </span>            :         case AMDGPU_CTX_STABLE_PSTATE_MIN_SCLK:</a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :                 level = AMD_DPM_FORCED_LEVEL_PROFILE_MIN_SCLK;</span></a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="363"><span class="lineNum">     363 </span>            :         case AMDGPU_CTX_STABLE_PSTATE_MIN_MCLK:</a>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 :                 level = AMD_DPM_FORCED_LEVEL_PROFILE_MIN_MCLK;</span></a>
<a name="365"><span class="lineNum">     365 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="366"><span class="lineNum">     366 </span>            :         case AMDGPU_CTX_STABLE_PSTATE_PEAK:</a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :                 level = AMD_DPM_FORCED_LEVEL_PROFILE_PEAK;</span></a>
<a name="368"><span class="lineNum">     368 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="369"><span class="lineNum">     369 </span>            :         default:</a>
<a name="370"><span class="lineNum">     370 </span>            :                 r = -EINVAL;</a>
<a name="371"><span class="lineNum">     371 </span>            :                 goto done;</a>
<a name="372"><span class="lineNum">     372 </span>            :         }</a>
<a name="373"><span class="lineNum">     373 </span>            : </a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 :         r = amdgpu_dpm_force_performance_level(adev, level);</span></a>
<a name="375"><span class="lineNum">     375 </span>            : </a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :         if (level == AMD_DPM_FORCED_LEVEL_AUTO)</span></a>
<a name="377"><span class="lineNum">     377 </span><span class="lineNoCov">          0 :                 adev-&gt;pm.stable_pstate_ctx = NULL;</span></a>
<a name="378"><span class="lineNum">     378 </span>            :         else</a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 :                 adev-&gt;pm.stable_pstate_ctx = ctx;</span></a>
<a name="380"><span class="lineNum">     380 </span>            : done:</a>
<a name="381"><span class="lineNum">     381 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;pm.stable_pstate_ctx_lock);</span></a>
<a name="382"><span class="lineNum">     382 </span>            : </a>
<a name="383"><span class="lineNum">     383 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="384"><span class="lineNum">     384 </span>            : }</a>
<a name="385"><span class="lineNum">     385 </span>            : </a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 : static void amdgpu_ctx_fini(struct kref *ref)</span></a>
<a name="387"><span class="lineNum">     387 </span>            : {</a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 :         struct amdgpu_ctx *ctx = container_of(ref, struct amdgpu_ctx, refcount);</span></a>
<a name="389"><span class="lineNum">     389 </span><span class="lineNoCov">          0 :         struct amdgpu_ctx_mgr *mgr = ctx-&gt;mgr;</span></a>
<a name="390"><span class="lineNum">     390 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = mgr-&gt;adev;</span></a>
<a name="391"><span class="lineNum">     391 </span>            :         unsigned i, j, idx;</a>
<a name="392"><span class="lineNum">     392 </span>            : </a>
<a name="393"><span class="lineNum">     393 </span><span class="lineNoCov">          0 :         if (!adev)</span></a>
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="395"><span class="lineNum">     395 </span>            : </a>
<a name="396"><span class="lineNum">     396 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; AMDGPU_HW_IP_NUM; ++i) {</span></a>
<a name="397"><span class="lineNum">     397 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; AMDGPU_MAX_ENTITY_NUM; ++j) {</span></a>
<a name="398"><span class="lineNum">     398 </span>            :                         ktime_t spend;</a>
<a name="399"><span class="lineNum">     399 </span>            : </a>
<a name="400"><span class="lineNum">     400 </span><span class="lineNoCov">          0 :                         spend = amdgpu_ctx_fini_entity(ctx-&gt;entities[i][j]);</span></a>
<a name="401"><span class="lineNum">     401 </span><span class="lineNoCov">          0 :                         atomic64_add(ktime_to_ns(spend), &amp;mgr-&gt;time_spend[i]);</span></a>
<a name="402"><span class="lineNum">     402 </span>            :                 }</a>
<a name="403"><span class="lineNum">     403 </span>            :         }</a>
<a name="404"><span class="lineNum">     404 </span>            : </a>
<a name="405"><span class="lineNum">     405 </span><span class="lineNoCov">          0 :         if (drm_dev_enter(&amp;adev-&gt;ddev, &amp;idx)) {</span></a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 :                 amdgpu_ctx_set_stable_pstate(ctx, ctx-&gt;stable_pstate);</span></a>
<a name="407"><span class="lineNum">     407 </span><span class="lineNoCov">          0 :                 drm_dev_exit(idx);</span></a>
<a name="408"><span class="lineNum">     408 </span>            :         }</a>
<a name="409"><span class="lineNum">     409 </span>            : </a>
<a name="410"><span class="lineNum">     410 </span><span class="lineNoCov">          0 :         mutex_destroy(&amp;ctx-&gt;lock);</span></a>
<a name="411"><span class="lineNum">     411 </span><span class="lineNoCov">          0 :         kfree(ctx);</span></a>
<a name="412"><span class="lineNum">     412 </span>            : }</a>
<a name="413"><span class="lineNum">     413 </span>            : </a>
<a name="414"><span class="lineNum">     414 </span><span class="lineNoCov">          0 : int amdgpu_ctx_get_entity(struct amdgpu_ctx *ctx, u32 hw_ip, u32 instance,</span></a>
<a name="415"><span class="lineNum">     415 </span>            :                           u32 ring, struct drm_sched_entity **entity)</a>
<a name="416"><span class="lineNum">     416 </span>            : {</a>
<a name="417"><span class="lineNum">     417 </span>            :         int r;</a>
<a name="418"><span class="lineNum">     418 </span>            : </a>
<a name="419"><span class="lineNum">     419 </span><span class="lineNoCov">          0 :         if (hw_ip &gt;= AMDGPU_HW_IP_NUM) {</span></a>
<a name="420"><span class="lineNum">     420 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;unknown HW IP type: %d\n&quot;, hw_ip);</span></a>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span></a>
<a name="422"><span class="lineNum">     422 </span>            :         }</a>
<a name="423"><span class="lineNum">     423 </span>            : </a>
<a name="424"><span class="lineNum">     424 </span>            :         /* Right now all IPs have only one instance - multiple rings. */</a>
<a name="425"><span class="lineNum">     425 </span><span class="lineNoCov">          0 :         if (instance != 0) {</span></a>
<a name="426"><span class="lineNum">     426 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;invalid ip instance: %d\n&quot;, instance);</span></a>
<a name="427"><span class="lineNum">     427 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span></a>
<a name="428"><span class="lineNum">     428 </span>            :         }</a>
<a name="429"><span class="lineNum">     429 </span>            : </a>
<a name="430"><span class="lineNum">     430 </span><span class="lineNoCov">          0 :         if (ring &gt;= amdgpu_ctx_num_entities[hw_ip]) {</span></a>
<a name="431"><span class="lineNum">     431 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;invalid ring: %d %d\n&quot;, hw_ip, ring);</span></a>
<a name="432"><span class="lineNum">     432 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span></a>
<a name="433"><span class="lineNum">     433 </span>            :         }</a>
<a name="434"><span class="lineNum">     434 </span>            : </a>
<a name="435"><span class="lineNum">     435 </span><span class="lineNoCov">          0 :         if (ctx-&gt;entities[hw_ip][ring] == NULL) {</span></a>
<a name="436"><span class="lineNum">     436 </span><span class="lineNoCov">          0 :                 r = amdgpu_ctx_init_entity(ctx, hw_ip, ring);</span></a>
<a name="437"><span class="lineNum">     437 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="438"><span class="lineNum">     438 </span>            :                         return r;</a>
<a name="439"><span class="lineNum">     439 </span>            :         }</a>
<a name="440"><span class="lineNum">     440 </span>            : </a>
<a name="441"><span class="lineNum">     441 </span><span class="lineNoCov">          0 :         *entity = &amp;ctx-&gt;entities[hw_ip][ring]-&gt;entity;</span></a>
<a name="442"><span class="lineNum">     442 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="443"><span class="lineNum">     443 </span>            : }</a>
<a name="444"><span class="lineNum">     444 </span>            : </a>
<a name="445"><span class="lineNum">     445 </span><span class="lineNoCov">          0 : static int amdgpu_ctx_alloc(struct amdgpu_device *adev,</span></a>
<a name="446"><span class="lineNum">     446 </span>            :                             struct amdgpu_fpriv *fpriv,</a>
<a name="447"><span class="lineNum">     447 </span>            :                             struct drm_file *filp,</a>
<a name="448"><span class="lineNum">     448 </span>            :                             int32_t priority,</a>
<a name="449"><span class="lineNum">     449 </span>            :                             uint32_t *id)</a>
<a name="450"><span class="lineNum">     450 </span>            : {</a>
<a name="451"><span class="lineNum">     451 </span><span class="lineNoCov">          0 :         struct amdgpu_ctx_mgr *mgr = &amp;fpriv-&gt;ctx_mgr;</span></a>
<a name="452"><span class="lineNum">     452 </span>            :         struct amdgpu_ctx *ctx;</a>
<a name="453"><span class="lineNum">     453 </span>            :         int r;</a>
<a name="454"><span class="lineNum">     454 </span>            : </a>
<a name="455"><span class="lineNum">     455 </span><span class="lineNoCov">          0 :         ctx = kmalloc(sizeof(*ctx), GFP_KERNEL);</span></a>
<a name="456"><span class="lineNum">     456 </span><span class="lineNoCov">          0 :         if (!ctx)</span></a>
<a name="457"><span class="lineNum">     457 </span>            :                 return -ENOMEM;</a>
<a name="458"><span class="lineNum">     458 </span>            : </a>
<a name="459"><span class="lineNum">     459 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;mgr-&gt;lock);</span></a>
<a name="460"><span class="lineNum">     460 </span><span class="lineNoCov">          0 :         r = idr_alloc(&amp;mgr-&gt;ctx_handles, ctx, 1, AMDGPU_VM_MAX_NUM_CTX, GFP_KERNEL);</span></a>
<a name="461"><span class="lineNum">     461 </span><span class="lineNoCov">          0 :         if (r &lt; 0) {</span></a>
<a name="462"><span class="lineNum">     462 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;mgr-&gt;lock);</span></a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :                 kfree(ctx);</span></a>
<a name="464"><span class="lineNum">     464 </span>            :                 return r;</a>
<a name="465"><span class="lineNum">     465 </span>            :         }</a>
<a name="466"><span class="lineNum">     466 </span>            : </a>
<a name="467"><span class="lineNum">     467 </span><span class="lineNoCov">          0 :         *id = (uint32_t)r;</span></a>
<a name="468"><span class="lineNum">     468 </span><span class="lineNoCov">          0 :         r = amdgpu_ctx_init(mgr, priority, filp, ctx);</span></a>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 :         if (r) {</span></a>
<a name="470"><span class="lineNum">     470 </span><span class="lineNoCov">          0 :                 idr_remove(&amp;mgr-&gt;ctx_handles, *id);</span></a>
<a name="471"><span class="lineNum">     471 </span><span class="lineNoCov">          0 :                 *id = 0;</span></a>
<a name="472"><span class="lineNum">     472 </span><span class="lineNoCov">          0 :                 kfree(ctx);</span></a>
<a name="473"><span class="lineNum">     473 </span>            :         }</a>
<a name="474"><span class="lineNum">     474 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;mgr-&gt;lock);</span></a>
<a name="475"><span class="lineNum">     475 </span>            :         return r;</a>
<a name="476"><span class="lineNum">     476 </span>            : }</a>
<a name="477"><span class="lineNum">     477 </span>            : </a>
<a name="478"><span class="lineNum">     478 </span><span class="lineNoCov">          0 : static void amdgpu_ctx_do_release(struct kref *ref)</span></a>
<a name="479"><span class="lineNum">     479 </span>            : {</a>
<a name="480"><span class="lineNum">     480 </span>            :         struct amdgpu_ctx *ctx;</a>
<a name="481"><span class="lineNum">     481 </span>            :         u32 i, j;</a>
<a name="482"><span class="lineNum">     482 </span>            : </a>
<a name="483"><span class="lineNum">     483 </span><span class="lineNoCov">          0 :         ctx = container_of(ref, struct amdgpu_ctx, refcount);</span></a>
<a name="484"><span class="lineNum">     484 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; AMDGPU_HW_IP_NUM; ++i) {</span></a>
<a name="485"><span class="lineNum">     485 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; amdgpu_ctx_num_entities[i]; ++j) {</span></a>
<a name="486"><span class="lineNum">     486 </span><span class="lineNoCov">          0 :                         if (!ctx-&gt;entities[i][j])</span></a>
<a name="487"><span class="lineNum">     487 </span><span class="lineNoCov">          0 :                                 continue;</span></a>
<a name="488"><span class="lineNum">     488 </span>            : </a>
<a name="489"><span class="lineNum">     489 </span><span class="lineNoCov">          0 :                         drm_sched_entity_destroy(&amp;ctx-&gt;entities[i][j]-&gt;entity);</span></a>
<a name="490"><span class="lineNum">     490 </span>            :                 }</a>
<a name="491"><span class="lineNum">     491 </span>            :         }</a>
<a name="492"><span class="lineNum">     492 </span>            : </a>
<a name="493"><span class="lineNum">     493 </span><span class="lineNoCov">          0 :         amdgpu_ctx_fini(ref);</span></a>
<a name="494"><span class="lineNum">     494 </span><span class="lineNoCov">          0 : }</span></a>
<a name="495"><span class="lineNum">     495 </span>            : </a>
<a name="496"><span class="lineNum">     496 </span><span class="lineNoCov">          0 : static int amdgpu_ctx_free(struct amdgpu_fpriv *fpriv, uint32_t id)</span></a>
<a name="497"><span class="lineNum">     497 </span>            : {</a>
<a name="498"><span class="lineNum">     498 </span><span class="lineNoCov">          0 :         struct amdgpu_ctx_mgr *mgr = &amp;fpriv-&gt;ctx_mgr;</span></a>
<a name="499"><span class="lineNum">     499 </span>            :         struct amdgpu_ctx *ctx;</a>
<a name="500"><span class="lineNum">     500 </span>            : </a>
<a name="501"><span class="lineNum">     501 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;mgr-&gt;lock);</span></a>
<a name="502"><span class="lineNum">     502 </span><span class="lineNoCov">          0 :         ctx = idr_remove(&amp;mgr-&gt;ctx_handles, id);</span></a>
<a name="503"><span class="lineNum">     503 </span><span class="lineNoCov">          0 :         if (ctx)</span></a>
<a name="504"><span class="lineNum">     504 </span><span class="lineNoCov">          0 :                 kref_put(&amp;ctx-&gt;refcount, amdgpu_ctx_do_release);</span></a>
<a name="505"><span class="lineNum">     505 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;mgr-&gt;lock);</span></a>
<a name="506"><span class="lineNum">     506 </span><span class="lineNoCov">          0 :         return ctx ? 0 : -EINVAL;</span></a>
<a name="507"><span class="lineNum">     507 </span>            : }</a>
<a name="508"><span class="lineNum">     508 </span>            : </a>
<a name="509"><span class="lineNum">     509 </span><span class="lineNoCov">          0 : static int amdgpu_ctx_query(struct amdgpu_device *adev,</span></a>
<a name="510"><span class="lineNum">     510 </span>            :                             struct amdgpu_fpriv *fpriv, uint32_t id,</a>
<a name="511"><span class="lineNum">     511 </span>            :                             union drm_amdgpu_ctx_out *out)</a>
<a name="512"><span class="lineNum">     512 </span>            : {</a>
<a name="513"><span class="lineNum">     513 </span>            :         struct amdgpu_ctx *ctx;</a>
<a name="514"><span class="lineNum">     514 </span>            :         struct amdgpu_ctx_mgr *mgr;</a>
<a name="515"><span class="lineNum">     515 </span>            :         unsigned reset_counter;</a>
<a name="516"><span class="lineNum">     516 </span>            : </a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 :         if (!fpriv)</span></a>
<a name="518"><span class="lineNum">     518 </span>            :                 return -EINVAL;</a>
<a name="519"><span class="lineNum">     519 </span>            : </a>
<a name="520"><span class="lineNum">     520 </span><span class="lineNoCov">          0 :         mgr = &amp;fpriv-&gt;ctx_mgr;</span></a>
<a name="521"><span class="lineNum">     521 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;mgr-&gt;lock);</span></a>
<a name="522"><span class="lineNum">     522 </span><span class="lineNoCov">          0 :         ctx = idr_find(&amp;mgr-&gt;ctx_handles, id);</span></a>
<a name="523"><span class="lineNum">     523 </span><span class="lineNoCov">          0 :         if (!ctx) {</span></a>
<a name="524"><span class="lineNum">     524 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;mgr-&gt;lock);</span></a>
<a name="525"><span class="lineNum">     525 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span></a>
<a name="526"><span class="lineNum">     526 </span>            :         }</a>
<a name="527"><span class="lineNum">     527 </span>            : </a>
<a name="528"><span class="lineNum">     528 </span>            :         /* TODO: these two are always zero */</a>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 :         out-&gt;state.flags = 0x0;</span></a>
<a name="530"><span class="lineNum">     530 </span><span class="lineNoCov">          0 :         out-&gt;state.hangs = 0x0;</span></a>
<a name="531"><span class="lineNum">     531 </span>            : </a>
<a name="532"><span class="lineNum">     532 </span>            :         /* determine if a GPU reset has occured since the last call */</a>
<a name="533"><span class="lineNum">     533 </span><span class="lineNoCov">          0 :         reset_counter = atomic_read(&amp;adev-&gt;gpu_reset_counter);</span></a>
<a name="534"><span class="lineNum">     534 </span>            :         /* TODO: this should ideally return NO, GUILTY, or INNOCENT. */</a>
<a name="535"><span class="lineNum">     535 </span><span class="lineNoCov">          0 :         if (ctx-&gt;reset_counter_query == reset_counter)</span></a>
<a name="536"><span class="lineNum">     536 </span><span class="lineNoCov">          0 :                 out-&gt;state.reset_status = AMDGPU_CTX_NO_RESET;</span></a>
<a name="537"><span class="lineNum">     537 </span>            :         else</a>
<a name="538"><span class="lineNum">     538 </span><span class="lineNoCov">          0 :                 out-&gt;state.reset_status = AMDGPU_CTX_UNKNOWN_RESET;</span></a>
<a name="539"><span class="lineNum">     539 </span><span class="lineNoCov">          0 :         ctx-&gt;reset_counter_query = reset_counter;</span></a>
<a name="540"><span class="lineNum">     540 </span>            : </a>
<a name="541"><span class="lineNum">     541 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;mgr-&gt;lock);</span></a>
<a name="542"><span class="lineNum">     542 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="543"><span class="lineNum">     543 </span>            : }</a>
<a name="544"><span class="lineNum">     544 </span>            : </a>
<a name="545"><span class="lineNum">     545 </span>            : #define AMDGPU_RAS_COUNTE_DELAY_MS 3000</a>
<a name="546"><span class="lineNum">     546 </span>            : </a>
<a name="547"><span class="lineNum">     547 </span><span class="lineNoCov">          0 : static int amdgpu_ctx_query2(struct amdgpu_device *adev,</span></a>
<a name="548"><span class="lineNum">     548 </span>            :                              struct amdgpu_fpriv *fpriv, uint32_t id,</a>
<a name="549"><span class="lineNum">     549 </span>            :                              union drm_amdgpu_ctx_out *out)</a>
<a name="550"><span class="lineNum">     550 </span>            : {</a>
<a name="551"><span class="lineNum">     551 </span><span class="lineNoCov">          0 :         struct amdgpu_ras *con = amdgpu_ras_get_context(adev);</span></a>
<a name="552"><span class="lineNum">     552 </span>            :         struct amdgpu_ctx *ctx;</a>
<a name="553"><span class="lineNum">     553 </span>            :         struct amdgpu_ctx_mgr *mgr;</a>
<a name="554"><span class="lineNum">     554 </span>            : </a>
<a name="555"><span class="lineNum">     555 </span><span class="lineNoCov">          0 :         if (!fpriv)</span></a>
<a name="556"><span class="lineNum">     556 </span>            :                 return -EINVAL;</a>
<a name="557"><span class="lineNum">     557 </span>            : </a>
<a name="558"><span class="lineNum">     558 </span><span class="lineNoCov">          0 :         mgr = &amp;fpriv-&gt;ctx_mgr;</span></a>
<a name="559"><span class="lineNum">     559 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;mgr-&gt;lock);</span></a>
<a name="560"><span class="lineNum">     560 </span><span class="lineNoCov">          0 :         ctx = idr_find(&amp;mgr-&gt;ctx_handles, id);</span></a>
<a name="561"><span class="lineNum">     561 </span><span class="lineNoCov">          0 :         if (!ctx) {</span></a>
<a name="562"><span class="lineNum">     562 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;mgr-&gt;lock);</span></a>
<a name="563"><span class="lineNum">     563 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span></a>
<a name="564"><span class="lineNum">     564 </span>            :         }</a>
<a name="565"><span class="lineNum">     565 </span>            : </a>
<a name="566"><span class="lineNum">     566 </span><span class="lineNoCov">          0 :         out-&gt;state.flags = 0x0;</span></a>
<a name="567"><span class="lineNum">     567 </span><span class="lineNoCov">          0 :         out-&gt;state.hangs = 0x0;</span></a>
<a name="568"><span class="lineNum">     568 </span>            : </a>
<a name="569"><span class="lineNum">     569 </span><span class="lineNoCov">          0 :         if (ctx-&gt;reset_counter != atomic_read(&amp;adev-&gt;gpu_reset_counter))</span></a>
<a name="570"><span class="lineNum">     570 </span><span class="lineNoCov">          0 :                 out-&gt;state.flags |= AMDGPU_CTX_QUERY2_FLAGS_RESET;</span></a>
<a name="571"><span class="lineNum">     571 </span>            : </a>
<a name="572"><span class="lineNum">     572 </span><span class="lineNoCov">          0 :         if (ctx-&gt;vram_lost_counter != atomic_read(&amp;adev-&gt;vram_lost_counter))</span></a>
<a name="573"><span class="lineNum">     573 </span><span class="lineNoCov">          0 :                 out-&gt;state.flags |= AMDGPU_CTX_QUERY2_FLAGS_VRAMLOST;</span></a>
<a name="574"><span class="lineNum">     574 </span>            : </a>
<a name="575"><span class="lineNum">     575 </span><span class="lineNoCov">          0 :         if (atomic_read(&amp;ctx-&gt;guilty))</span></a>
<a name="576"><span class="lineNum">     576 </span><span class="lineNoCov">          0 :                 out-&gt;state.flags |= AMDGPU_CTX_QUERY2_FLAGS_GUILTY;</span></a>
<a name="577"><span class="lineNum">     577 </span>            : </a>
<a name="578"><span class="lineNum">     578 </span><span class="lineNoCov">          0 :         if (adev-&gt;ras_enabled &amp;&amp; con) {</span></a>
<a name="579"><span class="lineNum">     579 </span>            :                 /* Return the cached values in O(1),</a>
<a name="580"><span class="lineNum">     580 </span>            :                  * and schedule delayed work to cache</a>
<a name="581"><span class="lineNum">     581 </span>            :                  * new vaues.</a>
<a name="582"><span class="lineNum">     582 </span>            :                  */</a>
<a name="583"><span class="lineNum">     583 </span>            :                 int ce_count, ue_count;</a>
<a name="584"><span class="lineNum">     584 </span>            : </a>
<a name="585"><span class="lineNum">     585 </span><span class="lineNoCov">          0 :                 ce_count = atomic_read(&amp;con-&gt;ras_ce_count);</span></a>
<a name="586"><span class="lineNum">     586 </span><span class="lineNoCov">          0 :                 ue_count = atomic_read(&amp;con-&gt;ras_ue_count);</span></a>
<a name="587"><span class="lineNum">     587 </span>            : </a>
<a name="588"><span class="lineNum">     588 </span><span class="lineNoCov">          0 :                 if (ce_count != ctx-&gt;ras_counter_ce) {</span></a>
<a name="589"><span class="lineNum">     589 </span><span class="lineNoCov">          0 :                         ctx-&gt;ras_counter_ce = ce_count;</span></a>
<a name="590"><span class="lineNum">     590 </span><span class="lineNoCov">          0 :                         out-&gt;state.flags |= AMDGPU_CTX_QUERY2_FLAGS_RAS_CE;</span></a>
<a name="591"><span class="lineNum">     591 </span>            :                 }</a>
<a name="592"><span class="lineNum">     592 </span>            : </a>
<a name="593"><span class="lineNum">     593 </span><span class="lineNoCov">          0 :                 if (ue_count != ctx-&gt;ras_counter_ue) {</span></a>
<a name="594"><span class="lineNum">     594 </span><span class="lineNoCov">          0 :                         ctx-&gt;ras_counter_ue = ue_count;</span></a>
<a name="595"><span class="lineNum">     595 </span><span class="lineNoCov">          0 :                         out-&gt;state.flags |= AMDGPU_CTX_QUERY2_FLAGS_RAS_UE;</span></a>
<a name="596"><span class="lineNum">     596 </span>            :                 }</a>
<a name="597"><span class="lineNum">     597 </span>            : </a>
<a name="598"><span class="lineNum">     598 </span><span class="lineNoCov">          0 :                 schedule_delayed_work(&amp;con-&gt;ras_counte_delay_work,</span></a>
<a name="599"><span class="lineNum">     599 </span>            :                                       msecs_to_jiffies(AMDGPU_RAS_COUNTE_DELAY_MS));</a>
<a name="600"><span class="lineNum">     600 </span>            :         }</a>
<a name="601"><span class="lineNum">     601 </span>            : </a>
<a name="602"><span class="lineNum">     602 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;mgr-&gt;lock);</span></a>
<a name="603"><span class="lineNum">     603 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="604"><span class="lineNum">     604 </span>            : }</a>
<a name="605"><span class="lineNum">     605 </span>            : </a>
<a name="606"><span class="lineNum">     606 </span>            : </a>
<a name="607"><span class="lineNum">     607 </span>            : </a>
<a name="608"><span class="lineNum">     608 </span><span class="lineNoCov">          0 : static int amdgpu_ctx_stable_pstate(struct amdgpu_device *adev,</span></a>
<a name="609"><span class="lineNum">     609 </span>            :                                     struct amdgpu_fpriv *fpriv, uint32_t id,</a>
<a name="610"><span class="lineNum">     610 </span>            :                                     bool set, u32 *stable_pstate)</a>
<a name="611"><span class="lineNum">     611 </span>            : {</a>
<a name="612"><span class="lineNum">     612 </span>            :         struct amdgpu_ctx *ctx;</a>
<a name="613"><span class="lineNum">     613 </span>            :         struct amdgpu_ctx_mgr *mgr;</a>
<a name="614"><span class="lineNum">     614 </span>            :         int r;</a>
<a name="615"><span class="lineNum">     615 </span>            : </a>
<a name="616"><span class="lineNum">     616 </span><span class="lineNoCov">          0 :         if (!fpriv)</span></a>
<a name="617"><span class="lineNum">     617 </span>            :                 return -EINVAL;</a>
<a name="618"><span class="lineNum">     618 </span>            : </a>
<a name="619"><span class="lineNum">     619 </span><span class="lineNoCov">          0 :         mgr = &amp;fpriv-&gt;ctx_mgr;</span></a>
<a name="620"><span class="lineNum">     620 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;mgr-&gt;lock);</span></a>
<a name="621"><span class="lineNum">     621 </span><span class="lineNoCov">          0 :         ctx = idr_find(&amp;mgr-&gt;ctx_handles, id);</span></a>
<a name="622"><span class="lineNum">     622 </span><span class="lineNoCov">          0 :         if (!ctx) {</span></a>
<a name="623"><span class="lineNum">     623 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;mgr-&gt;lock);</span></a>
<a name="624"><span class="lineNum">     624 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span></a>
<a name="625"><span class="lineNum">     625 </span>            :         }</a>
<a name="626"><span class="lineNum">     626 </span>            : </a>
<a name="627"><span class="lineNum">     627 </span><span class="lineNoCov">          0 :         if (set)</span></a>
<a name="628"><span class="lineNum">     628 </span><span class="lineNoCov">          0 :                 r = amdgpu_ctx_set_stable_pstate(ctx, *stable_pstate);</span></a>
<a name="629"><span class="lineNum">     629 </span>            :         else</a>
<a name="630"><span class="lineNum">     630 </span><span class="lineNoCov">          0 :                 r = amdgpu_ctx_get_stable_pstate(ctx, stable_pstate);</span></a>
<a name="631"><span class="lineNum">     631 </span>            : </a>
<a name="632"><span class="lineNum">     632 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;mgr-&gt;lock);</span></a>
<a name="633"><span class="lineNum">     633 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="634"><span class="lineNum">     634 </span>            : }</a>
<a name="635"><span class="lineNum">     635 </span>            : </a>
<a name="636"><span class="lineNum">     636 </span><span class="lineNoCov">          0 : int amdgpu_ctx_ioctl(struct drm_device *dev, void *data,</span></a>
<a name="637"><span class="lineNum">     637 </span>            :                      struct drm_file *filp)</a>
<a name="638"><span class="lineNum">     638 </span>            : {</a>
<a name="639"><span class="lineNum">     639 </span>            :         int r;</a>
<a name="640"><span class="lineNum">     640 </span>            :         uint32_t id, stable_pstate;</a>
<a name="641"><span class="lineNum">     641 </span>            :         int32_t priority;</a>
<a name="642"><span class="lineNum">     642 </span>            : </a>
<a name="643"><span class="lineNum">     643 </span><span class="lineNoCov">          0 :         union drm_amdgpu_ctx *args = data;</span></a>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = drm_to_adev(dev);</span></a>
<a name="645"><span class="lineNum">     645 </span><span class="lineNoCov">          0 :         struct amdgpu_fpriv *fpriv = filp-&gt;driver_priv;</span></a>
<a name="646"><span class="lineNum">     646 </span>            : </a>
<a name="647"><span class="lineNum">     647 </span><span class="lineNoCov">          0 :         id = args-&gt;in.ctx_id;</span></a>
<a name="648"><span class="lineNum">     648 </span><span class="lineNoCov">          0 :         priority = args-&gt;in.priority;</span></a>
<a name="649"><span class="lineNum">     649 </span>            : </a>
<a name="650"><span class="lineNum">     650 </span>            :         /* For backwards compatibility reasons, we need to accept</a>
<a name="651"><span class="lineNum">     651 </span>            :          * ioctls with garbage in the priority field */</a>
<a name="652"><span class="lineNum">     652 </span><span class="lineNoCov">          0 :         if (!amdgpu_ctx_priority_is_valid(priority))</span></a>
<a name="653"><span class="lineNum">     653 </span><span class="lineNoCov">          0 :                 priority = AMDGPU_CTX_PRIORITY_NORMAL;</span></a>
<a name="654"><span class="lineNum">     654 </span>            : </a>
<a name="655"><span class="lineNum">     655 </span><span class="lineNoCov">          0 :         switch (args-&gt;in.op) {</span></a>
<a name="656"><span class="lineNum">     656 </span>            :         case AMDGPU_CTX_OP_ALLOC_CTX:</a>
<a name="657"><span class="lineNum">     657 </span><span class="lineNoCov">          0 :                 r = amdgpu_ctx_alloc(adev, fpriv, filp, priority, &amp;id);</span></a>
<a name="658"><span class="lineNum">     658 </span><span class="lineNoCov">          0 :                 args-&gt;out.alloc.ctx_id = id;</span></a>
<a name="659"><span class="lineNum">     659 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="660"><span class="lineNum">     660 </span>            :         case AMDGPU_CTX_OP_FREE_CTX:</a>
<a name="661"><span class="lineNum">     661 </span><span class="lineNoCov">          0 :                 r = amdgpu_ctx_free(fpriv, id);</span></a>
<a name="662"><span class="lineNum">     662 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="663"><span class="lineNum">     663 </span>            :         case AMDGPU_CTX_OP_QUERY_STATE:</a>
<a name="664"><span class="lineNum">     664 </span><span class="lineNoCov">          0 :                 r = amdgpu_ctx_query(adev, fpriv, id, &amp;args-&gt;out);</span></a>
<a name="665"><span class="lineNum">     665 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="666"><span class="lineNum">     666 </span>            :         case AMDGPU_CTX_OP_QUERY_STATE2:</a>
<a name="667"><span class="lineNum">     667 </span><span class="lineNoCov">          0 :                 r = amdgpu_ctx_query2(adev, fpriv, id, &amp;args-&gt;out);</span></a>
<a name="668"><span class="lineNum">     668 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="669"><span class="lineNum">     669 </span>            :         case AMDGPU_CTX_OP_GET_STABLE_PSTATE:</a>
<a name="670"><span class="lineNum">     670 </span><span class="lineNoCov">          0 :                 if (args-&gt;in.flags)</span></a>
<a name="671"><span class="lineNum">     671 </span>            :                         return -EINVAL;</a>
<a name="672"><span class="lineNum">     672 </span><span class="lineNoCov">          0 :                 r = amdgpu_ctx_stable_pstate(adev, fpriv, id, false, &amp;stable_pstate);</span></a>
<a name="673"><span class="lineNum">     673 </span><span class="lineNoCov">          0 :                 if (!r)</span></a>
<a name="674"><span class="lineNum">     674 </span><span class="lineNoCov">          0 :                         args-&gt;out.pstate.flags = stable_pstate;</span></a>
<a name="675"><span class="lineNum">     675 </span>            :                 break;</a>
<a name="676"><span class="lineNum">     676 </span>            :         case AMDGPU_CTX_OP_SET_STABLE_PSTATE:</a>
<a name="677"><span class="lineNum">     677 </span><span class="lineNoCov">          0 :                 if (args-&gt;in.flags &amp; ~AMDGPU_CTX_STABLE_PSTATE_FLAGS_MASK)</span></a>
<a name="678"><span class="lineNum">     678 </span>            :                         return -EINVAL;</a>
<a name="679"><span class="lineNum">     679 </span><span class="lineNoCov">          0 :                 stable_pstate = args-&gt;in.flags &amp; AMDGPU_CTX_STABLE_PSTATE_FLAGS_MASK;</span></a>
<a name="680"><span class="lineNum">     680 </span><span class="lineNoCov">          0 :                 if (stable_pstate &gt; AMDGPU_CTX_STABLE_PSTATE_PEAK)</span></a>
<a name="681"><span class="lineNum">     681 </span>            :                         return -EINVAL;</a>
<a name="682"><span class="lineNum">     682 </span><span class="lineNoCov">          0 :                 r = amdgpu_ctx_stable_pstate(adev, fpriv, id, true, &amp;stable_pstate);</span></a>
<a name="683"><span class="lineNum">     683 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="684"><span class="lineNum">     684 </span>            :         default:</a>
<a name="685"><span class="lineNum">     685 </span>            :                 return -EINVAL;</a>
<a name="686"><span class="lineNum">     686 </span>            :         }</a>
<a name="687"><span class="lineNum">     687 </span>            : </a>
<a name="688"><span class="lineNum">     688 </span>            :         return r;</a>
<a name="689"><span class="lineNum">     689 </span>            : }</a>
<a name="690"><span class="lineNum">     690 </span>            : </a>
<a name="691"><span class="lineNum">     691 </span><span class="lineNoCov">          0 : struct amdgpu_ctx *amdgpu_ctx_get(struct amdgpu_fpriv *fpriv, uint32_t id)</span></a>
<a name="692"><span class="lineNum">     692 </span>            : {</a>
<a name="693"><span class="lineNum">     693 </span>            :         struct amdgpu_ctx *ctx;</a>
<a name="694"><span class="lineNum">     694 </span>            :         struct amdgpu_ctx_mgr *mgr;</a>
<a name="695"><span class="lineNum">     695 </span>            : </a>
<a name="696"><span class="lineNum">     696 </span><span class="lineNoCov">          0 :         if (!fpriv)</span></a>
<a name="697"><span class="lineNum">     697 </span>            :                 return NULL;</a>
<a name="698"><span class="lineNum">     698 </span>            : </a>
<a name="699"><span class="lineNum">     699 </span><span class="lineNoCov">          0 :         mgr = &amp;fpriv-&gt;ctx_mgr;</span></a>
<a name="700"><span class="lineNum">     700 </span>            : </a>
<a name="701"><span class="lineNum">     701 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;mgr-&gt;lock);</span></a>
<a name="702"><span class="lineNum">     702 </span><span class="lineNoCov">          0 :         ctx = idr_find(&amp;mgr-&gt;ctx_handles, id);</span></a>
<a name="703"><span class="lineNum">     703 </span><span class="lineNoCov">          0 :         if (ctx)</span></a>
<a name="704"><span class="lineNum">     704 </span><span class="lineNoCov">          0 :                 kref_get(&amp;ctx-&gt;refcount);</span></a>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;mgr-&gt;lock);</span></a>
<a name="706"><span class="lineNum">     706 </span><span class="lineNoCov">          0 :         return ctx;</span></a>
<a name="707"><span class="lineNum">     707 </span>            : }</a>
<a name="708"><span class="lineNum">     708 </span>            : </a>
<a name="709"><span class="lineNum">     709 </span><span class="lineNoCov">          0 : int amdgpu_ctx_put(struct amdgpu_ctx *ctx)</span></a>
<a name="710"><span class="lineNum">     710 </span>            : {</a>
<a name="711"><span class="lineNum">     711 </span><span class="lineNoCov">          0 :         if (ctx == NULL)</span></a>
<a name="712"><span class="lineNum">     712 </span>            :                 return -EINVAL;</a>
<a name="713"><span class="lineNum">     713 </span>            : </a>
<a name="714"><span class="lineNum">     714 </span><span class="lineNoCov">          0 :         kref_put(&amp;ctx-&gt;refcount, amdgpu_ctx_do_release);</span></a>
<a name="715"><span class="lineNum">     715 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="716"><span class="lineNum">     716 </span>            : }</a>
<a name="717"><span class="lineNum">     717 </span>            : </a>
<a name="718"><span class="lineNum">     718 </span><span class="lineNoCov">          0 : uint64_t amdgpu_ctx_add_fence(struct amdgpu_ctx *ctx,</span></a>
<a name="719"><span class="lineNum">     719 </span>            :                               struct drm_sched_entity *entity,</a>
<a name="720"><span class="lineNum">     720 </span>            :                               struct dma_fence *fence)</a>
<a name="721"><span class="lineNum">     721 </span>            : {</a>
<a name="722"><span class="lineNum">     722 </span><span class="lineNoCov">          0 :         struct amdgpu_ctx_entity *centity = to_amdgpu_ctx_entity(entity);</span></a>
<a name="723"><span class="lineNum">     723 </span><span class="lineNoCov">          0 :         uint64_t seq = centity-&gt;sequence;</span></a>
<a name="724"><span class="lineNum">     724 </span><span class="lineNoCov">          0 :         struct dma_fence *other = NULL;</span></a>
<a name="725"><span class="lineNum">     725 </span><span class="lineNoCov">          0 :         unsigned idx = 0;</span></a>
<a name="726"><span class="lineNum">     726 </span>            : </a>
<a name="727"><span class="lineNum">     727 </span><span class="lineNoCov">          0 :         idx = seq &amp; (amdgpu_sched_jobs - 1);</span></a>
<a name="728"><span class="lineNum">     728 </span><span class="lineNoCov">          0 :         other = centity-&gt;fences[idx];</span></a>
<a name="729"><span class="lineNum">     729 </span><span class="lineNoCov">          0 :         WARN_ON(other &amp;&amp; !dma_fence_is_signaled(other));</span></a>
<a name="730"><span class="lineNum">     730 </span>            : </a>
<a name="731"><span class="lineNum">     731 </span><span class="lineNoCov">          0 :         dma_fence_get(fence);</span></a>
<a name="732"><span class="lineNum">     732 </span>            : </a>
<a name="733"><span class="lineNum">     733 </span><span class="lineNoCov">          0 :         spin_lock(&amp;ctx-&gt;ring_lock);</span></a>
<a name="734"><span class="lineNum">     734 </span><span class="lineNoCov">          0 :         centity-&gt;fences[idx] = fence;</span></a>
<a name="735"><span class="lineNum">     735 </span><span class="lineNoCov">          0 :         centity-&gt;sequence++;</span></a>
<a name="736"><span class="lineNum">     736 </span><span class="lineNoCov">          0 :         spin_unlock(&amp;ctx-&gt;ring_lock);</span></a>
<a name="737"><span class="lineNum">     737 </span>            : </a>
<a name="738"><span class="lineNum">     738 </span><span class="lineNoCov">          0 :         atomic64_add(ktime_to_ns(amdgpu_ctx_fence_time(other)),</span></a>
<a name="739"><span class="lineNum">     739 </span><span class="lineNoCov">          0 :                      &amp;ctx-&gt;mgr-&gt;time_spend[centity-&gt;hw_ip]);</span></a>
<a name="740"><span class="lineNum">     740 </span>            : </a>
<a name="741"><span class="lineNum">     741 </span><span class="lineNoCov">          0 :         dma_fence_put(other);</span></a>
<a name="742"><span class="lineNum">     742 </span><span class="lineNoCov">          0 :         return seq;</span></a>
<a name="743"><span class="lineNum">     743 </span>            : }</a>
<a name="744"><span class="lineNum">     744 </span>            : </a>
<a name="745"><span class="lineNum">     745 </span><span class="lineNoCov">          0 : struct dma_fence *amdgpu_ctx_get_fence(struct amdgpu_ctx *ctx,</span></a>
<a name="746"><span class="lineNum">     746 </span>            :                                        struct drm_sched_entity *entity,</a>
<a name="747"><span class="lineNum">     747 </span>            :                                        uint64_t seq)</a>
<a name="748"><span class="lineNum">     748 </span>            : {</a>
<a name="749"><span class="lineNum">     749 </span><span class="lineNoCov">          0 :         struct amdgpu_ctx_entity *centity = to_amdgpu_ctx_entity(entity);</span></a>
<a name="750"><span class="lineNum">     750 </span>            :         struct dma_fence *fence;</a>
<a name="751"><span class="lineNum">     751 </span>            : </a>
<a name="752"><span class="lineNum">     752 </span><span class="lineNoCov">          0 :         spin_lock(&amp;ctx-&gt;ring_lock);</span></a>
<a name="753"><span class="lineNum">     753 </span>            : </a>
<a name="754"><span class="lineNum">     754 </span><span class="lineNoCov">          0 :         if (seq == ~0ull)</span></a>
<a name="755"><span class="lineNum">     755 </span><span class="lineNoCov">          0 :                 seq = centity-&gt;sequence - 1;</span></a>
<a name="756"><span class="lineNum">     756 </span>            : </a>
<a name="757"><span class="lineNum">     757 </span><span class="lineNoCov">          0 :         if (seq &gt;= centity-&gt;sequence) {</span></a>
<a name="758"><span class="lineNum">     758 </span><span class="lineNoCov">          0 :                 spin_unlock(&amp;ctx-&gt;ring_lock);</span></a>
<a name="759"><span class="lineNum">     759 </span><span class="lineNoCov">          0 :                 return ERR_PTR(-EINVAL);</span></a>
<a name="760"><span class="lineNum">     760 </span>            :         }</a>
<a name="761"><span class="lineNum">     761 </span>            : </a>
<a name="762"><span class="lineNum">     762 </span>            : </a>
<a name="763"><span class="lineNum">     763 </span><span class="lineNoCov">          0 :         if (seq + amdgpu_sched_jobs &lt; centity-&gt;sequence) {</span></a>
<a name="764"><span class="lineNum">     764 </span><span class="lineNoCov">          0 :                 spin_unlock(&amp;ctx-&gt;ring_lock);</span></a>
<a name="765"><span class="lineNum">     765 </span><span class="lineNoCov">          0 :                 return NULL;</span></a>
<a name="766"><span class="lineNum">     766 </span>            :         }</a>
<a name="767"><span class="lineNum">     767 </span>            : </a>
<a name="768"><span class="lineNum">     768 </span><span class="lineNoCov">          0 :         fence = dma_fence_get(centity-&gt;fences[seq &amp; (amdgpu_sched_jobs - 1)]);</span></a>
<a name="769"><span class="lineNum">     769 </span><span class="lineNoCov">          0 :         spin_unlock(&amp;ctx-&gt;ring_lock);</span></a>
<a name="770"><span class="lineNum">     770 </span>            : </a>
<a name="771"><span class="lineNum">     771 </span><span class="lineNoCov">          0 :         return fence;</span></a>
<a name="772"><span class="lineNum">     772 </span>            : }</a>
<a name="773"><span class="lineNum">     773 </span>            : </a>
<a name="774"><span class="lineNum">     774 </span><span class="lineNoCov">          0 : static void amdgpu_ctx_set_entity_priority(struct amdgpu_ctx *ctx,</span></a>
<a name="775"><span class="lineNum">     775 </span>            :                                            struct amdgpu_ctx_entity *aentity,</a>
<a name="776"><span class="lineNum">     776 </span>            :                                            int hw_ip,</a>
<a name="777"><span class="lineNum">     777 </span>            :                                            int32_t priority)</a>
<a name="778"><span class="lineNum">     778 </span>            : {</a>
<a name="779"><span class="lineNum">     779 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ctx-&gt;mgr-&gt;adev;</span></a>
<a name="780"><span class="lineNum">     780 </span>            :         unsigned int hw_prio;</a>
<a name="781"><span class="lineNum">     781 </span><span class="lineNoCov">          0 :         struct drm_gpu_scheduler **scheds = NULL;</span></a>
<a name="782"><span class="lineNum">     782 </span>            :         unsigned num_scheds;</a>
<a name="783"><span class="lineNum">     783 </span>            : </a>
<a name="784"><span class="lineNum">     784 </span>            :         /* set sw priority */</a>
<a name="785"><span class="lineNum">     785 </span><span class="lineNoCov">          0 :         drm_sched_entity_set_priority(&amp;aentity-&gt;entity,</span></a>
<a name="786"><span class="lineNum">     786 </span>            :                                       amdgpu_ctx_to_drm_sched_prio(priority));</a>
<a name="787"><span class="lineNum">     787 </span>            : </a>
<a name="788"><span class="lineNum">     788 </span>            :         /* set hw priority */</a>
<a name="789"><span class="lineNum">     789 </span><span class="lineNoCov">          0 :         if (hw_ip == AMDGPU_HW_IP_COMPUTE || hw_ip == AMDGPU_HW_IP_GFX) {</span></a>
<a name="790"><span class="lineNum">     790 </span><span class="lineNoCov">          0 :                 hw_prio = amdgpu_ctx_get_hw_prio(ctx, hw_ip);</span></a>
<a name="791"><span class="lineNum">     791 </span><span class="lineNoCov">          0 :                 hw_prio = array_index_nospec(hw_prio, AMDGPU_RING_PRIO_MAX);</span></a>
<a name="792"><span class="lineNum">     792 </span><span class="lineNoCov">          0 :                 scheds = adev-&gt;gpu_sched[hw_ip][hw_prio].sched;</span></a>
<a name="793"><span class="lineNum">     793 </span><span class="lineNoCov">          0 :                 num_scheds = adev-&gt;gpu_sched[hw_ip][hw_prio].num_scheds;</span></a>
<a name="794"><span class="lineNum">     794 </span><span class="lineNoCov">          0 :                 drm_sched_entity_modify_sched(&amp;aentity-&gt;entity, scheds,</span></a>
<a name="795"><span class="lineNum">     795 </span>            :                                               num_scheds);</a>
<a name="796"><span class="lineNum">     796 </span>            :         }</a>
<a name="797"><span class="lineNum">     797 </span><span class="lineNoCov">          0 : }</span></a>
<a name="798"><span class="lineNum">     798 </span>            : </a>
<a name="799"><span class="lineNum">     799 </span><span class="lineNoCov">          0 : void amdgpu_ctx_priority_override(struct amdgpu_ctx *ctx,</span></a>
<a name="800"><span class="lineNum">     800 </span>            :                                   int32_t priority)</a>
<a name="801"><span class="lineNum">     801 </span>            : {</a>
<a name="802"><span class="lineNum">     802 </span>            :         int32_t ctx_prio;</a>
<a name="803"><span class="lineNum">     803 </span>            :         unsigned i, j;</a>
<a name="804"><span class="lineNum">     804 </span>            : </a>
<a name="805"><span class="lineNum">     805 </span><span class="lineNoCov">          0 :         ctx-&gt;override_priority = priority;</span></a>
<a name="806"><span class="lineNum">     806 </span>            : </a>
<a name="807"><span class="lineNum">     807 </span><span class="lineNoCov">          0 :         ctx_prio = (ctx-&gt;override_priority == AMDGPU_CTX_PRIORITY_UNSET) ?</span></a>
<a name="808"><span class="lineNum">     808 </span><span class="lineNoCov">          0 :                         ctx-&gt;init_priority : ctx-&gt;override_priority;</span></a>
<a name="809"><span class="lineNum">     809 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; AMDGPU_HW_IP_NUM; ++i) {</span></a>
<a name="810"><span class="lineNum">     810 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; amdgpu_ctx_num_entities[i]; ++j) {</span></a>
<a name="811"><span class="lineNum">     811 </span><span class="lineNoCov">          0 :                         if (!ctx-&gt;entities[i][j])</span></a>
<a name="812"><span class="lineNum">     812 </span><span class="lineNoCov">          0 :                                 continue;</span></a>
<a name="813"><span class="lineNum">     813 </span>            : </a>
<a name="814"><span class="lineNum">     814 </span><span class="lineNoCov">          0 :                         amdgpu_ctx_set_entity_priority(ctx, ctx-&gt;entities[i][j],</span></a>
<a name="815"><span class="lineNum">     815 </span>            :                                                        i, ctx_prio);</a>
<a name="816"><span class="lineNum">     816 </span>            :                 }</a>
<a name="817"><span class="lineNum">     817 </span>            :         }</a>
<a name="818"><span class="lineNum">     818 </span><span class="lineNoCov">          0 : }</span></a>
<a name="819"><span class="lineNum">     819 </span>            : </a>
<a name="820"><span class="lineNum">     820 </span><span class="lineNoCov">          0 : int amdgpu_ctx_wait_prev_fence(struct amdgpu_ctx *ctx,</span></a>
<a name="821"><span class="lineNum">     821 </span>            :                                struct drm_sched_entity *entity)</a>
<a name="822"><span class="lineNum">     822 </span>            : {</a>
<a name="823"><span class="lineNum">     823 </span><span class="lineNoCov">          0 :         struct amdgpu_ctx_entity *centity = to_amdgpu_ctx_entity(entity);</span></a>
<a name="824"><span class="lineNum">     824 </span>            :         struct dma_fence *other;</a>
<a name="825"><span class="lineNum">     825 </span>            :         unsigned idx;</a>
<a name="826"><span class="lineNum">     826 </span>            :         long r;</a>
<a name="827"><span class="lineNum">     827 </span>            : </a>
<a name="828"><span class="lineNum">     828 </span><span class="lineNoCov">          0 :         spin_lock(&amp;ctx-&gt;ring_lock);</span></a>
<a name="829"><span class="lineNum">     829 </span><span class="lineNoCov">          0 :         idx = centity-&gt;sequence &amp; (amdgpu_sched_jobs - 1);</span></a>
<a name="830"><span class="lineNum">     830 </span><span class="lineNoCov">          0 :         other = dma_fence_get(centity-&gt;fences[idx]);</span></a>
<a name="831"><span class="lineNum">     831 </span><span class="lineNoCov">          0 :         spin_unlock(&amp;ctx-&gt;ring_lock);</span></a>
<a name="832"><span class="lineNum">     832 </span>            : </a>
<a name="833"><span class="lineNum">     833 </span><span class="lineNoCov">          0 :         if (!other)</span></a>
<a name="834"><span class="lineNum">     834 </span>            :                 return 0;</a>
<a name="835"><span class="lineNum">     835 </span>            : </a>
<a name="836"><span class="lineNum">     836 </span><span class="lineNoCov">          0 :         r = dma_fence_wait(other, true);</span></a>
<a name="837"><span class="lineNum">     837 </span><span class="lineNoCov">          0 :         if (r &lt; 0 &amp;&amp; r != -ERESTARTSYS)</span></a>
<a name="838"><span class="lineNum">     838 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Error (%ld) waiting for fence!\n&quot;, r);</span></a>
<a name="839"><span class="lineNum">     839 </span>            : </a>
<a name="840"><span class="lineNum">     840 </span><span class="lineNoCov">          0 :         dma_fence_put(other);</span></a>
<a name="841"><span class="lineNum">     841 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="842"><span class="lineNum">     842 </span>            : }</a>
<a name="843"><span class="lineNum">     843 </span>            : </a>
<a name="844"><span class="lineNum">     844 </span><span class="lineNoCov">          0 : void amdgpu_ctx_mgr_init(struct amdgpu_ctx_mgr *mgr,</span></a>
<a name="845"><span class="lineNum">     845 </span>            :                          struct amdgpu_device *adev)</a>
<a name="846"><span class="lineNum">     846 </span>            : {</a>
<a name="847"><span class="lineNum">     847 </span>            :         unsigned int i;</a>
<a name="848"><span class="lineNum">     848 </span>            : </a>
<a name="849"><span class="lineNum">     849 </span><span class="lineNoCov">          0 :         mgr-&gt;adev = adev;</span></a>
<a name="850"><span class="lineNum">     850 </span><span class="lineNoCov">          0 :         mutex_init(&amp;mgr-&gt;lock);</span></a>
<a name="851"><span class="lineNum">     851 </span><span class="lineNoCov">          0 :         idr_init(&amp;mgr-&gt;ctx_handles);</span></a>
<a name="852"><span class="lineNum">     852 </span>            : </a>
<a name="853"><span class="lineNum">     853 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; AMDGPU_HW_IP_NUM; ++i)</span></a>
<a name="854"><span class="lineNum">     854 </span><span class="lineNoCov">          0 :                 atomic64_set(&amp;mgr-&gt;time_spend[i], 0);</span></a>
<a name="855"><span class="lineNum">     855 </span><span class="lineNoCov">          0 : }</span></a>
<a name="856"><span class="lineNum">     856 </span>            : </a>
<a name="857"><span class="lineNum">     857 </span><span class="lineNoCov">          0 : long amdgpu_ctx_mgr_entity_flush(struct amdgpu_ctx_mgr *mgr, long timeout)</span></a>
<a name="858"><span class="lineNum">     858 </span>            : {</a>
<a name="859"><span class="lineNum">     859 </span>            :         struct amdgpu_ctx *ctx;</a>
<a name="860"><span class="lineNum">     860 </span>            :         struct idr *idp;</a>
<a name="861"><span class="lineNum">     861 </span>            :         uint32_t id, i, j;</a>
<a name="862"><span class="lineNum">     862 </span>            : </a>
<a name="863"><span class="lineNum">     863 </span><span class="lineNoCov">          0 :         idp = &amp;mgr-&gt;ctx_handles;</span></a>
<a name="864"><span class="lineNum">     864 </span>            : </a>
<a name="865"><span class="lineNum">     865 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;mgr-&gt;lock);</span></a>
<a name="866"><span class="lineNum">     866 </span><span class="lineNoCov">          0 :         idr_for_each_entry(idp, ctx, id) {</span></a>
<a name="867"><span class="lineNum">     867 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; AMDGPU_HW_IP_NUM; ++i) {</span></a>
<a name="868"><span class="lineNum">     868 </span><span class="lineNoCov">          0 :                         for (j = 0; j &lt; amdgpu_ctx_num_entities[i]; ++j) {</span></a>
<a name="869"><span class="lineNum">     869 </span>            :                                 struct drm_sched_entity *entity;</a>
<a name="870"><span class="lineNum">     870 </span>            : </a>
<a name="871"><span class="lineNum">     871 </span><span class="lineNoCov">          0 :                                 if (!ctx-&gt;entities[i][j])</span></a>
<a name="872"><span class="lineNum">     872 </span><span class="lineNoCov">          0 :                                         continue;</span></a>
<a name="873"><span class="lineNum">     873 </span>            : </a>
<a name="874"><span class="lineNum">     874 </span><span class="lineNoCov">          0 :                                 entity = &amp;ctx-&gt;entities[i][j]-&gt;entity;</span></a>
<a name="875"><span class="lineNum">     875 </span><span class="lineNoCov">          0 :                                 timeout = drm_sched_entity_flush(entity, timeout);</span></a>
<a name="876"><span class="lineNum">     876 </span>            :                         }</a>
<a name="877"><span class="lineNum">     877 </span>            :                 }</a>
<a name="878"><span class="lineNum">     878 </span>            :         }</a>
<a name="879"><span class="lineNum">     879 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;mgr-&gt;lock);</span></a>
<a name="880"><span class="lineNum">     880 </span><span class="lineNoCov">          0 :         return timeout;</span></a>
<a name="881"><span class="lineNum">     881 </span>            : }</a>
<a name="882"><span class="lineNum">     882 </span>            : </a>
<a name="883"><span class="lineNum">     883 </span><span class="lineNoCov">          0 : void amdgpu_ctx_mgr_entity_fini(struct amdgpu_ctx_mgr *mgr)</span></a>
<a name="884"><span class="lineNum">     884 </span>            : {</a>
<a name="885"><span class="lineNum">     885 </span>            :         struct amdgpu_ctx *ctx;</a>
<a name="886"><span class="lineNum">     886 </span>            :         struct idr *idp;</a>
<a name="887"><span class="lineNum">     887 </span>            :         uint32_t id, i, j;</a>
<a name="888"><span class="lineNum">     888 </span>            : </a>
<a name="889"><span class="lineNum">     889 </span><span class="lineNoCov">          0 :         idp = &amp;mgr-&gt;ctx_handles;</span></a>
<a name="890"><span class="lineNum">     890 </span>            : </a>
<a name="891"><span class="lineNum">     891 </span><span class="lineNoCov">          0 :         idr_for_each_entry(idp, ctx, id) {</span></a>
<a name="892"><span class="lineNum">     892 </span><span class="lineNoCov">          0 :                 if (kref_read(&amp;ctx-&gt;refcount) != 1) {</span></a>
<a name="893"><span class="lineNum">     893 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;ctx %p is still alive\n&quot;, ctx);</span></a>
<a name="894"><span class="lineNum">     894 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="895"><span class="lineNum">     895 </span>            :                 }</a>
<a name="896"><span class="lineNum">     896 </span>            : </a>
<a name="897"><span class="lineNum">     897 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; AMDGPU_HW_IP_NUM; ++i) {</span></a>
<a name="898"><span class="lineNum">     898 </span><span class="lineNoCov">          0 :                         for (j = 0; j &lt; amdgpu_ctx_num_entities[i]; ++j) {</span></a>
<a name="899"><span class="lineNum">     899 </span>            :                                 struct drm_sched_entity *entity;</a>
<a name="900"><span class="lineNum">     900 </span>            : </a>
<a name="901"><span class="lineNum">     901 </span><span class="lineNoCov">          0 :                                 if (!ctx-&gt;entities[i][j])</span></a>
<a name="902"><span class="lineNum">     902 </span><span class="lineNoCov">          0 :                                         continue;</span></a>
<a name="903"><span class="lineNum">     903 </span>            : </a>
<a name="904"><span class="lineNum">     904 </span><span class="lineNoCov">          0 :                                 entity = &amp;ctx-&gt;entities[i][j]-&gt;entity;</span></a>
<a name="905"><span class="lineNum">     905 </span><span class="lineNoCov">          0 :                                 drm_sched_entity_fini(entity);</span></a>
<a name="906"><span class="lineNum">     906 </span>            :                         }</a>
<a name="907"><span class="lineNum">     907 </span>            :                 }</a>
<a name="908"><span class="lineNum">     908 </span>            :         }</a>
<a name="909"><span class="lineNum">     909 </span><span class="lineNoCov">          0 : }</span></a>
<a name="910"><span class="lineNum">     910 </span>            : </a>
<a name="911"><span class="lineNum">     911 </span><span class="lineNoCov">          0 : void amdgpu_ctx_mgr_fini(struct amdgpu_ctx_mgr *mgr)</span></a>
<a name="912"><span class="lineNum">     912 </span>            : {</a>
<a name="913"><span class="lineNum">     913 </span>            :         struct amdgpu_ctx *ctx;</a>
<a name="914"><span class="lineNum">     914 </span>            :         struct idr *idp;</a>
<a name="915"><span class="lineNum">     915 </span>            :         uint32_t id;</a>
<a name="916"><span class="lineNum">     916 </span>            : </a>
<a name="917"><span class="lineNum">     917 </span><span class="lineNoCov">          0 :         amdgpu_ctx_mgr_entity_fini(mgr);</span></a>
<a name="918"><span class="lineNum">     918 </span>            : </a>
<a name="919"><span class="lineNum">     919 </span><span class="lineNoCov">          0 :         idp = &amp;mgr-&gt;ctx_handles;</span></a>
<a name="920"><span class="lineNum">     920 </span>            : </a>
<a name="921"><span class="lineNum">     921 </span><span class="lineNoCov">          0 :         idr_for_each_entry(idp, ctx, id) {</span></a>
<a name="922"><span class="lineNum">     922 </span><span class="lineNoCov">          0 :                 if (kref_put(&amp;ctx-&gt;refcount, amdgpu_ctx_fini) != 1)</span></a>
<a name="923"><span class="lineNum">     923 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;ctx %p is still alive\n&quot;, ctx);</span></a>
<a name="924"><span class="lineNum">     924 </span>            :         }</a>
<a name="925"><span class="lineNum">     925 </span>            : </a>
<a name="926"><span class="lineNum">     926 </span><span class="lineNoCov">          0 :         idr_destroy(&amp;mgr-&gt;ctx_handles);</span></a>
<a name="927"><span class="lineNum">     927 </span><span class="lineNoCov">          0 :         mutex_destroy(&amp;mgr-&gt;lock);</span></a>
<a name="928"><span class="lineNum">     928 </span><span class="lineNoCov">          0 : }</span></a>
<a name="929"><span class="lineNum">     929 </span>            : </a>
<a name="930"><span class="lineNum">     930 </span><span class="lineNoCov">          0 : void amdgpu_ctx_mgr_usage(struct amdgpu_ctx_mgr *mgr,</span></a>
<a name="931"><span class="lineNum">     931 </span>            :                           ktime_t usage[AMDGPU_HW_IP_NUM])</a>
<a name="932"><span class="lineNum">     932 </span>            : {</a>
<a name="933"><span class="lineNum">     933 </span>            :         struct amdgpu_ctx *ctx;</a>
<a name="934"><span class="lineNum">     934 </span>            :         unsigned int hw_ip, i;</a>
<a name="935"><span class="lineNum">     935 </span>            :         uint32_t id;</a>
<a name="936"><span class="lineNum">     936 </span>            : </a>
<a name="937"><span class="lineNum">     937 </span>            :         /*</a>
<a name="938"><span class="lineNum">     938 </span>            :          * This is a little bit racy because it can be that a ctx or a fence are</a>
<a name="939"><span class="lineNum">     939 </span>            :          * destroyed just in the moment we try to account them. But that is ok</a>
<a name="940"><span class="lineNum">     940 </span>            :          * since exactly that case is explicitely allowed by the interface.</a>
<a name="941"><span class="lineNum">     941 </span>            :          */</a>
<a name="942"><span class="lineNum">     942 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;mgr-&gt;lock);</span></a>
<a name="943"><span class="lineNum">     943 </span><span class="lineNoCov">          0 :         for (hw_ip = 0; hw_ip &lt; AMDGPU_HW_IP_NUM; ++hw_ip) {</span></a>
<a name="944"><span class="lineNum">     944 </span><span class="lineNoCov">          0 :                 uint64_t ns = atomic64_read(&amp;mgr-&gt;time_spend[hw_ip]);</span></a>
<a name="945"><span class="lineNum">     945 </span>            : </a>
<a name="946"><span class="lineNum">     946 </span><span class="lineNoCov">          0 :                 usage[hw_ip] = ns_to_ktime(ns);</span></a>
<a name="947"><span class="lineNum">     947 </span>            :         }</a>
<a name="948"><span class="lineNum">     948 </span>            : </a>
<a name="949"><span class="lineNum">     949 </span><span class="lineNoCov">          0 :         idr_for_each_entry(&amp;mgr-&gt;ctx_handles, ctx, id) {</span></a>
<a name="950"><span class="lineNum">     950 </span><span class="lineNoCov">          0 :                 for (hw_ip = 0; hw_ip &lt; AMDGPU_HW_IP_NUM; ++hw_ip) {</span></a>
<a name="951"><span class="lineNum">     951 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; amdgpu_ctx_num_entities[hw_ip]; ++i) {</span></a>
<a name="952"><span class="lineNum">     952 </span>            :                                 struct amdgpu_ctx_entity *centity;</a>
<a name="953"><span class="lineNum">     953 </span>            :                                 ktime_t spend;</a>
<a name="954"><span class="lineNum">     954 </span>            : </a>
<a name="955"><span class="lineNum">     955 </span><span class="lineNoCov">          0 :                                 centity = ctx-&gt;entities[hw_ip][i];</span></a>
<a name="956"><span class="lineNum">     956 </span><span class="lineNoCov">          0 :                                 if (!centity)</span></a>
<a name="957"><span class="lineNum">     957 </span><span class="lineNoCov">          0 :                                         continue;</span></a>
<a name="958"><span class="lineNum">     958 </span><span class="lineNoCov">          0 :                                 spend = amdgpu_ctx_entity_time(ctx, centity);</span></a>
<a name="959"><span class="lineNum">     959 </span><span class="lineNoCov">          0 :                                 usage[hw_ip] = ktime_add(usage[hw_ip], spend);</span></a>
<a name="960"><span class="lineNum">     960 </span>            :                         }</a>
<a name="961"><span class="lineNum">     961 </span>            :                 }</a>
<a name="962"><span class="lineNum">     962 </span>            :         }</a>
<a name="963"><span class="lineNum">     963 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;mgr-&gt;lock);</span></a>
<a name="964"><span class="lineNum">     964 </span><span class="lineNoCov">          0 : }</span></a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
