--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml uart_verification_return.twx uart_verification_return.ncd -o
uart_verification_return.twr uart_verification_return.pcf -ucf uart_pins.ucf

Design file:              uart_verification_return.ncd
Physical constraint file: uart_verification_return.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkIn = PERIOD TIMEGRP "iCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkIn = PERIOD TIMEGRP "iCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.600ns (period - min period limit)
  Period: 9.600ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: eDCM24_TO_50MHz/dcm_sp_inst/CLKFX
  Logical resource: eDCM24_TO_50MHz/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: eDCM24_TO_50MHz/clkfx
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: eDCM24_TO_50MHz/dcm_sp_inst/CLKIN
  Logical resource: eDCM24_TO_50MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: eDCM24_TO_50MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: eDCM24_TO_50MHz/dcm_sp_inst/CLKIN
  Logical resource: eDCM24_TO_50MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: eDCM24_TO_50MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eDCM24_TO_50MHz_clkfx = PERIOD TIMEGRP 
"eDCM24_TO_50MHz_clkfx" TS_ClkIn /         2.08333333 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17364 paths analyzed, 1086 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.273ns.
--------------------------------------------------------------------------------

Paths for end point eUART/eRECV_FIFO/sFIFO_11_6 (SLICE_X43Y70.CE), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eRECV_FIFO/sFULL (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_11_6 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.921ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eRECV_FIFO/sFULL to eUART/eRECV_FIFO/sFIFO_11_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y72.CQ      Tcko                  0.430   eUART/eRECV_FIFO/sFULL
                                                       eUART/eRECV_FIFO/sFULL
    SLICE_X54Y59.C6      net (fanout=20)       2.105   eUART/eRECV_FIFO/sFULL
    SLICE_X54Y59.C       Tilo                  0.235   eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In1
                                                       eUART/eUART_RECIVER/Mmux_oRX_DONE11
    SLICE_X39Y67.A2      net (fanout=22)       2.278   eUART/sRX_DONE
    SLICE_X39Y67.A       Tilo                  0.259   eUART/eRECV_FIFO/_n0268_inv
                                                       eUART/eRECV_FIFO/_n0232_inv1
    SLICE_X43Y70.CE      net (fanout=2)        1.206   eUART/eRECV_FIFO/_n0232_inv
    SLICE_X43Y70.CLK     Tceck                 0.408   eUART/eRECV_FIFO/sFIFO_11<7>
                                                       eUART/eRECV_FIFO/sFIFO_11_6
    -------------------------------------------------  ---------------------------
    Total                                      6.921ns (1.332ns logic, 5.589ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eUART_RECIVER/sTC_CNT_2 (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_11_6 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.153ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.699 - 0.742)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eUART_RECIVER/sTC_CNT_2 to eUART/eRECV_FIFO/sFIFO_11_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y59.CQ      Tcko                  0.525   eUART/eUART_RECIVER/sTC_CNT<2>
                                                       eUART/eUART_RECIVER/sTC_CNT_2
    SLICE_X54Y59.D4      net (fanout=4)        0.503   eUART/eUART_RECIVER/sTC_CNT<2>
    SLICE_X54Y59.D       Tilo                  0.235   eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In1
                                                       eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In11
    SLICE_X54Y59.C4      net (fanout=5)        0.504   eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In1
    SLICE_X54Y59.C       Tilo                  0.235   eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In1
                                                       eUART/eUART_RECIVER/Mmux_oRX_DONE11
    SLICE_X39Y67.A2      net (fanout=22)       2.278   eUART/sRX_DONE
    SLICE_X39Y67.A       Tilo                  0.259   eUART/eRECV_FIFO/_n0268_inv
                                                       eUART/eRECV_FIFO/_n0232_inv1
    SLICE_X43Y70.CE      net (fanout=2)        1.206   eUART/eRECV_FIFO/_n0232_inv
    SLICE_X43Y70.CLK     Tceck                 0.408   eUART/eRECV_FIFO/sFIFO_11<7>
                                                       eUART/eRECV_FIFO/sFIFO_11_6
    -------------------------------------------------  ---------------------------
    Total                                      6.153ns (1.662ns logic, 4.491ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eUART_RECIVER/sTC_CNT_0 (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_11_6 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.144ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.699 - 0.742)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eUART_RECIVER/sTC_CNT_0 to eUART/eRECV_FIFO/sFIFO_11_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y59.AQ      Tcko                  0.525   eUART/eUART_RECIVER/sTC_CNT<2>
                                                       eUART/eUART_RECIVER/sTC_CNT_0
    SLICE_X54Y59.D5      net (fanout=6)        0.494   eUART/eUART_RECIVER/sTC_CNT<0>
    SLICE_X54Y59.D       Tilo                  0.235   eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In1
                                                       eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In11
    SLICE_X54Y59.C4      net (fanout=5)        0.504   eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In1
    SLICE_X54Y59.C       Tilo                  0.235   eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In1
                                                       eUART/eUART_RECIVER/Mmux_oRX_DONE11
    SLICE_X39Y67.A2      net (fanout=22)       2.278   eUART/sRX_DONE
    SLICE_X39Y67.A       Tilo                  0.259   eUART/eRECV_FIFO/_n0268_inv
                                                       eUART/eRECV_FIFO/_n0232_inv1
    SLICE_X43Y70.CE      net (fanout=2)        1.206   eUART/eRECV_FIFO/_n0232_inv
    SLICE_X43Y70.CLK     Tceck                 0.408   eUART/eRECV_FIFO/sFIFO_11<7>
                                                       eUART/eRECV_FIFO/sFIFO_11_6
    -------------------------------------------------  ---------------------------
    Total                                      6.144ns (1.662ns logic, 4.482ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eRECV_FIFO/sFIFO_11_5 (SLICE_X43Y70.CE), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eRECV_FIFO/sFULL (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_11_5 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.903ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eRECV_FIFO/sFULL to eUART/eRECV_FIFO/sFIFO_11_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y72.CQ      Tcko                  0.430   eUART/eRECV_FIFO/sFULL
                                                       eUART/eRECV_FIFO/sFULL
    SLICE_X54Y59.C6      net (fanout=20)       2.105   eUART/eRECV_FIFO/sFULL
    SLICE_X54Y59.C       Tilo                  0.235   eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In1
                                                       eUART/eUART_RECIVER/Mmux_oRX_DONE11
    SLICE_X39Y67.A2      net (fanout=22)       2.278   eUART/sRX_DONE
    SLICE_X39Y67.A       Tilo                  0.259   eUART/eRECV_FIFO/_n0268_inv
                                                       eUART/eRECV_FIFO/_n0232_inv1
    SLICE_X43Y70.CE      net (fanout=2)        1.206   eUART/eRECV_FIFO/_n0232_inv
    SLICE_X43Y70.CLK     Tceck                 0.390   eUART/eRECV_FIFO/sFIFO_11<7>
                                                       eUART/eRECV_FIFO/sFIFO_11_5
    -------------------------------------------------  ---------------------------
    Total                                      6.903ns (1.314ns logic, 5.589ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eUART_RECIVER/sTC_CNT_2 (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_11_5 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.135ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.699 - 0.742)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eUART_RECIVER/sTC_CNT_2 to eUART/eRECV_FIFO/sFIFO_11_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y59.CQ      Tcko                  0.525   eUART/eUART_RECIVER/sTC_CNT<2>
                                                       eUART/eUART_RECIVER/sTC_CNT_2
    SLICE_X54Y59.D4      net (fanout=4)        0.503   eUART/eUART_RECIVER/sTC_CNT<2>
    SLICE_X54Y59.D       Tilo                  0.235   eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In1
                                                       eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In11
    SLICE_X54Y59.C4      net (fanout=5)        0.504   eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In1
    SLICE_X54Y59.C       Tilo                  0.235   eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In1
                                                       eUART/eUART_RECIVER/Mmux_oRX_DONE11
    SLICE_X39Y67.A2      net (fanout=22)       2.278   eUART/sRX_DONE
    SLICE_X39Y67.A       Tilo                  0.259   eUART/eRECV_FIFO/_n0268_inv
                                                       eUART/eRECV_FIFO/_n0232_inv1
    SLICE_X43Y70.CE      net (fanout=2)        1.206   eUART/eRECV_FIFO/_n0232_inv
    SLICE_X43Y70.CLK     Tceck                 0.390   eUART/eRECV_FIFO/sFIFO_11<7>
                                                       eUART/eRECV_FIFO/sFIFO_11_5
    -------------------------------------------------  ---------------------------
    Total                                      6.135ns (1.644ns logic, 4.491ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eUART_RECIVER/sTC_CNT_0 (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_11_5 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.126ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.699 - 0.742)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eUART_RECIVER/sTC_CNT_0 to eUART/eRECV_FIFO/sFIFO_11_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y59.AQ      Tcko                  0.525   eUART/eUART_RECIVER/sTC_CNT<2>
                                                       eUART/eUART_RECIVER/sTC_CNT_0
    SLICE_X54Y59.D5      net (fanout=6)        0.494   eUART/eUART_RECIVER/sTC_CNT<0>
    SLICE_X54Y59.D       Tilo                  0.235   eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In1
                                                       eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In11
    SLICE_X54Y59.C4      net (fanout=5)        0.504   eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In1
    SLICE_X54Y59.C       Tilo                  0.235   eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In1
                                                       eUART/eUART_RECIVER/Mmux_oRX_DONE11
    SLICE_X39Y67.A2      net (fanout=22)       2.278   eUART/sRX_DONE
    SLICE_X39Y67.A       Tilo                  0.259   eUART/eRECV_FIFO/_n0268_inv
                                                       eUART/eRECV_FIFO/_n0232_inv1
    SLICE_X43Y70.CE      net (fanout=2)        1.206   eUART/eRECV_FIFO/_n0232_inv
    SLICE_X43Y70.CLK     Tceck                 0.390   eUART/eRECV_FIFO/sFIFO_11<7>
                                                       eUART/eRECV_FIFO/sFIFO_11_5
    -------------------------------------------------  ---------------------------
    Total                                      6.126ns (1.644ns logic, 4.482ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eRECV_FIFO/sFIFO_11_7 (SLICE_X43Y70.CE), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eRECV_FIFO/sFULL (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_11_7 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.895ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eRECV_FIFO/sFULL to eUART/eRECV_FIFO/sFIFO_11_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y72.CQ      Tcko                  0.430   eUART/eRECV_FIFO/sFULL
                                                       eUART/eRECV_FIFO/sFULL
    SLICE_X54Y59.C6      net (fanout=20)       2.105   eUART/eRECV_FIFO/sFULL
    SLICE_X54Y59.C       Tilo                  0.235   eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In1
                                                       eUART/eUART_RECIVER/Mmux_oRX_DONE11
    SLICE_X39Y67.A2      net (fanout=22)       2.278   eUART/sRX_DONE
    SLICE_X39Y67.A       Tilo                  0.259   eUART/eRECV_FIFO/_n0268_inv
                                                       eUART/eRECV_FIFO/_n0232_inv1
    SLICE_X43Y70.CE      net (fanout=2)        1.206   eUART/eRECV_FIFO/_n0232_inv
    SLICE_X43Y70.CLK     Tceck                 0.382   eUART/eRECV_FIFO/sFIFO_11<7>
                                                       eUART/eRECV_FIFO/sFIFO_11_7
    -------------------------------------------------  ---------------------------
    Total                                      6.895ns (1.306ns logic, 5.589ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eUART_RECIVER/sTC_CNT_2 (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_11_7 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.127ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.699 - 0.742)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eUART_RECIVER/sTC_CNT_2 to eUART/eRECV_FIFO/sFIFO_11_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y59.CQ      Tcko                  0.525   eUART/eUART_RECIVER/sTC_CNT<2>
                                                       eUART/eUART_RECIVER/sTC_CNT_2
    SLICE_X54Y59.D4      net (fanout=4)        0.503   eUART/eUART_RECIVER/sTC_CNT<2>
    SLICE_X54Y59.D       Tilo                  0.235   eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In1
                                                       eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In11
    SLICE_X54Y59.C4      net (fanout=5)        0.504   eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In1
    SLICE_X54Y59.C       Tilo                  0.235   eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In1
                                                       eUART/eUART_RECIVER/Mmux_oRX_DONE11
    SLICE_X39Y67.A2      net (fanout=22)       2.278   eUART/sRX_DONE
    SLICE_X39Y67.A       Tilo                  0.259   eUART/eRECV_FIFO/_n0268_inv
                                                       eUART/eRECV_FIFO/_n0232_inv1
    SLICE_X43Y70.CE      net (fanout=2)        1.206   eUART/eRECV_FIFO/_n0232_inv
    SLICE_X43Y70.CLK     Tceck                 0.382   eUART/eRECV_FIFO/sFIFO_11<7>
                                                       eUART/eRECV_FIFO/sFIFO_11_7
    -------------------------------------------------  ---------------------------
    Total                                      6.127ns (1.636ns logic, 4.491ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eUART_RECIVER/sTC_CNT_0 (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_11_7 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.118ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.699 - 0.742)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eUART_RECIVER/sTC_CNT_0 to eUART/eRECV_FIFO/sFIFO_11_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y59.AQ      Tcko                  0.525   eUART/eUART_RECIVER/sTC_CNT<2>
                                                       eUART/eUART_RECIVER/sTC_CNT_0
    SLICE_X54Y59.D5      net (fanout=6)        0.494   eUART/eUART_RECIVER/sTC_CNT<0>
    SLICE_X54Y59.D       Tilo                  0.235   eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In1
                                                       eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In11
    SLICE_X54Y59.C4      net (fanout=5)        0.504   eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In1
    SLICE_X54Y59.C       Tilo                  0.235   eUART/eUART_RECIVER/sCURRENT_STATE_FSM_FFd2-In1
                                                       eUART/eUART_RECIVER/Mmux_oRX_DONE11
    SLICE_X39Y67.A2      net (fanout=22)       2.278   eUART/sRX_DONE
    SLICE_X39Y67.A       Tilo                  0.259   eUART/eRECV_FIFO/_n0268_inv
                                                       eUART/eRECV_FIFO/_n0232_inv1
    SLICE_X43Y70.CE      net (fanout=2)        1.206   eUART/eRECV_FIFO/_n0232_inv
    SLICE_X43Y70.CLK     Tceck                 0.382   eUART/eRECV_FIFO/sFIFO_11<7>
                                                       eUART/eRECV_FIFO/sFIFO_11_7
    -------------------------------------------------  ---------------------------
    Total                                      6.118ns (1.636ns logic, 4.482ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_eDCM24_TO_50MHz_clkfx = PERIOD TIMEGRP "eDCM24_TO_50MHz_clkfx" TS_ClkIn /
        2.08333333 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eUART/eUART_RECIVER/sTC_CNT_3 (SLICE_X53Y52.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART/eUART_RECIVER/sTC_CNT_3 (FF)
  Destination:          eUART/eUART_RECIVER/sTC_CNT_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 9.600ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART/eUART_RECIVER/sTC_CNT_3 to eUART/eUART_RECIVER/sTC_CNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y52.AQ      Tcko                  0.198   eUART/eUART_RECIVER/sTC_CNT<3>
                                                       eUART/eUART_RECIVER/sTC_CNT_3
    SLICE_X53Y52.A6      net (fanout=7)        0.027   eUART/eUART_RECIVER/sTC_CNT<3>
    SLICE_X53Y52.CLK     Tah         (-Th)    -0.215   eUART/eUART_RECIVER/sTC_CNT<3>
                                                       eUART/eUART_RECIVER/sTC_CNT_3_rstpot
                                                       eUART/eUART_RECIVER/sTC_CNT_3
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eUART_TRANSMITTER/sTC_CNT_0 (SLICE_X53Y66.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART/eUART_TRANSMITTER/sTC_CNT_0 (FF)
  Destination:          eUART/eUART_TRANSMITTER/sTC_CNT_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 9.600ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART/eUART_TRANSMITTER/sTC_CNT_0 to eUART/eUART_TRANSMITTER/sTC_CNT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.AQ      Tcko                  0.198   eUART/eUART_TRANSMITTER/sTC_CNT<0>
                                                       eUART/eUART_TRANSMITTER/sTC_CNT_0
    SLICE_X53Y66.A6      net (fanout=7)        0.031   eUART/eUART_TRANSMITTER/sTC_CNT<0>
    SLICE_X53Y66.CLK     Tah         (-Th)    -0.215   eUART/eUART_TRANSMITTER/sTC_CNT<0>
                                                       eUART/eUART_TRANSMITTER/sTC_CNT_0_rstpot
                                                       eUART/eUART_TRANSMITTER/sTC_CNT_0
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eRECV_FIFO/sEMPTY (SLICE_X39Y75.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART/eRECV_FIFO/sEMPTY (FF)
  Destination:          eUART/eRECV_FIFO/sEMPTY (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 9.600ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART/eRECV_FIFO/sEMPTY to eUART/eRECV_FIFO/sEMPTY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y75.AQ      Tcko                  0.198   sCURRENT_STATE_FSM_FFd2
                                                       eUART/eRECV_FIFO/sEMPTY
    SLICE_X39Y75.A6      net (fanout=6)        0.034   eUART/eRECV_FIFO/sEMPTY
    SLICE_X39Y75.CLK     Tah         (-Th)    -0.215   sCURRENT_STATE_FSM_FFd2
                                                       eUART/eRECV_FIFO/sEMPTY_rstpot
                                                       eUART/eRECV_FIFO/sEMPTY
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eDCM24_TO_50MHz_clkfx = PERIOD TIMEGRP "eDCM24_TO_50MHz_clkfx" TS_ClkIn /
        2.08333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.934ns (period - min period limit)
  Period: 9.600ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: eDCM24_TO_50MHz/clkout1_buf/I0
  Logical resource: eDCM24_TO_50MHz/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: eDCM24_TO_50MHz/clkfx
--------------------------------------------------------------------------------
Slack: 9.120ns (period - min period limit)
  Period: 9.600ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART/eRECV_FIFO/sFIFO_14<3>/CLK
  Logical resource: eUART/eRECV_FIFO/sFIFO_14_0/CK
  Location pin: SLICE_X38Y63.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------
Slack: 9.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: eUART/eRECV_FIFO/sFIFO_14<3>/SR
  Logical resource: eUART/eRECV_FIFO/sFIFO_14_0/SR
  Location pin: SLICE_X38Y63.SR
  Clock network: eUART/eBAUD_FREQ_DIV/inRST_inv
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_ClkIn
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ClkIn                       |     20.000ns|      8.000ns|     15.152ns|            0|            0|            0|        17364|
| TS_eDCM24_TO_50MHz_clkfx      |      9.600ns|      7.273ns|          N/A|            0|            0|        17364|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    7.273|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17364 paths, 0 nets, and 1872 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 25 14:38:16 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 213 MB



