Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Sep 13 20:17:25 2023
| Host         : ECEB-3022-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder_toplevel_timing_summary_routed.rpt -pb adder_toplevel_timing_summary_routed.pb -rpx adder_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : adder_toplevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (53)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (139)
5. checking no_input_delay (18)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (53)
-------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: Clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (139)
--------------------------------------------------
 There are 139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  162          inf        0.000                      0                  162           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           162 Endpoints
Min Delay           162 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.313ns  (logic 5.601ns (49.506%)  route 5.712ns (50.494%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    A8                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[15]_inst/O
                         net (fo=9, routed)           2.159     3.639    SW_IBUF[15]
    SLICE_X65Y79         LUT4 (Prop_lut4_I0_O)        0.152     3.791 f  hex_segA_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.594     4.384    HexA/hex_segA_OBUF[2]_inst_i_1_1
    SLICE_X64Y78         LUT6 (Prop_lut6_I5_O)        0.326     4.710 r  HexA/hex_segA_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.902     5.612    HexA/hex_segA_OBUF[2]_inst_i_2_n_0
    SLICE_X64Y77         LUT4 (Prop_lut4_I1_O)        0.124     5.736 r  HexA/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.057     7.794    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         3.519    11.313 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.313    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.259ns  (logic 5.377ns (47.761%)  route 5.882ns (52.239%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    A4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  SW_IBUF[9]_inst/O
                         net (fo=12, routed)          2.213     3.700    SW_IBUF[9]
    SLICE_X65Y76         LUT4 (Prop_lut4_I2_O)        0.124     3.824 f  hex_segA_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.596     4.420    HexA/hex_segA_OBUF[3]_inst_i_1_0
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.544 r  HexA/hex_segA_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.811     5.356    HexA/hex_segA_OBUF[3]_inst_i_3_n_0
    SLICE_X65Y78         LUT4 (Prop_lut4_I3_O)        0.124     5.480 r  HexA/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.261     7.741    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         3.518    11.259 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.259    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            hex_gridA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.222ns  (logic 5.331ns (47.501%)  route 5.892ns (52.499%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  Reset_Clear_IBUF_inst/O
                         net (fo=71, routed)          3.017     4.479    HexA/Reset_Clear_IBUF
    SLICE_X64Y77         LUT3 (Prop_lut3_I2_O)        0.148     4.627 r  HexA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.874     7.501    hex_gridB_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.721    11.222 r  hex_gridA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.222    hex_gridA[0]
    G6                                                                r  hex_gridA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.191ns  (logic 5.839ns (52.175%)  route 5.352ns (47.825%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 f  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    A6                   IBUF (Prop_ibuf_I_O)         1.483     1.483 f  SW_IBUF[11]_inst/O
                         net (fo=10, routed)          2.152     3.635    SW_IBUF[11]
    SLICE_X62Y77         LUT4 (Prop_lut4_I0_O)        0.152     3.787 f  hex_segA_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.441     4.228    HexA/hex_segA_OBUF[4]_inst_i_1_1
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.326     4.554 r  HexA/hex_segA_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.646     5.200    HexA/hex_segA_OBUF[4]_inst_i_3_n_0
    SLICE_X62Y78         LUT4 (Prop_lut4_I3_O)        0.150     5.350 r  HexA/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.113     7.464    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         3.728    11.191 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.191    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.961ns  (logic 5.591ns (51.009%)  route 5.370ns (48.991%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    A6                   IBUF (Prop_ibuf_I_O)         1.483     1.483 r  SW_IBUF[11]_inst/O
                         net (fo=10, routed)          2.152     3.635    SW_IBUF[11]
    SLICE_X62Y77         LUT4 (Prop_lut4_I0_O)        0.124     3.759 f  hex_segA_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.347     4.106    HexA/hex_segA_OBUF[0]_inst_i_1_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.230 r  HexA/hex_segA_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.805     5.035    HexA/hex_segA_OBUF[0]_inst_i_3_n_0
    SLICE_X64Y78         LUT4 (Prop_lut4_I3_O)        0.146     5.181 r  HexA/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.066     7.247    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.714    10.961 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.961    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.904ns  (logic 5.384ns (49.378%)  route 5.520ns (50.622%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    A4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  SW_IBUF[9]_inst/O
                         net (fo=12, routed)          2.335     3.822    SW_IBUF[9]
    SLICE_X63Y76         LUT4 (Prop_lut4_I3_O)        0.124     3.946 f  hex_segA_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.433     4.379    HexA/hex_segA_OBUF[6]_inst_i_1_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.124     4.503 r  HexA/hex_segA_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.716     5.220    HexA/hex_segA_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y78         LUT4 (Prop_lut4_I3_O)        0.124     5.344 r  HexA/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.036     7.379    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         3.524    10.904 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.904    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.839ns  (logic 5.589ns (51.569%)  route 5.249ns (48.431%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    C7                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  SW_IBUF[12]_inst/O
                         net (fo=13, routed)          1.956     3.429    SW_IBUF[12]
    SLICE_X65Y78         LUT4 (Prop_lut4_I2_O)        0.152     3.581 f  hex_segA_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.433     4.014    HexA/hex_segA_OBUF[5]_inst_i_1_1
    SLICE_X65Y78         LUT6 (Prop_lut6_I5_O)        0.326     4.340 r  HexA/hex_segA_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.799     5.139    HexA/hex_segA_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y77         LUT4 (Prop_lut4_I1_O)        0.124     5.263 r  HexA/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.060     7.324    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.515    10.839 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.839    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.781ns  (logic 5.095ns (47.257%)  route 5.686ns (52.743%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  Reset_Clear_IBUF_inst/O
                         net (fo=71, routed)          3.318     4.779    HexA/Reset_Clear_IBUF
    SLICE_X62Y78         LUT3 (Prop_lut3_I0_O)        0.124     4.903 r  HexA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.369     7.272    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         3.509    10.781 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.781    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.725ns  (logic 5.469ns (50.991%)  route 5.256ns (49.009%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  SW_IBUF[0]_inst/O
                         net (fo=11, routed)          2.643     4.108    HexA/SW_IBUF[0]
    SLICE_X64Y77         LUT6 (Prop_lut6_I1_O)        0.124     4.232 r  HexA/hex_segA_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.701     4.934    HexA/hex_segA_OBUF[1]_inst_i_3_n_0
    SLICE_X65Y77         LUT4 (Prop_lut4_I3_O)        0.150     5.084 r  HexA/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.912     6.995    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.729    10.725 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.725    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset_Clear
                            (input port)
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.644ns  (logic 5.114ns (48.044%)  route 5.530ns (51.956%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Reset_Clear (IN)
                         net (fo=0)                   0.000     0.000    Reset_Clear
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  Reset_Clear_IBUF_inst/O
                         net (fo=71, routed)          3.451     4.913    reg_unit/Reset_Clear_IBUF
    SLICE_X61Y77         LUT4 (Prop_lut4_I0_O)        0.124     5.037 r  reg_unit/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.079     7.116    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         3.528    10.644 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.644    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_unit/Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_unit/Data_Out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE                         0.000     0.000 r  reg_unit/Data_Out_reg[4]/C
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_unit/Data_Out_reg[4]/Q
                         net (fo=13, routed)          0.131     0.272    reg_unit/Out[4]
    SLICE_X63Y78         LUT5 (Prop_lut5_I3_O)        0.045     0.317 r  reg_unit/Data_Out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.317    reg_unit/D[5]
    SLICE_X63Y78         FDRE                                         r  reg_unit/Data_Out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_once/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            run_once/FSM_onehot_curr_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.227ns (64.714%)  route 0.124ns (35.286%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE                         0.000     0.000 r  run_once/FSM_onehot_curr_state_reg[2]/C
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  run_once/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=20, routed)          0.124     0.252    run_once/curr_state[2]
    SLICE_X62Y68         LUT5 (Prop_lut5_I1_O)        0.099     0.351 r  run_once/FSM_onehot_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    run_once/FSM_onehot_curr_state[0]_i_1_n_0
    SLICE_X62Y68         FDPE                                         r  run_once/FSM_onehot_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_unit/Data_Out_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE                         0.000     0.000 r  reg_unit/Data_Out_reg[11]/C
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_unit/Data_Out_reg[11]/Q
                         net (fo=10, routed)          0.168     0.309    reg_unit/Out[11]
    SLICE_X63Y77         LUT5 (Prop_lut5_I2_O)        0.042     0.351 r  reg_unit/Data_Out[11]_i_1/O
                         net (fo=1, routed)           0.000     0.351    reg_unit/D[11]
    SLICE_X63Y77         FDRE                                         r  reg_unit/Data_Out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_unit/Data_Out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE                         0.000     0.000 r  reg_unit/Data_Out_reg[0]/C
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_unit/Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.180     0.321    reg_unit/Out[0]
    SLICE_X61Y75         LUT4 (Prop_lut4_I2_O)        0.042     0.363 r  reg_unit/Data_Out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.363    reg_unit/D[1]
    SLICE_X61Y75         FDRE                                         r  reg_unit/Data_Out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_unit/Data_Out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE                         0.000     0.000 r  reg_unit/Data_Out_reg[6]/C
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_unit/Data_Out_reg[6]/Q
                         net (fo=10, routed)          0.179     0.320    reg_unit/Out[6]
    SLICE_X61Y78         LUT5 (Prop_lut5_I2_O)        0.045     0.365 r  reg_unit/Data_Out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.365    reg_unit/D[6]
    SLICE_X61Y78         FDRE                                         r  reg_unit/Data_Out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_unit/Data_Out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE                         0.000     0.000 r  reg_unit/Data_Out_reg[0]/C
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_unit/Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.180     0.321    reg_unit/Out[0]
    SLICE_X61Y75         LUT2 (Prop_lut2_I0_O)        0.045     0.366 r  reg_unit/Data_Out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    reg_unit/D[0]
    SLICE_X61Y75         FDRE                                         r  reg_unit/Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_once/FSM_onehot_curr_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            run_once/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.186ns (48.158%)  route 0.200ns (51.842%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDPE                         0.000     0.000 r  run_once/FSM_onehot_curr_state_reg[0]/C
    SLICE_X62Y68         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  run_once/FSM_onehot_curr_state_reg[0]/Q
                         net (fo=20, routed)          0.200     0.341    run_once/curr_state[0]
    SLICE_X64Y68         LUT3 (Prop_lut3_I2_O)        0.045     0.386 r  run_once/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.386    run_once/counter[5]_i_1_n_0
    SLICE_X64Y68         FDCE                                         r  run_once/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HexA/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE                         0.000     0.000 r  HexA/counter_reg[10]/C
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  HexA/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    HexA/counter_reg_n_0_[10]
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  HexA/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    HexA/counter_reg[8]_i_1_n_5
    SLICE_X64Y74         FDRE                                         r  HexA/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HexA/counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE                         0.000     0.000 r  HexA/counter_reg[14]/C
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  HexA/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    HexA/counter_reg_n_0_[14]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  HexA/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    HexA/counter_reg[12]_i_1_n_5
    SLICE_X64Y75         FDRE                                         r  HexA/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HexA/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE                         0.000     0.000 r  HexA/counter_reg[2]/C
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  HexA/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    HexA/counter_reg_n_0_[2]
    SLICE_X64Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  HexA/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    HexA/counter_reg[0]_i_1_n_5
    SLICE_X64Y72         FDRE                                         r  HexA/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------





