INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fsyde/Workspace/IFM/IFM_RTL/IFM_RTL.ip_user_files/ipstatic/work/hdl/synth_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srlc33e
INFO: [VRFC 10-311] analyzing module synth_reg
INFO: [VRFC 10-311] analyzing module synth_reg_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fsyde/Workspace/IFM/IFM_RTL/IFM_RTL.ip_user_files/ipstatic/work/hdl/synth_reg_w_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synth_reg_w_init
INFO: [VRFC 10-311] analyzing module single_reg_w_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fsyde/Workspace/IFM/IFM_RTL/IFM_RTL.ip_user_files/ipstatic/work/hdl/convert_type.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast
INFO: [VRFC 10-311] analyzing module shift_division_result
INFO: [VRFC 10-311] analyzing module shift_op
INFO: [VRFC 10-311] analyzing module pad_lsb
INFO: [VRFC 10-311] analyzing module zero_ext
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-311] analyzing module extend_msb
INFO: [VRFC 10-311] analyzing module align_input
INFO: [VRFC 10-311] analyzing module round_towards_inf
INFO: [VRFC 10-311] analyzing module round_towards_even
INFO: [VRFC 10-311] analyzing module trunc
INFO: [VRFC 10-311] analyzing module saturation_arith
INFO: [VRFC 10-311] analyzing module wrap_arith
INFO: [VRFC 10-311] analyzing module convert_type
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fsyde/Workspace/IFM/IFM_RTL/IFM_RTL.ip_user_files/ipstatic/work/hdl/xlclockdriver_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlclockdriver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fsyde/Workspace/IFM/IFM_RTL/IFM_RTL.ip_user_files/ipstatic/work/hdl/ifm_entity_declarations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifm_xlconvert
INFO: [VRFC 10-311] analyzing module sysgen_accum_0932bf0451
INFO: [VRFC 10-311] analyzing module sysgen_constant_71d0fa22b7
INFO: [VRFC 10-311] analyzing module ifm_xldelay
INFO: [VRFC 10-311] analyzing module sysgen_inverter_c9b1913825
INFO: [VRFC 10-311] analyzing module sysgen_logical_5f99e03888
INFO: [VRFC 10-311] analyzing module ifm_xlregister
INFO: [VRFC 10-311] analyzing module sysgen_relational_639524f7d0
INFO: [VRFC 10-311] analyzing module sysgen_constant_4ef91a5823
INFO: [VRFC 10-311] analyzing module sysgen_negate_edd45ee5a2
INFO: [VRFC 10-311] analyzing module sysgen_logical_2283bfdd69
INFO: [VRFC 10-311] analyzing module sysgen_logical_f09796fb8a
INFO: [VRFC 10-311] analyzing module sysgen_relational_e29186f284
INFO: [VRFC 10-311] analyzing module sysgen_constant_117d343824
INFO: [VRFC 10-311] analyzing module sysgen_constant_18e0b164c6
INFO: [VRFC 10-311] analyzing module sysgen_delay_276c9536e2
INFO: [VRFC 10-311] analyzing module sysgen_delay_090567c2fd
INFO: [VRFC 10-311] analyzing module sysgen_relational_634c61e574
INFO: [VRFC 10-311] analyzing module sysgen_mult_97eaf9b52a
INFO: [VRFC 10-311] analyzing module sysgen_addsub_4ae43238ba
INFO: [VRFC 10-311] analyzing module sysgen_accum_122e1effc2
INFO: [VRFC 10-311] analyzing module ifm_xlcmult
INFO: [VRFC 10-311] analyzing module ifm_xlcounter_free
INFO: [VRFC 10-311] analyzing module ifm_xlcounter_limit
INFO: [VRFC 10-311] analyzing module xldivider_generator_35fbedb0beb337359c74de660051a815
INFO: [VRFC 10-311] analyzing module xlcordic_4466f51b23fa2d0b5b38a3bbfad0b000
INFO: [VRFC 10-311] analyzing module xlifm_cmpy_v6_0_i0_90479674483ca40bd316442220988f91
INFO: [VRFC 10-311] analyzing module xldivider_generator_0c1a81ab8d5b5ba34e262088a482075b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fsyde/Workspace/IFM/IFM_RTL/IFM_RTL.ip_user_files/ipstatic/work/hdl/ifm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifm_2_delay_avarage_freq
INFO: [VRFC 10-311] analyzing module ifm_2_delay_avarage_freq1
INFO: [VRFC 10-311] analyzing module ifm_2_delay_instantenous_frequency
INFO: [VRFC 10-311] analyzing module ifm_4_delay_instantenous_frequency
INFO: [VRFC 10-311] analyzing module ifm_envelope_detection_x0
INFO: [VRFC 10-311] analyzing module ifm_threshold_detection
INFO: [VRFC 10-311] analyzing module ifm_envelope_detection
INFO: [VRFC 10-311] analyzing module ifm_struct
INFO: [VRFC 10-311] analyzing module ifm_default_clock_driver
INFO: [VRFC 10-311] analyzing module ifm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fsyde/Workspace/IFM/IFM_RTL/IFM_RTL.gen/sources_1/ip/IFM_0/sim/IFM_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFM_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fsyde/Workspace/IFM/IFM_RTL/IFM_RTL.srcs/sources_1/new/IFM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fsyde/Workspace/IFM/IFM_RTL/IFM_RTL.srcs/sources_1/new/ModelComposer_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ModelComposer_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fsyde/Workspace/IFM/IFM_RTL/IFM_RTL.srcs/sources_1/new/TopModule_IFM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule_IFM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fsyde/Workspace/IFM/IFM_RTL/IFM_RTL.srcs/sources_1/new/complex_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fsyde/Workspace/IFM/IFM_RTL/IFM_RTL.srcs/sources_1/new/envelope_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module envelope_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fsyde/Workspace/IFM/IFM_RTL/IFM_RTL.srcs/sim_1/new/ThresholdDetector_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThresholdDetector_tb
