Timing Analyzer report for tubes-sisdig
Tue Dec  5 21:29:58 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk'
 13. Slow 1200mV 85C Model Setup: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]'
 14. Slow 1200mV 85C Model Setup: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready'
 15. Slow 1200mV 85C Model Setup: 'xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load'
 16. Slow 1200mV 85C Model Setup: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed'
 17. Slow 1200mV 85C Model Setup: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init'
 18. Slow 1200mV 85C Model Hold: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]'
 19. Slow 1200mV 85C Model Hold: 'xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load'
 20. Slow 1200mV 85C Model Hold: 'i_clk'
 21. Slow 1200mV 85C Model Hold: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed'
 22. Slow 1200mV 85C Model Hold: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready'
 23. Slow 1200mV 85C Model Hold: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init'
 24. Slow 1200mV 85C Model Metastability Summary
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'i_clk'
 32. Slow 1200mV 0C Model Setup: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]'
 33. Slow 1200mV 0C Model Setup: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready'
 34. Slow 1200mV 0C Model Setup: 'xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load'
 35. Slow 1200mV 0C Model Setup: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed'
 36. Slow 1200mV 0C Model Setup: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init'
 37. Slow 1200mV 0C Model Hold: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]'
 38. Slow 1200mV 0C Model Hold: 'xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load'
 39. Slow 1200mV 0C Model Hold: 'i_clk'
 40. Slow 1200mV 0C Model Hold: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed'
 41. Slow 1200mV 0C Model Hold: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready'
 42. Slow 1200mV 0C Model Hold: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init'
 43. Slow 1200mV 0C Model Metastability Summary
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'i_clk'
 50. Fast 1200mV 0C Model Setup: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]'
 51. Fast 1200mV 0C Model Setup: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready'
 52. Fast 1200mV 0C Model Setup: 'xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load'
 53. Fast 1200mV 0C Model Setup: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed'
 54. Fast 1200mV 0C Model Setup: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init'
 55. Fast 1200mV 0C Model Hold: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]'
 56. Fast 1200mV 0C Model Hold: 'i_clk'
 57. Fast 1200mV 0C Model Hold: 'xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load'
 58. Fast 1200mV 0C Model Hold: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready'
 59. Fast 1200mV 0C Model Hold: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed'
 60. Fast 1200mV 0C Model Hold: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init'
 61. Fast 1200mV 0C Model Metastability Summary
 62. Multicorner Timing Analysis Summary
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths Summary
 73. Clock Status Summary
 74. Unconstrained Input Ports
 75. Unconstrained Output Ports
 76. Unconstrained Input Ports
 77. Unconstrained Output Ports
 78. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; tubes-sisdig                                           ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.6%      ;
;     Processor 3            ;   4.8%      ;
;     Processor 4            ;   3.1%      ;
;     Processors 5-16        ;   1.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------+
; Clock Name                                                                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                           ;
+-------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------+
; i_clk                                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk }                                                                         ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] }  ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready }      ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init } ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed }         ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load }              ;
+-------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                 ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                   ; Note ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; 89.61 MHz  ; 89.61 MHz       ; i_clk                                                                        ;      ;
; 145.35 MHz ; 145.35 MHz      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready     ;      ;
; 149.79 MHz ; 149.79 MHz      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ;      ;
; 150.49 MHz ; 150.49 MHz      ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load             ;      ;
+------------+-----------------+------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                     ;
+-------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                         ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------------------+---------+---------------+
; i_clk                                                                         ; -12.307 ; -2308.402     ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; -6.950  ; -174.667      ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; -5.880  ; -188.523      ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; -5.645  ; -142.688      ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; -5.348  ; -19.184       ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -2.248  ; -10.787       ;
+-------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                    ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; 0.155 ; 0.000         ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; 0.197 ; 0.000         ;
; i_clk                                                                         ; 0.452 ; 0.000         ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; 0.572 ; 0.000         ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; 0.659 ; 0.000         ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.706 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                      ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; i_clk                                                                         ; -3.000 ; -658.767      ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; -0.303 ; -3.058        ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; 0.180  ; 0.000         ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.363  ; 0.000         ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; 0.372  ; 0.000         ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; 0.419  ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk'                                                                                                                                                                                                                            ;
+---------+--------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                                               ; Launch Clock                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -12.307 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[24] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.930     ; 10.868     ;
; -12.304 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[24] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.930     ; 10.865     ;
; -12.269 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.950     ; 10.810     ;
; -12.269 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.950     ; 10.810     ;
; -12.223 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.947     ; 10.767     ;
; -12.222 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.947     ; 10.766     ;
; -12.037 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[20] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.930     ; 10.598     ;
; -12.035 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[20] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.930     ; 10.596     ;
; -12.003 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[21] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.950     ; 10.544     ;
; -12.003 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[26] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.950     ; 10.544     ;
; -12.002 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[26] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.950     ; 10.543     ;
; -12.001 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[21] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.950     ; 10.542     ;
; -11.967 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[29] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.947     ; 10.511     ;
; -11.795 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[19] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.947     ; 10.339     ;
; -11.772 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.947     ; 10.316     ;
; -11.772 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[28] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.947     ; 10.316     ;
; -11.769 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.947     ; 10.313     ;
; -11.766 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[27] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.947     ; 10.310     ;
; -11.752 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[22] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.947     ; 10.296     ;
; -11.748 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[22] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.947     ; 10.292     ;
; -11.715 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.445     ; 10.761     ;
; -11.705 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[19] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.947     ; 10.249     ;
; -11.650 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[15] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.930     ; 10.211     ;
; -11.649 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[15] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.930     ; 10.210     ;
; -11.600 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[17] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.950     ; 10.141     ;
; -11.597 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[17] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.950     ; 10.138     ;
; -11.463 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[18] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.925     ; 10.029     ;
; -11.302 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.485     ; 10.308     ;
; -11.285 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[25] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.485     ; 10.291     ;
; -11.265 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.445     ; 10.311     ;
; -11.253 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[13] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.925     ; 9.819      ;
; -11.247 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[25] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.445     ; 10.293     ;
; -11.210 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.930     ; 9.771      ;
; -11.210 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.933     ; 9.768      ;
; -11.209 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.933     ; 9.767      ;
; -11.209 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.930     ; 9.770      ;
; -11.105 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[14] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.485     ; 10.111     ;
; -11.067 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[14] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.445     ; 10.113     ;
; -10.992 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.933     ; 9.550      ;
; -10.991 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.933     ; 9.549      ;
; -10.978 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[16] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.932     ; 9.537      ;
; -10.977 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[16] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.932     ; 9.536      ;
; -10.952 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[18] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.414     ; 10.029     ;
; -10.943 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[12] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.950     ; 9.484      ;
; -10.942 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[12] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.950     ; 9.483      ;
; -10.742 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[13] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.414     ; 9.819      ;
; -10.614 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.925     ; 9.180      ;
; -10.487 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[7]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.485     ; 9.493      ;
; -10.467 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.925     ; 9.033      ;
; -10.447 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[7]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.445     ; 9.493      ;
; -10.405 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.950     ; 8.946      ;
; -10.405 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.950     ; 8.946      ;
; -10.390 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.927     ; 8.954      ;
; -10.160 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.060     ; 11.101     ;
; -10.157 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.060     ; 11.098     ;
; -10.122 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.080     ; 11.043     ;
; -10.122 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.080     ; 11.043     ;
; -10.114 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.077     ; 11.038     ;
; -10.113 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.077     ; 11.037     ;
; -10.111 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.060     ; 11.052     ;
; -10.108 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.060     ; 11.049     ;
; -10.105 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.414     ; 9.182      ;
; -10.073 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.080     ; 10.994     ;
; -10.073 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.080     ; 10.994     ;
; -10.058 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.077     ; 10.982     ;
; -10.057 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.077     ; 10.981     ;
; -10.045 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.946     ; 8.590      ;
; -10.037 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.060     ; 10.978     ;
; -10.034 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.060     ; 10.975     ;
; -10.024 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.950     ; 8.565      ;
; -10.021 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.950     ; 8.562      ;
; -9.999  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.080     ; 10.920     ;
; -9.999  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.080     ; 10.920     ;
; -9.957  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.414     ; 9.034      ;
; -9.944  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.077     ; 10.868     ;
; -9.943  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.077     ; 10.867     ;
; -9.894  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[21] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.080     ; 10.815     ;
; -9.892  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[21] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.080     ; 10.813     ;
; -9.890  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[20] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.060     ; 10.831     ;
; -9.888  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[20] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.060     ; 10.829     ;
; -9.858  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[29] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.077     ; 10.782     ;
; -9.856  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[26] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.080     ; 10.777     ;
; -9.855  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[26] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.080     ; 10.776     ;
; -9.841  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[20] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.060     ; 10.782     ;
; -9.839  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[20] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.060     ; 10.780     ;
; -9.838  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[21] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.080     ; 10.759     ;
; -9.836  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[21] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.080     ; 10.757     ;
; -9.807  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[26] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.080     ; 10.728     ;
; -9.806  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[26] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.080     ; 10.727     ;
; -9.802  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[29] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.077     ; 10.726     ;
; -9.767  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[20] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.060     ; 10.708     ;
; -9.765  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[20] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.060     ; 10.706     ;
; -9.733  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[26] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.080     ; 10.654     ;
; -9.732  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[26] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.080     ; 10.653     ;
; -9.724  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[21] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.080     ; 10.645     ;
; -9.722  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[21] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.080     ; 10.643     ;
; -9.688  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[29] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.077     ; 10.612     ;
; -9.686  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[19] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.077     ; 10.610     ;
; -9.676  ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v0_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.060     ; 10.617     ;
; -9.673  ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v1_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.060     ; 10.614     ;
+---------+--------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]'                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                              ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -6.950 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[3] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 2.083      ; 8.344      ;
; -6.789 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[4] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 2.083      ; 8.183      ;
; -6.651 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[4] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 2.082      ; 8.077      ;
; -6.637 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[7] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 2.083      ; 8.031      ;
; -6.584 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[2] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 2.083      ; 7.978      ;
; -6.499 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[7] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 2.082      ; 7.925      ;
; -6.478 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[5] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 2.091      ; 7.880      ;
; -6.438 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[6] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 2.083      ; 7.832      ;
; -6.378 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[4] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.494      ; 7.377      ;
; -6.340 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[5] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 2.090      ; 7.774      ;
; -6.300 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[6] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 2.082      ; 7.726      ;
; -6.188 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[7] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.494      ; 7.187      ;
; -6.181 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[3] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 2.082      ; 7.607      ;
; -6.115 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[1] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 2.082      ; 7.541      ;
; -6.079 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[3] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.454      ; 8.344      ;
; -6.048 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[3] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.494      ; 7.047      ;
; -6.041 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[5] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.502      ; 7.048      ;
; -5.981 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[6] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.494      ; 6.980      ;
; -5.918 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[4] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.454      ; 8.183      ;
; -5.815 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[2] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 2.082      ; 7.241      ;
; -5.780 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[4] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.453      ; 8.077      ;
; -5.766 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[7] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.454      ; 8.031      ;
; -5.761 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[1] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 2.083      ; 7.155      ;
; -5.713 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[2] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.454      ; 7.978      ;
; -5.672 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[2] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.494      ; 6.671      ;
; -5.628 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[7] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.453      ; 7.925      ;
; -5.607 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[5] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.462      ; 7.880      ;
; -5.567 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[6] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.454      ; 7.832      ;
; -5.469 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[5] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.461      ; 7.774      ;
; -5.429 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[6] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.453      ; 7.726      ;
; -5.310 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[3] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.453      ; 7.607      ;
; -5.244 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[1] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.453      ; 7.541      ;
; -5.066 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -1.298     ; 3.761      ;
; -4.985 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[1] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.494      ; 5.984      ;
; -4.966 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.166     ; 4.481      ;
; -4.944 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[2] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.453      ; 7.241      ;
; -4.890 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[1] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.454      ; 7.155      ;
; -4.855 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.890      ; 5.426      ;
; -4.817 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.180     ; 4.630      ;
; -4.771 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.940      ; 5.502      ;
; -4.754 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -1.551     ; 3.196      ;
; -4.740 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -1.686     ; 3.047      ;
; -4.716 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[1]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.036      ; 5.433      ;
; -4.674 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.260      ; 5.769      ;
; -4.672 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.983      ; 5.321      ;
; -4.670 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.415      ; 4.766      ;
; -4.651 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.373     ; 3.944      ;
; -4.637 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.033      ; 5.351      ;
; -4.626 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[9]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.380      ; 4.687      ;
; -4.603 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[2]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.035      ; 5.319      ;
; -4.600 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[30]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -1.555     ; 3.038      ;
; -4.595 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.330      ; 5.807      ;
; -4.590 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -1.536     ; 3.047      ;
; -4.585 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.306      ; 5.755      ;
; -4.579 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.465      ; 4.835      ;
; -4.574 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.026     ; 4.430      ;
; -4.567 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.569      ; 4.968      ;
; -4.565 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.303     ; 4.143      ;
; -4.565 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[2]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.035     ; 4.523      ;
; -4.564 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.050     ; 4.378      ;
; -4.555 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.598      ; 4.834      ;
; -4.552 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.253      ; 4.486      ;
; -4.520 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[20]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.096      ; 4.297      ;
; -4.519 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[2]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.085      ; 5.395      ;
; -4.513 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[17]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.327      ; 4.878      ;
; -4.511 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[5]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.653      ; 4.845      ;
; -4.508 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.204      ; 4.547      ;
; -4.506 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.073     ; 4.099      ;
; -4.503 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[19]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.474      ; 5.155      ;
; -4.488 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[8]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.382      ; 4.551      ;
; -4.482 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[20]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.697      ; 5.233      ;
; -4.482 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.785      ; 5.102      ;
; -4.480 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.508      ; 4.654      ;
; -4.477 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.083     ; 4.235      ;
; -4.476 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[11]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.381      ; 4.538      ;
; -4.471 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.648      ; 4.910      ;
; -4.468 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.303      ; 4.562      ;
; -4.457 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -1.610     ; 2.840      ;
; -4.456 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[1]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.034     ; 4.415      ;
; -4.454 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[17]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.469      ; 4.604      ;
; -4.436 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[20]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.146      ; 4.373      ;
; -4.431 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[13]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.446      ; 4.557      ;
; -4.429 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.274      ; 4.585      ;
; -4.428 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[1]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.715      ; 4.975      ;
; -4.427 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.003     ; 4.305      ;
; -4.422 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[19]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.352      ; 4.455      ;
; -4.422 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[2]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.405      ; 5.662      ;
; -4.421 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.282      ; 4.538      ;
; -4.420 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[2]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.128      ; 5.214      ;
; -4.419 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.005      ; 4.090      ;
; -4.419 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.250      ; 4.533      ;
; -4.416 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[27]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -1.548     ; 2.861      ;
; -4.410 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[1]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.086      ; 5.287      ;
; -4.409 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[7]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.656      ; 4.746      ;
; -4.403 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.855      ; 5.140      ;
; -4.399 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -1.398     ; 2.994      ;
; -4.393 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.831      ; 5.088      ;
; -4.383 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[16]          ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.223      ; 4.287      ;
; -4.382 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.094      ; 4.308      ;
; -4.380 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[8]           ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.432      ; 4.603      ;
+--------+------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                             ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -5.880 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.127      ; 5.834      ;
; -5.764 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.345     ; 4.427      ;
; -5.550 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.459      ; 5.836      ;
; -5.434 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.013     ; 4.429      ;
; -5.395 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.132      ; 5.359      ;
; -5.317 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.124      ; 5.286      ;
; -5.294 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.125      ; 5.257      ;
; -5.235 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[23]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.134     ; 4.951      ;
; -5.226 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.492      ; 5.545      ;
; -5.184 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[6]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.456      ; 5.467      ;
; -5.126 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.050     ; 4.903      ;
; -5.110 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.020      ; 4.138      ;
; -5.108 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.442      ; 5.377      ;
; -5.068 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[6]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.016     ; 4.060      ;
; -5.065 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.464      ; 5.361      ;
; -5.050 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.440      ; 5.317      ;
; -5.043 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[7]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.460      ; 5.330      ;
; -5.041 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.053     ; 4.815      ;
; -5.021 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.493      ; 5.341      ;
; -5.017 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.457      ; 5.301      ;
; -5.010 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.522     ; 3.496      ;
; -4.992 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.030     ; 3.970      ;
; -4.987 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.456      ; 5.288      ;
; -4.967 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[27]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.055      ; 4.873      ;
; -4.964 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.457      ; 5.259      ;
; -4.953 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.053     ; 4.727      ;
; -4.934 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.032     ; 3.910      ;
; -4.927 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[7]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.012     ; 3.923      ;
; -4.925 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.525     ; 3.408      ;
; -4.905 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.021      ; 3.934      ;
; -4.905 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[23]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.198      ; 4.953      ;
; -4.901 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.015     ; 3.894      ;
; -4.888 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[24]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.159     ; 4.739      ;
; -4.883 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[26]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.057      ; 5.109      ;
; -4.882 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[21]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.159     ; 4.695      ;
; -4.879 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[22]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.138     ; 4.585      ;
; -4.872 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 1.332      ; 6.214      ;
; -4.837 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.525     ; 3.320      ;
; -4.829 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[19]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.132     ; 4.543      ;
; -4.819 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[25]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.055      ; 5.044      ;
; -4.814 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.439      ; 5.098      ;
; -4.797 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[17]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.133     ; 4.515      ;
; -4.794 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.217     ; 4.584      ;
; -4.791 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.440      ; 5.069      ;
; -4.761 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 1.839      ; 6.610      ;
; -4.760 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[16]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.131     ; 4.467      ;
; -4.758 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.056     ; 4.547      ;
; -4.741 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.497      ; 5.070      ;
; -4.735 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.055     ; 4.518      ;
; -4.732 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.437      ; 5.014      ;
; -4.709 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.438      ; 4.985      ;
; -4.705 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[18]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.142     ; 4.414      ;
; -4.702 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[7]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.361     ; 4.188      ;
; -4.699 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[6]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.461      ; 4.992      ;
; -4.684 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[7]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.457      ; 4.986      ;
; -4.683 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.290      ; 4.980      ;
; -4.682 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.490      ; 5.017      ;
; -4.668 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 1.329      ; 6.007      ;
; -4.663 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.489      ; 4.997      ;
; -4.661 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[7]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.458      ; 4.957      ;
; -4.659 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.491      ; 4.988      ;
; -4.641 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.045     ; 4.428      ;
; -4.640 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.490      ; 4.968      ;
; -4.640 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.056     ; 4.429      ;
; -4.637 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[27]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.387      ; 4.875      ;
; -4.623 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.447      ; 4.902      ;
; -4.621 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[6]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.453      ; 4.919      ;
; -4.619 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[12]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.344     ; 4.258      ;
; -4.617 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.055     ; 4.400      ;
; -4.615 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[16] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.222      ; 4.664      ;
; -4.598 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[6]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.454      ; 4.890      ;
; -4.597 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[13] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.450      ; 4.874      ;
; -4.590 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.220     ; 4.377      ;
; -4.581 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[23]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.231      ; 4.662      ;
; -4.579 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.359     ; 4.075      ;
; -4.565 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.445      ; 4.842      ;
; -4.563 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.053     ; 4.355      ;
; -4.558 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[7]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.465      ; 4.855      ;
; -4.558 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[24]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.173      ; 4.741      ;
; -4.556 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.048     ; 4.340      ;
; -4.553 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[26]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.389      ; 5.111      ;
; -4.552 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[21]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.173      ; 4.697      ;
; -4.549 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[22]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.194      ; 4.587      ;
; -4.540 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.052     ; 4.326      ;
; -4.539 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[6]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[23]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.195      ; 4.584      ;
; -4.536 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.498      ; 4.866      ;
; -4.533 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 1.329      ; 5.872      ;
; -4.532 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.462      ; 4.826      ;
; -4.527 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[17] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.223      ; 4.577      ;
; -4.499 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[19]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.200      ; 4.545      ;
; -4.489 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[25]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.387      ; 5.046      ;
; -4.481 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[13] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.022     ; 3.467      ;
; -4.481 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[23]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.311     ; 4.020      ;
; -4.472 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[12] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.443      ; 4.742      ;
; -4.468 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.048     ; 4.252      ;
; -4.467 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[17]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.199      ; 4.517      ;
; -4.466 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[20]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.053      ; 4.691      ;
; -4.465 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[18] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.233      ; 4.525      ;
; -4.463 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[23]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.181      ; 4.494      ;
; -4.455 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.220     ; 4.242      ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load'                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -5.645 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.066     ; 4.964      ;
; -5.575 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.299     ; 4.844      ;
; -5.522 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.300     ; 4.790      ;
; -5.478 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.065     ; 4.798      ;
; -5.381 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.240     ; 4.709      ;
; -5.371 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.078     ; 4.678      ;
; -5.284 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.006     ; 4.663      ;
; -5.283 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.316     ; 4.535      ;
; -5.276 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.064     ; 5.036      ;
; -5.247 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.312     ; 4.503      ;
; -5.225 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.076     ; 4.534      ;
; -5.223 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.065     ; 4.982      ;
; -5.205 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.316     ; 4.457      ;
; -5.200 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.064     ; 4.986      ;
; -5.186 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.082     ; 4.489      ;
; -5.147 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.065     ; 4.932      ;
; -5.119 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.082     ; 4.422      ;
; -5.118 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.121     ; 4.565      ;
; -5.108 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.082     ; 4.411      ;
; -5.104 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.038     ; 4.891      ;
; -5.101 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.111      ; 4.597      ;
; -5.099 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.310     ; 4.357      ;
; -5.082 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.005     ; 4.901      ;
; -5.051 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.039     ; 4.837      ;
; -5.043 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.314     ; 4.297      ;
; -5.032 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.113      ; 4.530      ;
; -5.029 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.235     ; 4.794      ;
; -5.026 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.065     ; 4.819      ;
; -5.011 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.316     ; 4.263      ;
; -5.006 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.005     ; 4.851      ;
; -4.999 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.039     ; 4.793      ;
; -4.984 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.081     ; 4.727      ;
; -4.976 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.236     ; 4.740      ;
; -4.954 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.038     ; 4.775      ;
; -4.948 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.077     ; 4.695      ;
; -4.946 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.080     ; 4.251      ;
; -4.920 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.123     ; 4.365      ;
; -4.910 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.021      ; 4.756      ;
; -4.908 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.081     ; 4.677      ;
; -4.906 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.081     ; 4.649      ;
; -4.878 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.310     ; 4.136      ;
; -4.872 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.077     ; 4.645      ;
; -4.859 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.064     ; 4.653      ;
; -4.835 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.176     ; 4.659      ;
; -4.832 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.038     ; 4.627      ;
; -4.830 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.081     ; 4.599      ;
; -4.824 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.234     ; 4.571      ;
; -4.822 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.039     ; 4.607      ;
; -4.821 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.236     ; 4.556      ;
; -4.819 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.114      ; 4.757      ;
; -4.812 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.055     ; 4.582      ;
; -4.800 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.075     ; 4.549      ;
; -4.787 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.037     ; 4.609      ;
; -4.781 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.076     ; 4.090      ;
; -4.776 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.051     ; 4.550      ;
; -4.769 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.040     ; 4.553      ;
; -4.768 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.237     ; 4.502      ;
; -4.761 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.042     ; 4.551      ;
; -4.752 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.077     ; 4.533      ;
; -4.744 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.035     ; 4.094      ;
; -4.744 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.079     ; 4.489      ;
; -4.743 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.114      ; 4.707      ;
; -4.737 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.252     ; 4.485      ;
; -4.734 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.055     ; 4.504      ;
; -4.725 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.051     ; 4.507      ;
; -4.724 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.075     ; 4.499      ;
; -4.712 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.081     ; 4.455      ;
; -4.701 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.248     ; 4.453      ;
; -4.680 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.050     ; 4.489      ;
; -4.669 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.094     ; 4.427      ;
; -4.668 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.079     ; 4.439      ;
; -4.665 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.005     ; 4.518      ;
; -4.659 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.252     ; 4.407      ;
; -4.657 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.233     ; 4.405      ;
; -4.647 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.140      ; 4.612      ;
; -4.638 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.021      ; 4.492      ;
; -4.636 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.081     ; 4.405      ;
; -4.634 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.039     ; 4.419      ;
; -4.628 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.049     ; 4.404      ;
; -4.628 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.020      ; 4.472      ;
; -4.627 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.177     ; 4.421      ;
; -4.621 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.112      ; 4.557      ;
; -4.607 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.037     ; 4.403      ;
; -4.606 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.075     ; 4.389      ;
; -4.594 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.041     ; 4.385      ;
; -4.593 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.022      ; 4.474      ;
; -4.586 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.269     ; 3.885      ;
; -4.581 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.040     ; 4.365      ;
; -4.579 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.075     ; 4.328      ;
; -4.579 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.049     ; 4.363      ;
; -4.572 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.053     ; 4.344      ;
; -4.572 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.057     ; 4.515      ;
; -4.571 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.124     ; 4.015      ;
; -4.567 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.081     ; 4.344      ;
; -4.553 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.246     ; 4.307      ;
; -4.550 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.246     ; 4.285      ;
; -4.545 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.112      ; 4.507      ;
; -4.540 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.055     ; 4.310      ;
; -4.540 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.055     ; 4.318      ;
; -4.534 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.048     ; 4.345      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed'                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                              ; Launch Clock                                                                  ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -5.348 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.633      ; 4.450      ;
; -5.348 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.627      ; 4.444      ;
; -5.314 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.633      ; 4.416      ;
; -5.310 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.627      ; 4.406      ;
; -5.221 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.821      ; 4.511      ;
; -5.187 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.616      ; 4.272      ;
; -5.166 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.631      ; 4.266      ;
; -5.153 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.627      ; 4.249      ;
; -5.148 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.674      ; 4.291      ;
; -5.132 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.629      ; 4.230      ;
; -5.098 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.821      ; 4.388      ;
; -5.048 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.820      ; 4.337      ;
; -5.040 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.614      ; 4.123      ;
; -5.036 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.820      ; 4.325      ;
; -5.032 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.672      ; 4.173      ;
; -5.005 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.642      ; 4.116      ;
; -4.938 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 2.039      ; 4.936      ;
; -4.889 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.819      ; 4.177      ;
; -4.859 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.644      ; 3.972      ;
; -4.840 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.618      ; 3.927      ;
; -4.810 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 2.008      ; 4.777      ;
; -4.788 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.642      ; 3.899      ;
; -4.781 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.616      ; 3.866      ;
; -4.640 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.643      ; 3.752      ;
; -4.616 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.615      ; 3.700      ;
; -4.611 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.616      ; 3.696      ;
; -4.487 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.614      ; 3.570      ;
; -4.455 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.888      ; 3.812      ;
; -4.438 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.616      ; 3.523      ;
; -4.243 ; shift_register:sreg_ende|reg_data[0]                                          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 2.027      ; 4.229      ;
; -4.204 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_waiting           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 2.005      ; 4.168      ;
; -4.153 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.632      ; 4.512      ;
; -4.153 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.626      ; 4.506      ;
; -4.119 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.632      ; 4.478      ;
; -4.115 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.626      ; 4.468      ;
; -4.098 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 2.122      ; 4.179      ;
; -4.062 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 2.017      ; 4.038      ;
; -4.053 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 2.017      ; 4.029      ;
; -4.026 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.820      ; 4.573      ;
; -3.992 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.615      ; 4.334      ;
; -3.971 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.630      ; 4.328      ;
; -3.958 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.626      ; 4.311      ;
; -3.937 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.628      ; 4.292      ;
; -3.925 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.673      ; 4.325      ;
; -3.903 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.820      ; 4.450      ;
; -3.853 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.819      ; 4.399      ;
; -3.845 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.613      ; 4.185      ;
; -3.841 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.819      ; 4.387      ;
; -3.837 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.671      ; 4.235      ;
; -3.810 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.641      ; 4.178      ;
; -3.725 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 2.038      ; 4.980      ;
; -3.694 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.818      ; 4.239      ;
; -3.636 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.643      ; 4.006      ;
; -3.633 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.617      ; 3.977      ;
; -3.597 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 2.007      ; 4.821      ;
; -3.593 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.641      ; 3.961      ;
; -3.586 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.615      ; 3.928      ;
; -3.445 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.642      ; 3.814      ;
; -3.421 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.614      ; 3.762      ;
; -3.416 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.615      ; 3.758      ;
; -3.415 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 4.630      ; 6.275      ;
; -3.292 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.613      ; 3.632      ;
; -3.260 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.887      ; 3.874      ;
; -3.243 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.615      ; 3.585      ;
; -3.048 ; shift_register:sreg_ende|reg_data[0]                                          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 2.026      ; 4.291      ;
; -2.991 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_waiting           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 2.004      ; 4.212      ;
; -2.982 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_waiting_683 ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.805      ; 4.289      ;
; -2.903 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 2.121      ; 4.241      ;
; -2.849 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 2.016      ; 4.082      ;
; -2.840 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 2.016      ; 4.073      ;
; -2.721 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.624      ; 3.542      ;
; -2.716 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.630      ; 3.543      ;
; -2.709 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.624      ; 3.530      ;
; -2.701 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.630      ; 3.528      ;
; -2.689 ; shift_register:sreg_ende|reg_data[0]                                          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_done_641 ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.828      ; 4.012      ;
; -2.637 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 4.630      ; 5.997      ;
; -2.587 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.671      ; 3.455      ;
; -2.587 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.624      ; 3.408      ;
; -2.570 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.818      ; 3.585      ;
; -2.542 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.613      ; 3.352      ;
; -2.533 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.626      ; 3.356      ;
; -2.517 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.628      ; 3.342      ;
; -2.469 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_waiting_683 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 4.427      ; 6.669      ;
; -2.459 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.818      ; 3.474      ;
; -2.456 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.817      ; 3.470      ;
; -2.432 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.611      ; 3.240      ;
; -2.392 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.639      ; 3.228      ;
; -2.382 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.817      ; 3.396      ;
; -2.369 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.669      ; 3.235      ;
; -2.298 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.641      ; 3.136      ;
; -2.279 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.615      ; 3.091      ;
; -2.226 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.816      ; 3.239      ;
; -2.202 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 4.629      ; 6.319      ;
; -2.188 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.613      ; 2.998      ;
; -2.164 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.639      ; 3.000      ;
; -2.082 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_waiting_683 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 4.427      ; 6.782      ;
; -2.047 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.612      ; 2.856      ;
; -2.023 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.613      ; 2.833      ;
; -1.977 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.640      ; 2.814      ;
; -1.926 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.611      ; 2.734      ;
+--------+-------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init'                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                ; Launch Clock                                                     ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -2.248 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_v0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 4.258      ; 6.262      ;
; -2.123 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.654      ; 3.271      ;
; -2.106 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.663      ; 3.263      ;
; -2.068 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.664      ; 3.217      ;
; -1.913 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.654      ; 3.060      ;
; -1.772 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.655      ; 2.912      ;
; -1.769 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.769      ; 3.023      ;
; -1.765 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.768      ; 3.027      ;
; -1.758 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum     ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.686      ; 2.929      ;
; -1.745 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.768      ; 3.006      ;
; -1.630 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.663      ; 2.786      ;
; -1.614 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.663      ; 2.770      ;
; -1.490 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_v0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 1.000        ; 4.258      ; 6.004      ;
; -1.397 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum     ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.685      ; 2.576      ;
; -1.383 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|done      ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 0.460      ; 1.202      ;
; -1.052 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.661      ; 2.365      ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                              ; Launch Clock                                                                  ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.155 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 5.925      ; 6.341      ;
; 0.362 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading2 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed                ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.812      ; 1.204      ;
; 0.441 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading2_963 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 4.738      ; 5.440      ;
; 0.487 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_waiting  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_command_989  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 1.984      ; 2.001      ;
; 0.494 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[0]            ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 6.119      ; 6.874      ;
; 0.580 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.526      ; 2.136      ;
; 0.591 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading2 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading1_976 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 1.983      ; 2.104      ;
; 0.622 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[0]            ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 6.119      ; 6.522      ;
; 0.653 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.181      ; 1.864      ;
; 0.718 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.889      ; 1.637      ;
; 0.739 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[3]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[3]            ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 3.296      ; 4.065      ;
; 0.740 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[4]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[4]            ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 3.321      ; 4.091      ;
; 0.747 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[6]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[6]            ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 3.321      ; 4.098      ;
; 0.786 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.364      ; 2.180      ;
; 0.792 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading2_963 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 4.738      ; 5.311      ;
; 0.797 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_command  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading1_976 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 1.983      ; 2.310      ;
; 0.801 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[15]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.506      ; 2.337      ;
; 0.818 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.945      ; 2.793      ;
; 0.829 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init       ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 4.578      ; 5.688      ;
; 0.844 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[7]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.123      ; 1.997      ;
; 0.844 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.395      ; 3.269      ;
; 0.845 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[27]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.257      ; 3.132      ;
; 0.846 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[5]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.126      ; 2.002      ;
; 0.853 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.107      ; 2.990      ;
; 0.855 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[7]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[7]            ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 3.496      ; 4.381      ;
; 0.856 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.403      ; 2.289      ;
; 0.861 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[13]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.405      ; 2.296      ;
; 0.863 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[2]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[2]            ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 3.319      ; 4.212      ;
; 0.866 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[14]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.437      ; 2.333      ;
; 0.877 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[1]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[1]            ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 3.326      ; 4.233      ;
; 0.885 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 5.578      ; 6.724      ;
; 0.888 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.260      ; 3.178      ;
; 0.889 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[10]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.398      ; 2.317      ;
; 0.889 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[9]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.399      ; 2.318      ;
; 0.890 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[11]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.398      ; 2.318      ;
; 0.890 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[8]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.397      ; 2.317      ;
; 0.935 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[28]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.258      ; 3.223      ;
; 0.982 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 5.578      ; 6.341      ;
; 0.999 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.867      ; 2.896      ;
; 1.005 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[5]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[5]            ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 3.305      ; 4.340      ;
; 1.018 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 5.925      ; 6.724      ;
; 1.024 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.007      ; 3.061      ;
; 1.048 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.245      ; 3.323      ;
; 1.063 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.319      ; 3.412      ;
; 1.081 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[20]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.683      ; 2.794      ;
; 1.147 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 4.578      ; 5.986      ;
; 1.153 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[30]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.264      ; 3.447      ;
; 1.170 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[16]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.556      ; 2.756      ;
; 1.220 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 5.579      ; 7.060      ;
; 1.289 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 5.926      ; 7.476      ;
; 1.297 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[19]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.427      ; 2.754      ;
; 1.306 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[17]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.310      ; 2.646      ;
; 1.329 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init       ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 4.578      ; 5.688      ;
; 1.353 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 5.926      ; 7.060      ;
; 1.429 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 1.983      ; 2.942      ;
; 1.550 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 4.578      ; 5.909      ;
; 1.847 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.063      ; 1.910      ;
; 1.875 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.746      ; 2.651      ;
; 1.877 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[1]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.743      ; 2.650      ;
; 1.879 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[2]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.744      ; 2.653      ;
; 1.938 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[15]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[15]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.092      ; 2.030      ;
; 1.970 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.076      ; 2.046      ;
; 1.985 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[14]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[14]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.064      ; 2.049      ;
; 2.043 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.124      ; 2.167      ;
; 2.054 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[27]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[27]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.097      ; 2.151      ;
; 2.110 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[28]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[28]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.097      ; 2.207      ;
; 2.113 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.098      ; 2.211      ;
; 2.116 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 5.579      ; 7.476      ;
; 2.118 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[30]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[30]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.098      ; 2.216      ;
; 2.159 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[5]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[5]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.052      ; 2.211      ;
; 2.173 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[7]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[7]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.051      ; 2.224      ;
; 2.216 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.165      ; 2.381      ;
; 2.224 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.061      ; 2.285      ;
; 2.242 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[13]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[13]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.070      ; 2.312      ;
; 2.243 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.176      ; 2.419      ;
; 2.246 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[10]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[10]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.063      ; 2.309      ;
; 2.251 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[14]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[15]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.133      ; 2.384      ;
; 2.255 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[5]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.290      ; 2.545      ;
; 2.261 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.135      ; 2.396      ;
; 2.280 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.037      ; 2.317      ;
; 2.281 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.472      ; 2.753      ;
; 2.293 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[8]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[8]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.062      ; 2.355      ;
; 2.319 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[7]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.331      ; 2.650      ;
; 2.330 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[13]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[15]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.171      ; 2.501      ;
; 2.334 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[15]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.166      ; 2.500      ;
; 2.347 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[27]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.315      ; 2.662      ;
; 2.347 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[2]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.473      ; 2.820      ;
; 2.351 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[30]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.153      ; 2.504      ;
; 2.361 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[14]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.097      ; 2.458      ;
; 2.361 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[1]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.474      ; 2.835      ;
; 2.364 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[27]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.385      ; 2.749      ;
; 2.364 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[1]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading2_963 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 1.944      ; 3.838      ;
; 2.366 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[9]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[9]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.063      ; 2.429      ;
; 2.378 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[11]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[11]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.063      ; 2.441      ;
; 2.378 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[11]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.068      ; 2.446      ;
; 2.380 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.655      ; 3.035      ;
; 2.382 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[13]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[14]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.102      ; 2.484      ;
; 2.382 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.318      ; 2.700      ;
; 2.383 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.259      ; 2.642      ;
; 2.389 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[10]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.068      ; 2.457      ;
+-------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load'                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.197 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.571      ; 1.298      ;
; 0.456 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.570      ; 1.556      ;
; 0.498 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.542      ; 1.570      ;
; 0.522 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.600      ; 1.652      ;
; 0.524 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.598      ; 1.652      ;
; 0.525 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.599      ; 1.654      ;
; 0.525 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.596      ; 1.651      ;
; 0.525 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.598      ; 1.653      ;
; 0.526 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.600      ; 1.656      ;
; 0.527 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.598      ; 1.655      ;
; 0.528 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.598      ; 1.656      ;
; 0.539 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.572      ; 1.641      ;
; 0.545 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.571      ; 1.646      ;
; 0.546 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.570      ; 1.646      ;
; 0.546 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.572      ; 1.648      ;
; 0.635 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.585      ; 1.750      ;
; 0.636 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.587      ; 1.753      ;
; 0.640 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.587      ; 1.757      ;
; 0.643 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.587      ; 1.760      ;
; 0.643 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.581      ; 1.754      ;
; 0.646 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.581      ; 1.757      ;
; 0.647 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.583      ; 1.760      ;
; 0.667 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.540      ; 1.737      ;
; 0.892 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.511      ; 1.933      ;
; 0.932 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.326      ; 1.788      ;
; 0.988 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.395      ; 1.913      ;
; 0.988 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.394      ; 1.912      ;
; 0.994 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.394      ; 1.918      ;
; 0.998 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.393      ; 1.921      ;
; 1.001 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.393      ; 1.924      ;
; 1.006 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.392      ; 1.928      ;
; 1.082 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.394      ; 2.006      ;
; 1.651 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.065      ; 1.716      ;
; 1.731 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.066      ; 1.797      ;
; 1.884 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.066      ; 1.950      ;
; 1.886 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.066      ; 1.952      ;
; 1.896 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.067      ; 1.963      ;
; 1.904 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.067      ; 1.971      ;
; 1.912 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.067      ; 1.979      ;
; 1.917 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.065      ; 1.982      ;
; 1.922 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.063      ; 1.985      ;
; 1.924 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.067      ; 1.991      ;
; 1.931 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.066      ; 1.997      ;
; 1.969 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.066      ; 2.035      ;
; 1.975 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.067      ; 2.042      ;
; 1.988 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.064      ; 2.052      ;
; 2.039 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.058      ; 2.097      ;
; 2.062 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.055      ; 2.117      ;
; 2.089 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.301      ; 2.390      ;
; 2.096 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.059      ; 2.155      ;
; 2.106 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.059      ; 2.165      ;
; 2.159 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.059      ; 2.218      ;
; 2.172 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.064      ; 2.236      ;
; 2.175 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.065      ; 2.240      ;
; 2.180 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.064      ; 2.244      ;
; 2.191 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.065      ; 2.256      ;
; 2.212 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.064      ; 2.276      ;
; 2.212 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.040      ; 2.252      ;
; 2.228 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.299      ; 2.527      ;
; 2.231 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.300      ; 2.531      ;
; 2.233 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.264      ; 2.497      ;
; 2.244 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.066      ; 2.310      ;
; 2.250 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.065      ; 2.315      ;
; 2.257 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.069      ; 2.326      ;
; 2.257 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.263      ; 2.520      ;
; 2.261 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.066      ; 2.327      ;
; 2.264 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.066      ; 2.330      ;
; 2.265 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.065      ; 2.330      ;
; 2.278 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.040      ; 2.318      ;
; 2.279 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.039      ; 2.318      ;
; 2.301 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.301      ; 2.602      ;
; 2.320 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.066      ; 2.386      ;
; 2.328 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.062      ; 2.390      ;
; 2.330 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.066      ; 2.396      ;
; 2.347 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.065      ; 2.412      ;
; 2.348 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.065      ; 2.413      ;
; 2.348 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.069      ; 2.417      ;
; 2.351 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.066      ; 2.417      ;
; 2.351 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.038      ; 2.389      ;
; 2.358 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.039      ; 2.397      ;
; 2.362 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.066      ; 2.428      ;
; 2.376 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.071      ; 2.447      ;
; 2.377 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.067      ; 2.444      ;
; 2.379 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.064      ; 2.443      ;
; 2.382 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.066      ; 2.448      ;
; 2.386 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.066      ; 2.452      ;
; 2.396 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.248      ; 2.644      ;
; 2.397 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.065      ; 2.462      ;
; 2.399 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.263      ; 2.662      ;
; 2.401 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.059      ; 2.460      ;
; 2.401 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.266      ; 2.667      ;
; 2.406 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.067      ; 2.473      ;
; 2.416 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.265      ; 2.681      ;
; 2.417 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.038      ; 2.455      ;
; 2.418 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.037      ; 2.455      ;
; 2.420 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.041      ; 2.461      ;
; 2.422 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.264      ; 2.686      ;
; 2.428 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.040      ; 2.468      ;
; 2.431 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.039      ; 2.470      ;
; 2.432 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.068      ; 2.500      ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk'                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.452 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|bps_start_r  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|bps_start_r  ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[3]       ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[3]       ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|tx_en        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|tx_en        ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[2]       ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[2]       ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[1]       ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[1]       ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[0]       ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[0]       ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|rs232_tx_r   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|rs232_tx_r   ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; shift_register:sreg_ende|reg_data[0]                                            ; shift_register:sreg_ende|reg_data[0]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_temp_data[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_temp_data[0] ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[1]          ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[1]          ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[2]          ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[2]          ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[3]          ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[3]          ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|bps_start_r     ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|bps_start_r     ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[0]          ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[0]          ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.485 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_int_i        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_int_i        ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.049      ; 0.746      ;
; 0.500 ; shift_register:sreg_key|reg_data[30]                                            ; shift_register:sreg_key|reg_data[38]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.793      ;
; 0.507 ; shift_register:sreg_key|reg_data[106]                                           ; shift_register:sreg_key|reg_data[114]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; shift_register:sreg_key|reg_data[14]                                            ; shift_register:sreg_key|reg_data[22]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; shift_register:sreg_key|reg_data[101]                                           ; shift_register:sreg_key|reg_data[109]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; shift_register:sreg_key|reg_data[50]                                            ; shift_register:sreg_key|reg_data[58]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; shift_register:sreg_key|reg_data[25]                                            ; shift_register:sreg_key|reg_data[33]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; shift_register:sreg_key|reg_data[104]                                           ; shift_register:sreg_key|reg_data[112]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; shift_register:sreg_key|reg_data[63]                                            ; shift_register:sreg_key|reg_data[71]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; shift_register:sreg_key|reg_data[7]                                             ; shift_register:sreg_key|reg_data[15]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; shift_register:sreg_key|reg_data[94]                                            ; shift_register:sreg_key|reg_data[102]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; shift_register:sreg_key|reg_data[42]                                            ; shift_register:sreg_key|reg_data[50]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; shift_register:sreg_key|reg_data[111]                                           ; shift_register:sreg_key|reg_data[119]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|speed_select:speed_tx|cnt[12]       ; serialFPGA:serialFPGA1|my_uart_top:uart_top|speed_select:speed_tx|cnt[12]       ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rs232_rx2       ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rs232_rx3       ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; shift_register:sreg_key|reg_data[84]                                            ; shift_register:sreg_key|reg_data[92]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; shift_register:sreg_key|reg_data[110]                                           ; shift_register:sreg_key|reg_data[118]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; shift_register:sreg_key|reg_data[47]                                            ; shift_register:sreg_key|reg_data[55]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; shift_register:sreg_key|reg_data[41]                                            ; shift_register:sreg_key|reg_data[49]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.803      ;
; 0.512 ; shift_register:sreg_key|reg_data[37]                                            ; shift_register:sreg_key|reg_data[45]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.805      ;
; 0.517 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|tx_en        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[0]       ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.082      ; 0.811      ;
; 0.526 ; shift_register:sreg_msg|reg_data[45]                                            ; shift_register:sreg_msg|reg_data[53]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; shift_register:sreg_msg|reg_data[49]                                            ; shift_register:sreg_msg|reg_data[57]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; shift_register:sreg_msg|reg_data[30]                                            ; shift_register:sreg_msg|reg_data[38]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; shift_register:sreg_msg|reg_data[17]                                            ; shift_register:sreg_msg|reg_data[25]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; shift_register:sreg_msg|reg_data[13]                                            ; shift_register:sreg_msg|reg_data[21]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; shift_register:sreg_msg|reg_data[53]                                            ; shift_register:sreg_msg|reg_data[61]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; shift_register:sreg_msg|reg_data[28]                                            ; shift_register:sreg_msg|reg_data[36]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; shift_register:sreg_key|reg_data[107]                                           ; shift_register:sreg_key|reg_data[115]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; shift_register:sreg_msg|reg_data[19]                                            ; shift_register:sreg_msg|reg_data[27]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; shift_register:sreg_msg|reg_data[10]                                            ; shift_register:sreg_msg|reg_data[18]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; shift_register:sreg_msg|reg_data[2]                                             ; shift_register:sreg_msg|reg_data[10]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; shift_register:sreg_key|reg_data[102]                                           ; shift_register:sreg_key|reg_data[110]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; shift_register:sreg_key|reg_data[33]                                            ; shift_register:sreg_key|reg_data[41]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; shift_register:sreg_msg|reg_data[15]                                            ; shift_register:sreg_msg|reg_data[23]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; shift_register:sreg_msg|reg_data[1]                                             ; shift_register:sreg_msg|reg_data[9]                                             ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; shift_register:sreg_msg|reg_data[16]                                            ; shift_register:sreg_msg|reg_data[24]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; shift_register:sreg_msg|reg_data[40]                                            ; shift_register:sreg_msg|reg_data[48]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; shift_register:sreg_msg|reg_data[55]                                            ; shift_register:sreg_msg|reg_data[63]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; shift_register:sreg_msg|reg_data[44]                                            ; shift_register:sreg_msg|reg_data[52]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; shift_register:sreg_msg|reg_data[20]                                            ; shift_register:sreg_msg|reg_data[28]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; shift_register:sreg_msg|reg_data[41]                                            ; shift_register:sreg_msg|reg_data[49]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; shift_register:sreg_msg|reg_data[46]                                            ; shift_register:sreg_msg|reg_data[54]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; shift_register:sreg_msg|reg_data[11]                                            ; shift_register:sreg_msg|reg_data[19]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; shift_register:sreg_msg|reg_data[26]                                            ; shift_register:sreg_msg|reg_data[34]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; shift_register:sreg_key|reg_data[68]                                            ; shift_register:sreg_key|reg_data[76]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; shift_register:sreg_key|reg_data[67]                                            ; shift_register:sreg_key|reg_data[75]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; shift_register:sreg_msg|reg_data[31]                                            ; shift_register:sreg_msg|reg_data[39]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; shift_register:sreg_msg|reg_data[23]                                            ; shift_register:sreg_msg|reg_data[31]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; shift_register:sreg_msg|reg_data[25]                                            ; shift_register:sreg_msg|reg_data[33]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.821      ;
; 0.529 ; shift_register:sreg_msg|reg_data[27]                                            ; shift_register:sreg_msg|reg_data[35]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.080      ; 0.821      ;
; 0.530 ; shift_register:sreg_msg|reg_data[34]                                            ; shift_register:sreg_msg|reg_data[42]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.823      ;
; 0.530 ; shift_register:sreg_msg|reg_data[29]                                            ; shift_register:sreg_msg|reg_data[37]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.823      ;
; 0.581 ; shift_register:sreg_key|reg_data[12]                                            ; shift_register:sreg_key|reg_data[20]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.564      ; 1.357      ;
; 0.644 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_send              ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|tx_int0      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; i_clk       ; 0.000        ; 0.089      ; 0.975      ;
; 0.696 ; shift_register:sreg_key|reg_data[53]                                            ; shift_register:sreg_key|reg_data[61]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.579      ; 1.487      ;
; 0.697 ; shift_register:sreg_key|reg_data[71]                                            ; shift_register:sreg_key|reg_data[79]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.990      ;
; 0.698 ; shift_register:sreg_key|reg_data[39]                                            ; shift_register:sreg_key|reg_data[47]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; shift_register:sreg_key|reg_data[15]                                            ; shift_register:sreg_key|reg_data[23]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; shift_register:sreg_key|reg_data[70]                                            ; shift_register:sreg_key|reg_data[78]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; shift_register:sreg_key|reg_data[13]                                            ; shift_register:sreg_key|reg_data[21]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; shift_register:sreg_key|reg_data[5]                                             ; shift_register:sreg_key|reg_data[13]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; shift_register:sreg_key|reg_data[81]                                            ; shift_register:sreg_key|reg_data[89]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; shift_register:sreg_key|reg_data[9]                                             ; shift_register:sreg_key|reg_data[17]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; shift_register:sreg_key|reg_data[80]                                            ; shift_register:sreg_key|reg_data[88]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; shift_register:sreg_key|reg_data[40]                                            ; shift_register:sreg_key|reg_data[48]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; shift_register:sreg_key|reg_data[55]                                            ; shift_register:sreg_key|reg_data[63]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; shift_register:sreg_key|reg_data[86]                                            ; shift_register:sreg_key|reg_data[94]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; shift_register:sreg_key|reg_data[78]                                            ; shift_register:sreg_key|reg_data[86]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; shift_register:sreg_key|reg_data[77]                                            ; shift_register:sreg_key|reg_data[85]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; shift_register:sreg_key|reg_data[69]                                            ; shift_register:sreg_key|reg_data[77]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; shift_register:sreg_key|reg_data[4]                                             ; shift_register:sreg_key|reg_data[12]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; shift_register:sreg_key|reg_data[38]                                            ; shift_register:sreg_key|reg_data[46]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; shift_register:sreg_key|reg_data[75]                                            ; shift_register:sreg_key|reg_data[83]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; shift_register:sreg_key|reg_data[43]                                            ; shift_register:sreg_key|reg_data[51]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; shift_register:sreg_key|reg_data[72]                                            ; shift_register:sreg_key|reg_data[80]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; shift_register:sreg_key|reg_data[36]                                            ; shift_register:sreg_key|reg_data[44]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; shift_register:sreg_key|reg_data[19]                                            ; shift_register:sreg_key|reg_data[27]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.994      ;
; 0.702 ; shift_register:sreg_msg|reg_data[32]                                            ; shift_register:sreg_msg|reg_data[40]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.080      ; 0.994      ;
; 0.705 ; shift_register:sreg_msg|reg_data[32]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[0]                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.080      ; 0.997      ;
; 0.705 ; shift_register:sreg_key|reg_data[114]                                           ; shift_register:sreg_key|reg_data[122]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.082      ; 0.999      ;
; 0.705 ; shift_register:sreg_key|reg_data[8]                                             ; shift_register:sreg_key|reg_data[16]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.998      ;
; 0.705 ; shift_register:sreg_msg|reg_data[24]                                            ; shift_register:sreg_msg|reg_data[32]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.080      ; 0.997      ;
; 0.706 ; shift_register:sreg_key|reg_data[109]                                           ; shift_register:sreg_key|reg_data[117]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.999      ;
; 0.706 ; shift_register:sreg_key|reg_data[49]                                            ; shift_register:sreg_key|reg_data[57]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 0.999      ;
; 0.707 ; shift_register:sreg_key|reg_data[112]                                           ; shift_register:sreg_key|reg_data[120]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.081      ; 1.000      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed'                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                              ; Launch Clock                                                                  ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.572 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 4.822      ; 5.675      ;
; 0.575 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 4.823      ; 5.679      ;
; 0.669 ; shift_register:sreg_ende|reg_data[0]                                          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_sum_650     ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.270      ; 2.469      ;
; 0.903 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_sum_650     ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.261      ; 2.694      ;
; 0.948 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_sum_650     ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.261      ; 2.739      ;
; 1.061 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.404      ; 2.995      ;
; 1.075 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_done_641 ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.099      ; 2.704      ;
; 1.235 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_done_641 ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.099      ; 2.864      ;
; 1.344 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 4.823      ; 5.948      ;
; 1.378 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.994      ; 2.392      ;
; 1.390 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 4.822      ; 5.993      ;
; 1.414 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.327      ; 3.271      ;
; 1.424 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.968      ; 2.412      ;
; 1.441 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.229      ; 2.690      ;
; 1.456 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.326      ; 3.312      ;
; 1.470 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.967      ; 2.457      ;
; 1.557 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_waiting_683 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 4.611      ; 6.449      ;
; 1.589 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.968      ; 2.577      ;
; 1.593 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.968      ; 2.581      ;
; 1.752 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.969      ; 2.741      ;
; 1.758 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.994      ; 2.772      ;
; 1.774 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.306      ; 3.610      ;
; 1.774 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.306      ; 3.610      ;
; 1.777 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.307      ; 3.614      ;
; 1.777 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.307      ; 3.614      ;
; 1.778 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.995      ; 2.793      ;
; 1.797 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.971      ; 2.788      ;
; 1.856 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.163      ; 3.039      ;
; 1.953 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_waiting           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.293      ; 3.776      ;
; 1.955 ; shift_register:sreg_ende|reg_data[0]                                          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.316      ; 3.801      ;
; 1.956 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_waiting           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.294      ; 3.780      ;
; 1.959 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_waiting_683 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 4.611      ; 6.351      ;
; 1.965 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.407      ; 3.902      ;
; 1.968 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.994      ; 2.982      ;
; 1.969 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.023      ; 3.012      ;
; 1.989 ; shift_register:sreg_ende|reg_data[0]                                          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.315      ; 3.834      ;
; 1.997 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.165      ; 3.182      ;
; 2.003 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.966      ; 2.989      ;
; 2.008 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.165      ; 3.193      ;
; 2.012 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.406      ; 3.948      ;
; 2.024 ; shift_register:sreg_ende|reg_data[0]                                          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_done_641 ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.108      ; 3.662      ;
; 2.053 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.024      ; 3.097      ;
; 2.056 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.166      ; 3.242      ;
; 2.091 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.980      ; 3.091      ;
; 2.111 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.979      ; 3.110      ;
; 2.124 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.982      ; 3.126      ;
; 2.142 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.969      ; 3.131      ;
; 2.172 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.997      ; 3.189      ;
; 2.177 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.165      ; 3.362      ;
; 2.206 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.996      ; 3.222      ;
; 2.230 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_waiting_683 ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.086      ; 3.846      ;
; 2.255 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.232      ; 3.507      ;
; 2.261 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.979      ; 3.260      ;
; 2.265 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.985      ; 3.270      ;
; 2.289 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.231      ; 3.540      ;
; 2.298 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.985      ; 3.303      ;
; 2.298 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.979      ; 3.297      ;
; 2.309 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.971      ; 3.300      ;
; 2.343 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.970      ; 3.333      ;
; 2.367 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.970      ; 3.357      ;
; 2.401 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.969      ; 3.390      ;
; 2.461 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.971      ; 3.452      ;
; 2.483 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.971      ; 3.474      ;
; 2.495 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.970      ; 3.485      ;
; 2.517 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.970      ; 3.507      ;
; 2.575 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.297      ; 4.402      ;
; 2.578 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.298      ; 4.406      ;
; 2.596 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.997      ; 3.613      ;
; 2.620 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.972      ; 3.612      ;
; 2.630 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.996      ; 3.646      ;
; 2.651 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.166      ; 3.837      ;
; 2.654 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.971      ; 3.645      ;
; 2.682 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.998      ; 3.700      ;
; 2.685 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.165      ; 3.870      ;
; 2.701 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.974      ; 3.695      ;
; 2.741 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.973      ; 3.734      ;
; 2.742 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.997      ; 3.759      ;
; 2.763 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.026      ; 3.809      ;
; 2.797 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.025      ; 3.842      ;
; 2.806 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.168      ; 3.994      ;
; 2.816 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.997      ; 3.833      ;
; 2.840 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.167      ; 4.027      ;
; 2.850 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.996      ; 3.866      ;
; 2.854 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.969      ; 3.843      ;
; 2.877 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.168      ; 4.065      ;
; 2.881 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.169      ; 4.070      ;
; 2.888 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.968      ; 3.876      ;
; 2.911 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.167      ; 4.098      ;
; 2.915 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.168      ; 4.103      ;
; 2.938 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.985      ; 3.943      ;
; 2.953 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.983      ; 3.956      ;
; 2.957 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.027      ; 4.004      ;
; 2.959 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.972      ; 3.951      ;
; 2.972 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.984      ; 3.976      ;
; 2.987 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.982      ; 3.989      ;
; 2.987 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.168      ; 4.175      ;
; 2.993 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.971      ; 3.984      ;
; 3.003 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.982      ; 4.005      ;
; 3.017 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.026      ; 4.063      ;
; 3.021 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.167      ; 4.208      ;
+-------+-------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready'                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                             ; Launch Clock                                                                  ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.659 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|vidx                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.978      ; 1.637      ;
; 0.848 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_waiting ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_1_826  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.744      ; 2.622      ;
; 1.104 ; xtea_engine:xtea_engine1|register32:out0_reg|output[28]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.511      ; 2.645      ;
; 1.139 ; xtea_engine:xtea_engine1|register32:out0_reg|output[27]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.310      ; 2.479      ;
; 1.142 ; xtea_engine:xtea_engine1|register32:out1_reg|output[28]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.511      ; 2.683      ;
; 1.184 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init      ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 4.164      ; 5.629      ;
; 1.232 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_2  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_1_826  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.744      ; 3.006      ;
; 1.277 ; xtea_engine:xtea_engine1|register32:out0_reg|output[26]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.312      ; 2.619      ;
; 1.286 ; xtea_engine:xtea_engine1|register32:out0_reg|output[30]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.310      ; 2.626      ;
; 1.292 ; xtea_engine:xtea_engine1|register32:out1_reg|output[29]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.329      ; 2.651      ;
; 1.295 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_2  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_send                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; -0.101     ; 1.224      ;
; 1.313 ; xtea_engine:xtea_engine1|register32:out1_reg|output[27]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.310      ; 2.653      ;
; 1.325 ; xtea_engine:xtea_engine1|register32:out1_reg|output[24]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.325      ; 2.680      ;
; 1.328 ; xtea_engine:xtea_engine1|register32:out0_reg|output[24]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.325      ; 2.683      ;
; 1.332 ; xtea_engine:xtea_engine1|register32:out1_reg|output[30]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.310      ; 2.672      ;
; 1.343 ; xtea_engine:xtea_engine1|register32:out0_reg|output[29]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.329      ; 2.702      ;
; 1.387 ; xtea_engine:xtea_engine1|register32:out1_reg|output[26]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.312      ; 2.729      ;
; 1.400 ; xtea_engine:xtea_engine1|register32:out1_reg|output[31]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.323      ; 2.753      ;
; 1.435 ; xtea_engine:xtea_engine1|register32:out0_reg|output[31]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.323      ; 2.788      ;
; 1.448 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.672      ; 3.150      ;
; 1.483 ; xtea_engine:xtea_engine1|register32:out0_reg|output[4]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.511      ; 3.024      ;
; 1.516 ; xtea_engine:xtea_engine1|register32:out0_reg|output[3]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.310      ; 2.856      ;
; 1.521 ; xtea_engine:xtea_engine1|register32:out1_reg|output[4]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.511      ; 3.062      ;
; 1.530 ; xtea_engine:xtea_engine1|register32:out0_reg|output[12]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.511      ; 3.071      ;
; 1.533 ; xtea_engine:xtea_engine1|register32:out0_reg|output[20]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.511      ; 3.074      ;
; 1.560 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.107      ; 1.697      ;
; 1.566 ; xtea_engine:xtea_engine1|register32:out0_reg|output[11]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.310      ; 2.906      ;
; 1.568 ; xtea_engine:xtea_engine1|register32:out0_reg|output[19]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.310      ; 2.908      ;
; 1.568 ; xtea_engine:xtea_engine1|register32:out1_reg|output[20]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.511      ; 3.109      ;
; 1.571 ; xtea_engine:xtea_engine1|register32:out1_reg|output[12]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.511      ; 3.112      ;
; 1.575 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[21]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 2.024      ; 3.599      ;
; 1.612 ; xtea_engine:xtea_engine1|register32:out0_reg|output[25]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[1]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.838      ; 2.480      ;
; 1.619 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|vidx                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.629      ; 2.248      ;
; 1.653 ; xtea_engine:xtea_engine1|register32:out0_reg|output[2]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.312      ; 2.995      ;
; 1.664 ; xtea_engine:xtea_engine1|register32:out0_reg|output[6]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.310      ; 3.004      ;
; 1.669 ; xtea_engine:xtea_engine1|register32:out1_reg|output[5]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.329      ; 3.028      ;
; 1.691 ; xtea_engine:xtea_engine1|register32:out1_reg|output[3]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.310      ; 3.031      ;
; 1.695 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 2.084      ; 3.779      ;
; 1.696 ; xtea_engine:xtea_engine1|register32:out0_reg|output[22]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.310      ; 3.036      ;
; 1.703 ; xtea_engine:xtea_engine1|register32:out0_reg|output[10]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.312      ; 3.045      ;
; 1.705 ; xtea_engine:xtea_engine1|register32:out0_reg|output[18]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.312      ; 3.047      ;
; 1.705 ; xtea_engine:xtea_engine1|register32:out1_reg|output[0]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.325      ; 3.060      ;
; 1.706 ; xtea_engine:xtea_engine1|register32:out0_reg|output[0]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.325      ; 3.061      ;
; 1.710 ; xtea_engine:xtea_engine1|register32:out1_reg|output[6]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.310      ; 3.050      ;
; 1.711 ; xtea_engine:xtea_engine1|register32:out0_reg|output[14]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.310      ; 3.051      ;
; 1.711 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.878      ; 3.589      ;
; 1.713 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.903      ; 3.616      ;
; 1.719 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[27]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[27]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.045      ; 1.764      ;
; 1.720 ; xtea_engine:xtea_engine1|register32:out0_reg|output[5]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.329      ; 3.079      ;
; 1.720 ; xtea_engine:xtea_engine1|register32:out1_reg|output[21]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.329      ; 3.079      ;
; 1.721 ; xtea_engine:xtea_engine1|register32:out1_reg|output[13]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.329      ; 3.080      ;
; 1.733 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.047      ; 1.780      ;
; 1.738 ; xtea_engine:xtea_engine1|register32:out1_reg|output[25]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[1]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.838      ; 2.606      ;
; 1.739 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.919      ; 3.658      ;
; 1.740 ; xtea_engine:xtea_engine1|register32:out1_reg|output[19]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.310      ; 3.080      ;
; 1.741 ; xtea_engine:xtea_engine1|register32:out1_reg|output[11]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.310      ; 3.081      ;
; 1.751 ; xtea_engine:xtea_engine1|register32:out1_reg|output[8]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.325      ; 3.106      ;
; 1.753 ; xtea_engine:xtea_engine1|register32:out1_reg|output[16]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.325      ; 3.108      ;
; 1.753 ; xtea_engine:xtea_engine1|register32:out0_reg|output[8]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.325      ; 3.108      ;
; 1.755 ; xtea_engine:xtea_engine1|register32:out0_reg|output[16]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.325      ; 3.110      ;
; 1.759 ; xtea_engine:xtea_engine1|register32:out1_reg|output[22]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.310      ; 3.099      ;
; 1.760 ; xtea_engine:xtea_engine1|register32:out1_reg|output[14]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.310      ; 3.100      ;
; 1.767 ; xtea_engine:xtea_engine1|register32:out1_reg|output[2]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.312      ; 3.109      ;
; 1.768 ; xtea_engine:xtea_engine1|register32:out0_reg|output[13]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.329      ; 3.127      ;
; 1.770 ; xtea_engine:xtea_engine1|register32:out0_reg|output[21]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.329      ; 3.129      ;
; 1.776 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[24]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 2.024      ; 3.800      ;
; 1.778 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[20]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.812      ; 3.590      ;
; 1.779 ; xtea_engine:xtea_engine1|register32:out1_reg|output[7]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.323      ; 3.132      ;
; 1.780 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; -0.397     ; 1.413      ;
; 1.783 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|vidx                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.835      ; 2.618      ;
; 1.803 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[1]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.876      ; 3.679      ;
; 1.806 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|vidx                    ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.827      ; 2.663      ;
; 1.810 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.115      ; 1.955      ;
; 1.810 ; xtea_engine:xtea_engine1|register32:out1_reg|output[15]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.323      ; 3.163      ;
; 1.812 ; xtea_engine:xtea_engine1|register32:out0_reg|output[7]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.323      ; 3.165      ;
; 1.813 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.109      ; 1.952      ;
; 1.814 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11]                 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.115      ; 1.959      ;
; 1.814 ; xtea_engine:xtea_engine1|register32:out1_reg|output[10]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.312      ; 3.156      ;
; 1.816 ; xtea_engine:xtea_engine1|register32:out1_reg|output[18]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.312      ; 3.158      ;
; 1.817 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.106      ; 1.953      ;
; 1.817 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init      ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; -0.500       ; 4.164      ; 5.762      ;
; 1.817 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 2.208      ; 4.025      ;
; 1.817 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[26]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.808      ; 3.625      ;
; 1.827 ; xtea_engine:xtea_engine1|register32:out1_reg|output[23]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.323      ; 3.180      ;
; 1.841 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 2.210      ; 4.051      ;
; 1.849 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|vidx                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.977      ; 2.826      ;
; 1.858 ; xtea_engine:xtea_engine1|register32:out0_reg|output[15]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.323      ; 3.211      ;
; 1.865 ; xtea_engine:xtea_engine1|register32:out0_reg|output[23]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.323      ; 3.218      ;
; 1.880 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 2.100      ; 3.980      ;
; 1.889 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|vidx                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; -0.759     ; 1.130      ;
; 1.889 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[27]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.810      ; 3.699      ;
; 1.895 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[1]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.892      ; 3.787      ;
; 1.898 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[17]                 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; -0.161     ; 1.767      ;
; 1.901 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[16]                 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; -0.160     ; 1.771      ;
; 1.902 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|vidx                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[1]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.627      ; 2.529      ;
; 1.909 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[18]                 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; -0.171     ; 1.768      ;
; 1.916 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.539      ; 2.455      ;
; 1.922 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[14]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[14]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.028      ; 1.950      ;
; 1.932 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|vidx                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.626      ; 2.558      ;
; 1.942 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.027      ; 1.969      ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init'                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                ; Launch Clock                                                     ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.706 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|done      ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 0.762      ; 0.998      ;
; 0.713 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.936      ; 2.179      ;
; 0.895 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum     ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.959      ; 2.384      ;
; 1.057 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_v0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.000        ; 4.436      ; 5.774      ;
; 1.121 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.939      ; 2.590      ;
; 1.166 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.939      ; 2.635      ;
; 1.204 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.931      ; 2.665      ;
; 1.237 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum     ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.960      ; 2.727      ;
; 1.252 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 2.040      ; 2.822      ;
; 1.260 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 2.039      ; 2.829      ;
; 1.270 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 2.039      ; 2.839      ;
; 1.413 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.930      ; 2.873      ;
; 1.514 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.940      ; 2.984      ;
; 1.555 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.939      ; 3.024      ;
; 1.575 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.930      ; 3.035      ;
; 1.805 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_v0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 4.436      ; 6.022      ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                  ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                   ; Note ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; 96.19 MHz  ; 96.19 MHz       ; i_clk                                                                        ;      ;
; 145.6 MHz  ; 145.6 MHz       ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ;      ;
; 157.6 MHz  ; 157.6 MHz       ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready     ;      ;
; 164.12 MHz ; 164.12 MHz      ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load             ;      ;
+------------+-----------------+------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                      ;
+-------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                         ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------------------+---------+---------------+
; i_clk                                                                         ; -11.278 ; -2129.490     ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; -6.799  ; -163.283      ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; -5.345  ; -174.609      ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; -5.093  ; -128.705      ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; -4.963  ; -18.329       ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -2.403  ; -10.927       ;
+-------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                     ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; 0.054 ; 0.000         ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; 0.301 ; 0.000         ;
; i_clk                                                                         ; 0.401 ; 0.000         ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; 0.487 ; 0.000         ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; 0.586 ; 0.000         ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.763 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                       ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; i_clk                                                                         ; -3.000 ; -658.767      ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; -0.402 ; -2.575        ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; -0.015 ; -0.015        ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.162  ; 0.000         ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; 0.178  ; 0.000         ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; 0.374  ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                             ;
+---------+--------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                                               ; Launch Clock                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -11.278 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[24] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.659     ; 10.111     ;
; -11.276 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[24] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.659     ; 10.109     ;
; -11.196 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.675     ; 10.013     ;
; -11.196 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.675     ; 10.013     ;
; -11.112 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.673     ; 9.931      ;
; -11.111 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.673     ; 9.930      ;
; -11.048 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[20] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.659     ; 9.881      ;
; -11.046 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[20] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.659     ; 9.879      ;
; -10.975 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[21] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.675     ; 9.792      ;
; -10.975 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[26] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.678     ; 9.789      ;
; -10.973 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[21] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.675     ; 9.790      ;
; -10.973 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[26] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.678     ; 9.787      ;
; -10.887 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[29] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.673     ; 9.706      ;
; -10.794 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[19] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.675     ; 9.611      ;
; -10.746 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[22] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.673     ; 9.565      ;
; -10.741 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[22] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.673     ; 9.560      ;
; -10.738 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.673     ; 9.557      ;
; -10.738 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[28] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.673     ; 9.557      ;
; -10.711 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.673     ; 9.530      ;
; -10.708 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[27] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.673     ; 9.527      ;
; -10.696 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[19] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.673     ; 9.515      ;
; -10.665 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[15] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.659     ; 9.498      ;
; -10.664 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[15] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.659     ; 9.497      ;
; -10.647 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.204     ; 9.935      ;
; -10.619 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[17] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.678     ; 9.433      ;
; -10.616 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[17] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.678     ; 9.430      ;
; -10.515 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[18] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.653     ; 9.354      ;
; -10.364 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.659     ; 9.197      ;
; -10.363 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.659     ; 9.196      ;
; -10.314 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.661     ; 9.145      ;
; -10.313 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.661     ; 9.144      ;
; -10.306 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[13] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.653     ; 9.145      ;
; -10.295 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.245     ; 9.542      ;
; -10.269 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[25] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.245     ; 9.516      ;
; -10.257 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.204     ; 9.545      ;
; -10.230 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[25] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.204     ; 9.518      ;
; -10.208 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[14] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.245     ; 9.455      ;
; -10.169 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[14] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.204     ; 9.457      ;
; -10.066 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.661     ; 8.897      ;
; -10.065 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.661     ; 8.896      ;
; -10.051 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[16] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.659     ; 8.884      ;
; -10.050 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[16] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.659     ; 8.883      ;
; -10.047 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[12] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.675     ; 8.864      ;
; -10.047 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[12] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.675     ; 8.864      ;
; -10.027 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[18] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.166     ; 9.353      ;
; -9.819  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[13] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.166     ; 9.145      ;
; -9.743  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.653     ; 8.582      ;
; -9.630  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.653     ; 8.469      ;
; -9.620  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[7]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.245     ; 8.867      ;
; -9.580  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[7]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.204     ; 8.868      ;
; -9.551  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.675     ; 8.368      ;
; -9.550  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.675     ; 8.367      ;
; -9.543  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.658     ; 8.377      ;
; -9.396  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.052     ; 10.346     ;
; -9.394  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.052     ; 10.344     ;
; -9.366  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.052     ; 10.316     ;
; -9.364  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.052     ; 10.314     ;
; -9.314  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.068     ; 10.248     ;
; -9.314  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.068     ; 10.248     ;
; -9.289  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.052     ; 10.239     ;
; -9.287  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.052     ; 10.237     ;
; -9.284  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.068     ; 10.218     ;
; -9.284  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.068     ; 10.218     ;
; -9.258  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.166     ; 8.584      ;
; -9.249  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.066     ; 10.185     ;
; -9.248  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.066     ; 10.184     ;
; -9.219  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.066     ; 10.155     ;
; -9.218  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.066     ; 10.154     ;
; -9.216  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.678     ; 8.030      ;
; -9.213  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.678     ; 8.027      ;
; -9.207  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.068     ; 10.141     ;
; -9.207  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.068     ; 10.141     ;
; -9.204  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.673     ; 8.023      ;
; -9.166  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[20] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.052     ; 10.116     ;
; -9.164  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[20] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.052     ; 10.114     ;
; -9.144  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -1.166     ; 8.470      ;
; -9.136  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[20] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.052     ; 10.086     ;
; -9.134  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[20] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.052     ; 10.084     ;
; -9.123  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.066     ; 10.059     ;
; -9.122  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.066     ; 10.058     ;
; -9.112  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[21] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.068     ; 10.046     ;
; -9.110  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[21] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.068     ; 10.044     ;
; -9.093  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[26] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.071     ; 10.024     ;
; -9.091  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[26] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.071     ; 10.022     ;
; -9.082  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[21] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.068     ; 10.016     ;
; -9.080  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[21] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.068     ; 10.014     ;
; -9.063  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[26] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.071     ; 9.994      ;
; -9.061  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[26] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.071     ; 9.992      ;
; -9.059  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[20] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.052     ; 10.009     ;
; -9.057  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[20] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.052     ; 10.007     ;
; -9.024  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[29] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.066     ; 9.960      ;
; -8.994  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[29] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.066     ; 9.930      ;
; -8.986  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[21] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.068     ; 9.920      ;
; -8.986  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[26] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.071     ; 9.917      ;
; -8.984  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[21] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.068     ; 9.918      ;
; -8.984  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[26] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.071     ; 9.915      ;
; -8.953  ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v0_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.052     ; 9.903      ;
; -8.951  ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v1_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.052     ; 9.901      ;
; -8.931  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[19] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.068     ; 9.865      ;
; -8.901  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[19] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.068     ; 9.835      ;
+---------+--------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]'                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                              ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -6.799 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[3]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.779      ; 7.984      ;
; -6.636 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[4]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.779      ; 7.821      ;
; -6.508 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[7]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.779      ; 7.693      ;
; -6.476 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[2]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.779      ; 7.661      ;
; -6.442 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[4]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.778      ; 7.653      ;
; -6.360 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[5]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.787      ; 7.553      ;
; -6.339 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[6]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.779      ; 7.524      ;
; -6.314 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[7]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.778      ; 7.525      ;
; -6.166 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[5]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.786      ; 7.385      ;
; -6.145 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[6]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.778      ; 7.356      ;
; -6.048 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[4]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.248      ; 6.876      ;
; -6.000 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[3]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.778      ; 7.211      ;
; -5.906 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[3]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.172      ; 7.984      ;
; -5.906 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[1]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.778      ; 7.117      ;
; -5.852 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[7]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.248      ; 6.680      ;
; -5.743 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[4]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.172      ; 7.821      ;
; -5.732 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[5]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.256      ; 6.568      ;
; -5.726 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[3]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.248      ; 6.554      ;
; -5.704 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[1]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.779      ; 6.889      ;
; -5.677 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[2]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.778      ; 6.888      ;
; -5.637 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[6]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.248      ; 6.465      ;
; -5.615 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[7]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.172      ; 7.693      ;
; -5.583 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[2]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.172      ; 7.661      ;
; -5.549 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[4]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.171      ; 7.653      ;
; -5.467 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[5]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.180      ; 7.553      ;
; -5.446 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[6]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.172      ; 7.524      ;
; -5.421 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[7]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.171      ; 7.525      ;
; -5.377 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[2]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.248      ; 6.205      ;
; -5.273 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[5]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.179      ; 7.385      ;
; -5.252 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[6]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.171      ; 7.356      ;
; -5.107 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[3]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.171      ; 7.211      ;
; -5.013 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[1]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.171      ; 7.117      ;
; -4.811 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[1]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.172      ; 6.889      ;
; -4.784 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[2]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 2.171      ; 6.888      ;
; -4.751 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[1]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.248      ; 5.579      ;
; -4.634 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -1.177     ; 3.497      ;
; -4.536 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.153     ; 4.172      ;
; -4.478 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.170     ; 4.348      ;
; -4.450 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.792      ; 5.031      ;
; -4.377 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.841      ; 5.082      ;
; -4.336 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -1.410     ; 2.966      ;
; -4.316 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -1.540     ; 2.816      ;
; -4.302 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.359     ; 3.718      ;
; -4.276 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.365      ; 4.430      ;
; -4.254 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[2]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.030     ; 4.264      ;
; -4.237 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[1]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.933      ; 4.959      ;
; -4.235 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.883      ; 4.893      ;
; -4.226 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.218      ; 4.233      ;
; -4.226 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[2]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.932      ; 4.947      ;
; -4.222 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.155      ; 5.306      ;
; -4.219 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[20]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.080      ; 4.088      ;
; -4.212 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.055     ; 4.106      ;
; -4.204 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.035     ; 4.141      ;
; -4.203 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.414      ; 4.481      ;
; -4.190 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -1.412     ; 2.818      ;
; -4.190 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[9]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.333      ; 4.312      ;
; -4.185 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[30]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -1.414     ; 2.811      ;
; -4.173 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.930      ; 4.892      ;
; -4.166 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.540      ; 4.495      ;
; -4.159 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[1]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.029     ; 4.170      ;
; -4.153 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.267      ; 4.284      ;
; -4.153 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[2]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.981      ; 4.998      ;
; -4.146 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.513      ; 4.582      ;
; -4.146 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[20]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.129      ; 4.139      ;
; -4.146 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.062     ; 3.859      ;
; -4.145 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.187      ; 5.281      ;
; -4.143 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.292     ; 3.823      ;
; -4.137 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.207      ; 5.316      ;
; -4.133 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.210      ; 4.272      ;
; -4.108 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[19]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.410      ; 4.754      ;
; -4.094 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[8]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.334      ; 4.217      ;
; -4.093 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.589      ; 4.546      ;
; -4.087 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[20]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.627      ; 4.837      ;
; -4.085 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.091     ; 3.925      ;
; -4.082 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[16]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.186      ; 4.057      ;
; -4.082 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading2_963 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.578      ; 5.095      ;
; -4.080 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[17]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.300      ; 4.502      ;
; -4.069 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -1.466     ; 2.643      ;
; -4.068 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[5]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.591      ; 4.448      ;
; -4.063 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[13]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.387      ; 4.239      ;
; -4.061 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[11]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.334      ; 4.184      ;
; -4.061 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.456      ; 4.292      ;
; -4.059 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[17]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.407      ; 4.255      ;
; -4.059 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.011      ; 3.845      ;
; -4.058 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[1]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.982      ; 4.904      ;
; -4.056 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.242      ; 4.247      ;
; -4.048 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.728      ; 4.705      ;
; -4.048 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.262      ; 4.282      ;
; -4.046 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.283      ; 4.258      ;
; -4.040 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[4]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading2_963 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.391      ; 4.866      ;
; -4.037 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[27]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -1.406     ; 2.671      ;
; -4.028 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -1.273     ; 2.795      ;
; -4.026 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[10]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.334      ; 4.149      ;
; -4.021 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[8]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.383      ; 4.268      ;
; -4.011 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[19]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.326      ; 4.126      ;
; -4.011 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.309      ; 4.095      ;
; -4.011 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[2]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.023      ; 4.809      ;
; -4.009 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[16]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.235      ; 4.108      ;
; -4.004 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[20]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.171      ; 3.950      ;
; -3.998 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.581      ; 4.508      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready'                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                             ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -5.345 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.314     ; 4.107      ;
; -5.320 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.110      ; 5.352      ;
; -5.042 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.024     ; 4.094      ;
; -5.017 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.400      ; 5.339      ;
; -4.874 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.116      ; 4.914      ;
; -4.800 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.108      ; 4.845      ;
; -4.781 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.109      ; 4.822      ;
; -4.752 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.015      ; 3.843      ;
; -4.743 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[23]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.114     ; 4.571      ;
; -4.738 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 1.137      ; 5.961      ;
; -4.727 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.439      ; 5.088      ;
; -4.723 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[6]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.027     ; 3.772      ;
; -4.698 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[6]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.397      ; 5.017      ;
; -4.660 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.467     ; 3.269      ;
; -4.651 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 1.578      ; 6.315      ;
; -4.635 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.043     ; 4.514      ;
; -4.623 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[7]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.023     ; 3.676      ;
; -4.619 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.027     ; 3.668      ;
; -4.598 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[7]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.401      ; 4.921      ;
; -4.595 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.026     ; 3.645      ;
; -4.594 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.397      ; 4.913      ;
; -4.581 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.030     ; 3.627      ;
; -4.576 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.470     ; 3.182      ;
; -4.574 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.015      ; 3.665      ;
; -4.571 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.406      ; 4.901      ;
; -4.570 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.398      ; 4.890      ;
; -4.570 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 1.132      ; 5.788      ;
; -4.556 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.394      ; 4.872      ;
; -4.551 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.046     ; 4.427      ;
; -4.549 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.439      ; 4.910      ;
; -4.513 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.472     ; 3.117      ;
; -4.497 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.398      ; 4.832      ;
; -4.488 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.048     ; 4.362      ;
; -4.478 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.399      ; 4.809      ;
; -4.465 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[27]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.053      ; 4.461      ;
; -4.447 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[24]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.143     ; 4.353      ;
; -4.442 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 1.134      ; 5.662      ;
; -4.440 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[23]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.176      ; 4.558      ;
; -4.434 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.189     ; 4.328      ;
; -4.421 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[22]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.118     ; 4.238      ;
; -4.403 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[21]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.142     ; 4.315      ;
; -4.387 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[19]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.112     ; 4.213      ;
; -4.371 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[26]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.054      ; 4.654      ;
; -4.356 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[17]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.112     ; 4.187      ;
; -4.350 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[25]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.052      ; 4.631      ;
; -4.347 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.252      ; 4.682      ;
; -4.345 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[16]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.111     ; 4.165      ;
; -4.326 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[7]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.317     ; 3.947      ;
; -4.300 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 1.290      ; 5.676      ;
; -4.289 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[16] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 1.369      ; 5.744      ;
; -4.282 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[19] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 1.369      ; 5.737      ;
; -4.281 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.445      ; 4.650      ;
; -4.280 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[18]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.122     ; 4.101      ;
; -4.266 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.194     ; 4.155      ;
; -4.257 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.395      ; 4.589      ;
; -4.252 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[6]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.403      ; 4.579      ;
; -4.239 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[18] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 1.380      ; 5.705      ;
; -4.238 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.396      ; 4.566      ;
; -4.231 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[12]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.312     ; 3.982      ;
; -4.229 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.048     ; 4.118      ;
; -4.216 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[16] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.189      ; 4.327      ;
; -4.210 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[13] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.020     ; 3.266      ;
; -4.210 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.047     ; 4.095      ;
; -4.208 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.314     ; 3.837      ;
; -4.207 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.437      ; 4.581      ;
; -4.189 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.037     ; 4.076      ;
; -4.189 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.392      ; 4.518      ;
; -4.188 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.438      ; 4.558      ;
; -4.188 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[6]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 1.577      ; 5.851      ;
; -4.185 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[13] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.404      ; 4.511      ;
; -4.178 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[6]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.395      ; 4.510      ;
; -4.170 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.393      ; 4.495      ;
; -4.162 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[7]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.399      ; 4.498      ;
; -4.162 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[27]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.343      ; 4.448      ;
; -4.161 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 1.580      ; 5.827      ;
; -4.159 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[6]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.396      ; 4.487      ;
; -4.152 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[7]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.407      ; 4.483      ;
; -4.152 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.437      ; 4.526      ;
; -4.150 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[23]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.215      ; 4.307      ;
; -4.148 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.403      ; 4.475      ;
; -4.144 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[24]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.147      ; 4.340      ;
; -4.143 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[7]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.400      ; 4.475      ;
; -4.140 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[17] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.190      ; 4.252      ;
; -4.139 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 1.619      ; 5.844      ;
; -4.138 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.192     ; 4.029      ;
; -4.133 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.438      ; 4.503      ;
; -4.128 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.050     ; 4.015      ;
; -4.126 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[17] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 1.370      ; 5.582      ;
; -4.124 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.404      ; 4.452      ;
; -4.121 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[6]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[23]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.173      ; 4.236      ;
; -4.118 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[22]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.172      ; 4.225      ;
; -4.115 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.045     ; 4.007      ;
; -4.110 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.400      ; 4.434      ;
; -4.109 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.049     ; 3.992      ;
; -4.105 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.040     ; 3.989      ;
; -4.103 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.445      ; 4.472      ;
; -4.100 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[21]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.148      ; 4.302      ;
; -4.096 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.044     ; 3.984      ;
; -4.089 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 1.619      ; 5.794      ;
; -4.084 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[18] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.200      ; 4.206      ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load'                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -5.093 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.270     ; 4.446      ;
; -5.051 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.059     ; 4.445      ;
; -5.028 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.271     ; 4.380      ;
; -5.005 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.058     ; 4.400      ;
; -4.873 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.221     ; 4.275      ;
; -4.823 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.286     ; 4.160      ;
; -4.815 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.070     ; 4.198      ;
; -4.790 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.282     ; 4.131      ;
; -4.785 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.009     ; 4.229      ;
; -4.768 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.286     ; 4.105      ;
; -4.758 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.055     ; 4.622      ;
; -4.735 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.074     ; 4.114      ;
; -4.693 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.056     ; 4.556      ;
; -4.687 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.068     ; 4.072      ;
; -4.680 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.074     ; 4.059      ;
; -4.676 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.056     ; 4.562      ;
; -4.661 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.280     ; 4.004      ;
; -4.636 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.108     ; 4.151      ;
; -4.631 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.284     ; 3.970      ;
; -4.621 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.033     ; 4.508      ;
; -4.611 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.057     ; 4.496      ;
; -4.598 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.074     ; 3.977      ;
; -4.597 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.286     ; 3.934      ;
; -4.582 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.213     ; 4.445      ;
; -4.571 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.103      ; 4.127      ;
; -4.556 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.034     ; 4.442      ;
; -4.548 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.104      ; 4.105      ;
; -4.543 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.072     ; 3.924      ;
; -4.538 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.006     ; 4.451      ;
; -4.517 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.214     ; 4.379      ;
; -4.488 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.071     ; 4.336      ;
; -4.484 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.280     ; 3.827      ;
; -4.465 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.109     ; 3.979      ;
; -4.456 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.007     ; 4.391      ;
; -4.455 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.067     ; 4.307      ;
; -4.433 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.071     ; 4.281      ;
; -4.429 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.056     ; 4.320      ;
; -4.408 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.035     ; 4.297      ;
; -4.406 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.072     ; 4.276      ;
; -4.403 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.214     ; 4.242      ;
; -4.401 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.016      ; 4.337      ;
; -4.396 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.068     ; 3.781      ;
; -4.383 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.055     ; 4.275      ;
; -4.379 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.033     ; 4.294      ;
; -4.373 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.068     ; 4.247      ;
; -4.365 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.034     ; 4.250      ;
; -4.362 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.164     ; 4.274      ;
; -4.362 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.034     ; 4.252      ;
; -4.351 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.072     ; 4.221      ;
; -4.351 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.049     ; 4.222      ;
; -4.338 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.215     ; 4.176      ;
; -4.333 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.032     ; 4.249      ;
; -4.326 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.065     ; 4.180      ;
; -4.318 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.045     ; 4.193      ;
; -4.312 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.229     ; 4.159      ;
; -4.301 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.107      ; 4.327      ;
; -4.300 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.212     ; 4.147      ;
; -4.300 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.035     ; 4.184      ;
; -4.296 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.069     ; 4.146      ;
; -4.296 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.049     ; 4.167      ;
; -4.279 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.225     ; 4.130      ;
; -4.273 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.031     ; 3.695      ;
; -4.262 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.071     ; 4.110      ;
; -4.257 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.229     ; 4.104      ;
; -4.254 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.211     ; 4.102      ;
; -4.244 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.066     ; 4.120      ;
; -4.219 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.110     ; 3.732      ;
; -4.219 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.106      ; 4.267      ;
; -4.214 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.070     ; 4.086      ;
; -4.212 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.037     ; 4.098      ;
; -4.197 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.243     ; 3.577      ;
; -4.195 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.034     ; 4.081      ;
; -4.193 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.067     ; 4.073      ;
; -4.189 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.043     ; 4.066      ;
; -4.183 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.165     ; 4.071      ;
; -4.180 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.072     ; 4.050      ;
; -4.172 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.046     ; 4.050      ;
; -4.166 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.036     ; 4.053      ;
; -4.164 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.129      ; 4.213      ;
; -4.163 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.006     ; 4.104      ;
; -4.159 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.082     ; 4.021      ;
; -4.159 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.047     ; 4.032      ;
; -4.150 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.223     ; 4.003      ;
; -4.149 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.065     ; 4.003      ;
; -4.145 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.015      ; 4.079      ;
; -4.143 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.044     ; 4.047      ;
; -4.142 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.015      ; 4.081      ;
; -4.133 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.230     ; 3.956      ;
; -4.131 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.102      ; 3.686      ;
; -4.130 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.106      ; 4.155      ;
; -4.130 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.035     ; 4.015      ;
; -4.125 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.049     ; 3.996      ;
; -4.125 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.051     ; 4.150      ;
; -4.120 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.227     ; 3.969      ;
; -4.113 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.071     ; 3.989      ;
; -4.113 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.017      ; 4.078      ;
; -4.113 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.081     ; 3.976      ;
; -4.100 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.226     ; 3.927      ;
; -4.095 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.050     ; 3.964      ;
; -4.092 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.050     ; 3.966      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed'                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                              ; Launch Clock                                                                  ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -4.963 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.572      ; 4.103      ;
; -4.957 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.578      ; 4.103      ;
; -4.929 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.572      ; 4.069      ;
; -4.928 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.578      ; 4.074      ;
; -4.860 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.615      ; 4.043      ;
; -4.822 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.572      ; 3.962      ;
; -4.811 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.749      ; 4.128      ;
; -4.787 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.574      ; 3.929      ;
; -4.783 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.776      ; 4.617      ;
; -4.783 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.564      ; 3.915      ;
; -4.765 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.576      ; 3.909      ;
; -4.701 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.750      ; 4.019      ;
; -4.700 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.749      ; 4.017      ;
; -4.678 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.748      ; 4.484      ;
; -4.676 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.561      ; 3.805      ;
; -4.649 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.749      ; 3.966      ;
; -4.645 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.613      ; 3.826      ;
; -4.629 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.586      ; 3.783      ;
; -4.584 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.588      ; 3.740      ;
; -4.539 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.566      ; 3.673      ;
; -4.518 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.748      ; 3.834      ;
; -4.468 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.587      ; 3.623      ;
; -4.443 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.563      ; 3.574      ;
; -4.428 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.586      ; 3.582      ;
; -4.318 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.563      ; 3.449      ;
; -4.294 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.563      ; 3.425      ;
; -4.238 ; shift_register:sreg_ende|reg_data[0]                                          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.765      ; 4.061      ;
; -4.197 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.562      ; 3.327      ;
; -4.140 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.563      ; 3.271      ;
; -4.123 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.809      ; 3.500      ;
; -4.111 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_waiting           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.734      ; 3.903      ;
; -4.002 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.841      ; 3.901      ;
; -3.993 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.758      ; 3.809      ;
; -3.987 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.758      ; 3.803      ;
; -3.778 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.571      ; 4.131      ;
; -3.777 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.571      ; 4.130      ;
; -3.777 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.577      ; 4.136      ;
; -3.771 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.577      ; 4.130      ;
; -3.674 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.614      ; 4.070      ;
; -3.660 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.748      ; 4.190      ;
; -3.636 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.571      ; 3.989      ;
; -3.632 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.563      ; 3.977      ;
; -3.619 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.775      ; 4.666      ;
; -3.614 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.575      ; 3.971      ;
; -3.601 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.573      ; 3.956      ;
; -3.557 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 4.157      ; 6.022      ;
; -3.550 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.749      ; 4.081      ;
; -3.514 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.747      ; 4.533      ;
; -3.514 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.748      ; 4.044      ;
; -3.498 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.748      ; 4.028      ;
; -3.494 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.612      ; 3.888      ;
; -3.494 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.560      ; 3.836      ;
; -3.471 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.585      ; 3.838      ;
; -3.398 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.587      ; 3.767      ;
; -3.367 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.747      ; 3.896      ;
; -3.353 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.565      ; 3.700      ;
; -3.317 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.586      ; 3.685      ;
; -3.277 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.585      ; 3.644      ;
; -3.270 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.562      ; 3.614      ;
; -3.132 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.562      ; 3.476      ;
; -3.117 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.562      ; 3.461      ;
; -3.088 ; shift_register:sreg_ende|reg_data[0]                                          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.764      ; 4.124      ;
; -3.011 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.561      ; 3.354      ;
; -2.979 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_waiting_683 ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.563      ; 4.120      ;
; -2.972 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.808      ; 3.562      ;
; -2.957 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.562      ; 3.301      ;
; -2.947 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_waiting           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.733      ; 3.952      ;
; -2.829 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.757      ; 3.858      ;
; -2.823 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.757      ; 3.852      ;
; -2.816 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.840      ; 3.928      ;
; -2.711 ; shift_register:sreg_ende|reg_data[0]                                          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_done_641 ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.581      ; 3.866      ;
; -2.552 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.569      ; 3.374      ;
; -2.546 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.575      ; 3.374      ;
; -2.512 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.569      ; 3.334      ;
; -2.503 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.575      ; 3.331      ;
; -2.449 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.612      ; 3.314      ;
; -2.411 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.569      ; 3.233      ;
; -2.407 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_waiting_683 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 3.972      ; 6.207      ;
; -2.405 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 4.157      ; 5.370      ;
; -2.393 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 4.156      ; 6.071      ;
; -2.391 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.746      ; 3.390      ;
; -2.376 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.571      ; 3.200      ;
; -2.360 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.561      ; 3.174      ;
; -2.332 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.573      ; 3.158      ;
; -2.289 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.746      ; 3.288      ;
; -2.288 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.747      ; 3.288      ;
; -2.265 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.558      ; 3.076      ;
; -2.218 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.583      ; 3.054      ;
; -2.210 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.746      ; 3.209      ;
; -2.173 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.585      ; 3.011      ;
; -2.158 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.610      ; 3.021      ;
; -2.128 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.563      ; 2.944      ;
; -2.059 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.745      ; 3.057      ;
; -2.032 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.560      ; 2.845      ;
; -2.003 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.583      ; 2.839      ;
; -1.987 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_waiting_683 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 3.972      ; 6.287      ;
; -1.907 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.560      ; 2.720      ;
; -1.901 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_done_641 ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.574      ; 3.049      ;
; -1.883 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.560      ; 2.696      ;
; -1.870 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.584      ; 2.707      ;
+--------+-------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init'                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                ; Launch Clock                                                     ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -2.403 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_v0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 3.813      ; 6.030      ;
; -2.131 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.413      ; 3.113      ;
; -2.117 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.423      ; 3.109      ;
; -2.076 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.424      ; 3.064      ;
; -1.919 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.413      ; 2.901      ;
; -1.804 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.507      ; 2.875      ;
; -1.803 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.506      ; 2.878      ;
; -1.802 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.414      ; 2.780      ;
; -1.785 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum     ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.442      ; 2.791      ;
; -1.770 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.506      ; 2.845      ;
; -1.651 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.423      ; 2.643      ;
; -1.633 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.423      ; 2.625      ;
; -1.451 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum     ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.441      ; 2.461      ;
; -1.282 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|done      ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 0.355      ; 1.088      ;
; -1.268 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_v0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 1.000        ; 3.813      ; 5.395      ;
; -1.116 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 1.420      ; 2.248      ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]'                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                              ; Launch Clock                                                                  ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.054 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 5.406      ; 5.700      ;
; 0.362 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading2 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed                ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.704      ; 1.096      ;
; 0.558 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.340      ; 1.928      ;
; 0.577 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading2_963 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 4.239      ; 5.056      ;
; 0.580 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[0]            ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 5.515      ; 5.855      ;
; 0.586 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_waiting  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_command_989  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 1.689      ; 1.805      ;
; 0.643 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.018      ; 1.691      ;
; 0.667 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading2 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading1_976 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 1.688      ; 1.885      ;
; 0.689 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[3]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[3]            ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.912      ; 3.631      ;
; 0.698 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[6]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[6]            ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.934      ; 3.662      ;
; 0.715 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[4]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[4]            ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.935      ; 3.680      ;
; 0.724 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.766      ; 1.520      ;
; 0.759 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.193      ; 1.982      ;
; 0.766 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.136      ; 2.932      ;
; 0.782 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[7]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[7]            ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 3.097      ; 3.909      ;
; 0.784 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.869      ; 2.683      ;
; 0.787 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[27]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.002      ; 2.819      ;
; 0.793 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.229      ; 2.052      ;
; 0.812 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[2]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[2]            ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.933      ; 3.775      ;
; 0.814 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[13]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.215      ; 2.059      ;
; 0.820 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.006      ; 2.856      ;
; 0.829 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.711      ; 2.570      ;
; 0.833 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[1]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[1]            ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.937      ; 3.800      ;
; 0.834 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[15]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.311      ; 2.175      ;
; 0.847 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[0]            ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 5.515      ; 6.602      ;
; 0.850 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_command  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading1_976 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 1.688      ; 2.068      ;
; 0.851 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[7]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.965      ; 1.846      ;
; 0.857 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[5]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.967      ; 1.854      ;
; 0.859 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[28]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.003      ; 2.892      ;
; 0.861 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[14]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.264      ; 2.155      ;
; 0.890 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[11]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.224      ; 2.144      ;
; 0.890 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[10]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.224      ; 2.144      ;
; 0.890 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[9]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.225      ; 2.145      ;
; 0.890 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[8]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.224      ; 2.144      ;
; 0.894 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 5.046      ; 5.700      ;
; 0.902 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init       ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 4.089      ; 5.251      ;
; 0.938 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.638      ; 2.606      ;
; 0.938 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading2_963 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 4.239      ; 4.937      ;
; 0.948 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[5]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[5]            ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.925      ; 3.903      ;
; 0.950 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.773      ; 2.753      ;
; 0.968 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.008      ; 3.006      ;
; 0.970 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.062      ; 3.062      ;
; 1.053 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[30]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.010      ; 3.093      ;
; 1.063 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[20]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.478      ; 2.571      ;
; 1.091 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 5.047      ; 6.378      ;
; 1.101 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[16]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.372      ; 2.503      ;
; 1.126 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 5.046      ; 6.412      ;
; 1.211 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 5.407      ; 6.378      ;
; 1.242 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[19]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.232      ; 2.504      ;
; 1.242 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 4.089      ; 5.571      ;
; 1.246 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 5.406      ; 6.412      ;
; 1.277 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[17]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.151      ; 2.458      ;
; 1.427 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 1.689      ; 2.646      ;
; 1.473 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init       ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 4.089      ; 5.322      ;
; 1.502 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 5.407      ; 7.149      ;
; 1.622 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 4.089      ; 5.471      ;
; 1.639 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.056      ; 1.695      ;
; 1.726 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[15]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[15]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.083      ; 1.809      ;
; 1.754 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.068      ; 1.822      ;
; 1.766 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[14]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[14]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.057      ; 1.823      ;
; 1.769 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[1]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.625      ; 2.424      ;
; 1.776 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.628      ; 2.434      ;
; 1.782 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[2]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.626      ; 2.438      ;
; 1.808 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.109      ; 1.917      ;
; 1.827 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[27]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[27]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.087      ; 1.914      ;
; 1.868 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[28]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[28]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.087      ; 1.955      ;
; 1.870 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.089      ; 1.959      ;
; 1.875 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[30]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[30]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.088      ; 1.963      ;
; 1.929 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[5]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[5]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.046      ; 1.975      ;
; 1.940 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[7]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[7]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.046      ; 1.986      ;
; 1.970 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.153      ; 2.123      ;
; 1.984 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.054      ; 2.038      ;
; 1.990 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.163      ; 2.153      ;
; 1.997 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[13]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[13]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.062      ; 2.059      ;
; 2.004 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[5]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.272      ; 2.276      ;
; 2.008 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.124      ; 2.132      ;
; 2.018 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[14]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[15]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.104      ; 2.122      ;
; 2.019 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[10]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[10]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.056      ; 2.075      ;
; 2.028 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.422      ; 2.450      ;
; 2.034 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[7]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.310      ; 2.344      ;
; 2.059 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[8]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[8]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.056      ; 2.115      ;
; 2.069 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[13]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[15]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.158      ; 2.227      ;
; 2.074 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[27]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.286      ; 2.360      ;
; 2.080 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[30]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.140      ; 2.220      ;
; 2.084 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[2]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.424      ; 2.508      ;
; 2.088 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[15]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.138      ; 2.226      ;
; 2.089 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[27]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.353      ; 2.442      ;
; 2.093 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.032      ; 2.125      ;
; 2.094 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[1]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.425      ; 2.519      ;
; 2.098 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[13]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[14]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.111      ; 2.209      ;
; 2.098 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.290      ; 2.388      ;
; 2.106 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.597      ; 2.703      ;
; 2.111 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[11]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.061      ; 2.172      ;
; 2.113 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.357      ; 2.470      ;
; 2.113 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.243      ; 2.356      ;
; 2.117 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[14]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.091      ; 2.208      ;
; 2.118 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[9]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[9]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.056      ; 2.174      ;
; 2.121 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[5]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.308      ; 2.429      ;
; 2.127 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[27]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.085      ; 2.212      ;
; 2.128 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[11]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[11]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.056      ; 2.184      ;
+-------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load'                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.301 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.336      ; 1.167      ;
; 0.528 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.335      ; 1.393      ;
; 0.561 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.310      ; 1.401      ;
; 0.582 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.362      ; 1.474      ;
; 0.583 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.360      ; 1.473      ;
; 0.585 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.357      ; 1.472      ;
; 0.585 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.359      ; 1.474      ;
; 0.586 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.360      ; 1.476      ;
; 0.586 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.361      ; 1.477      ;
; 0.586 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.360      ; 1.476      ;
; 0.587 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.360      ; 1.477      ;
; 0.627 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.337      ; 1.494      ;
; 0.635 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.336      ; 1.501      ;
; 0.636 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.335      ; 1.501      ;
; 0.638 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.337      ; 1.505      ;
; 0.684 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.351      ; 1.565      ;
; 0.685 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.349      ; 1.564      ;
; 0.689 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.351      ; 1.570      ;
; 0.692 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.351      ; 1.573      ;
; 0.692 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.345      ; 1.567      ;
; 0.695 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.345      ; 1.570      ;
; 0.696 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.347      ; 1.573      ;
; 0.716 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.308      ; 1.554      ;
; 0.911 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.286      ; 1.727      ;
; 1.018 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.175      ; 1.723      ;
; 1.018 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.174      ; 1.722      ;
; 1.023 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.174      ; 1.727      ;
; 1.026 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.114      ; 1.670      ;
; 1.028 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.173      ; 1.731      ;
; 1.029 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.174      ; 1.733      ;
; 1.035 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.173      ; 1.738      ;
; 1.091 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 1.174      ; 1.795      ;
; 1.461 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.057      ; 1.518      ;
; 1.537 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.057      ; 1.594      ;
; 1.686 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.059      ; 1.745      ;
; 1.687 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.059      ; 1.746      ;
; 1.697 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.058      ; 1.755      ;
; 1.699 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.059      ; 1.758      ;
; 1.703 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.058      ; 1.761      ;
; 1.713 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.058      ; 1.771      ;
; 1.718 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.058      ; 1.776      ;
; 1.725 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.055      ; 1.780      ;
; 1.726 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.057      ; 1.783      ;
; 1.755 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.059      ; 1.814      ;
; 1.763 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.058      ; 1.821      ;
; 1.773 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.056      ; 1.829      ;
; 1.829 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.052      ; 1.881      ;
; 1.840 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.049      ; 1.889      ;
; 1.847 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.272      ; 2.119      ;
; 1.877 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.052      ; 1.929      ;
; 1.890 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.052      ; 1.942      ;
; 1.933 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.052      ; 1.985      ;
; 1.933 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.055      ; 1.988      ;
; 1.939 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.056      ; 1.995      ;
; 1.940 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.055      ; 1.995      ;
; 1.946 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.056      ; 2.002      ;
; 1.961 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.036      ; 1.997      ;
; 1.969 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.270      ; 2.239      ;
; 1.975 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.271      ; 2.246      ;
; 1.981 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.056      ; 2.037      ;
; 1.990 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.239      ; 2.229      ;
; 1.992 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.059      ; 2.051      ;
; 1.996 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.056      ; 2.052      ;
; 2.009 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.238      ; 2.247      ;
; 2.014 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.057      ; 2.071      ;
; 2.018 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.061      ; 2.079      ;
; 2.031 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.035      ; 2.066      ;
; 2.037 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.058      ; 2.095      ;
; 2.043 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.272      ; 2.315      ;
; 2.055 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.034      ; 2.089      ;
; 2.061 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.057      ; 2.118      ;
; 2.068 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.057      ; 2.125      ;
; 2.081 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.058      ; 2.139      ;
; 2.083 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.034      ; 2.117      ;
; 2.089 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.035      ; 2.124      ;
; 2.094 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.058      ; 2.152      ;
; 2.097 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.054      ; 2.151      ;
; 2.098 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.056      ; 2.154      ;
; 2.099 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.058      ; 2.157      ;
; 2.105 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.058      ; 2.163      ;
; 2.109 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.060      ; 2.169      ;
; 2.120 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.058      ; 2.178      ;
; 2.123 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.057      ; 2.180      ;
; 2.124 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.059      ; 2.183      ;
; 2.125 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.058      ; 2.183      ;
; 2.133 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.238      ; 2.371      ;
; 2.139 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.225      ; 2.364      ;
; 2.141 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.058      ; 2.199      ;
; 2.147 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.062      ; 2.209      ;
; 2.150 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.241      ; 2.391      ;
; 2.152 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.052      ; 2.204      ;
; 2.153 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.033      ; 2.186      ;
; 2.157 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.036      ; 2.193      ;
; 2.157 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.036      ; 2.193      ;
; 2.159 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.034      ; 2.193      ;
; 2.163 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.238      ; 2.401      ;
; 2.163 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.059      ; 2.222      ;
; 2.169 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.240      ; 2.409      ;
; 2.170 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.059      ; 2.229      ;
; 2.177 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.032      ; 2.209      ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.401 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|rs232_tx_r   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|rs232_tx_r   ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|bps_start_r  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|bps_start_r  ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[3]       ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[3]       ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|tx_en        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|tx_en        ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[2]       ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[2]       ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[1]       ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[1]       ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[0]       ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[0]       ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_temp_data[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_temp_data[0] ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[1]          ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[1]          ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[2]          ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[2]          ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[3]          ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[3]          ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|bps_start_r     ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|bps_start_r     ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[0]          ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[0]          ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; shift_register:sreg_ende|reg_data[0]                                            ; shift_register:sreg_ende|reg_data[0]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.430 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_int_i        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_int_i        ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.044      ; 0.669      ;
; 0.469 ; shift_register:sreg_key|reg_data[30]                                            ; shift_register:sreg_key|reg_data[38]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|speed_select:speed_tx|cnt[12]       ; serialFPGA:serialFPGA1|my_uart_top:uart_top|speed_select:speed_tx|cnt[12]       ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.737      ;
; 0.476 ; shift_register:sreg_key|reg_data[111]                                           ; shift_register:sreg_key|reg_data[119]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; shift_register:sreg_key|reg_data[14]                                            ; shift_register:sreg_key|reg_data[22]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|tx_en        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[0]       ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; shift_register:sreg_key|reg_data[106]                                           ; shift_register:sreg_key|reg_data[114]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; shift_register:sreg_key|reg_data[104]                                           ; shift_register:sreg_key|reg_data[112]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; shift_register:sreg_key|reg_data[63]                                            ; shift_register:sreg_key|reg_data[71]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; shift_register:sreg_key|reg_data[7]                                             ; shift_register:sreg_key|reg_data[15]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; shift_register:sreg_key|reg_data[101]                                           ; shift_register:sreg_key|reg_data[109]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; shift_register:sreg_key|reg_data[50]                                            ; shift_register:sreg_key|reg_data[58]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; shift_register:sreg_key|reg_data[25]                                            ; shift_register:sreg_key|reg_data[33]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rs232_rx2       ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rs232_rx3       ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; shift_register:sreg_key|reg_data[94]                                            ; shift_register:sreg_key|reg_data[102]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; shift_register:sreg_key|reg_data[84]                                            ; shift_register:sreg_key|reg_data[92]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; shift_register:sreg_key|reg_data[110]                                           ; shift_register:sreg_key|reg_data[118]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; shift_register:sreg_key|reg_data[47]                                            ; shift_register:sreg_key|reg_data[55]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; shift_register:sreg_key|reg_data[42]                                            ; shift_register:sreg_key|reg_data[50]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.747      ;
; 0.481 ; shift_register:sreg_key|reg_data[41]                                            ; shift_register:sreg_key|reg_data[49]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.748      ;
; 0.482 ; shift_register:sreg_key|reg_data[37]                                            ; shift_register:sreg_key|reg_data[45]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.749      ;
; 0.491 ; shift_register:sreg_msg|reg_data[45]                                            ; shift_register:sreg_msg|reg_data[53]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; shift_register:sreg_msg|reg_data[19]                                            ; shift_register:sreg_msg|reg_data[27]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; shift_register:sreg_msg|reg_data[13]                                            ; shift_register:sreg_msg|reg_data[21]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; shift_register:sreg_msg|reg_data[55]                                            ; shift_register:sreg_msg|reg_data[63]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; shift_register:sreg_msg|reg_data[53]                                            ; shift_register:sreg_msg|reg_data[61]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; shift_register:sreg_msg|reg_data[28]                                            ; shift_register:sreg_msg|reg_data[36]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; shift_register:sreg_msg|reg_data[20]                                            ; shift_register:sreg_msg|reg_data[28]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; shift_register:sreg_msg|reg_data[49]                                            ; shift_register:sreg_msg|reg_data[57]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; shift_register:sreg_key|reg_data[107]                                           ; shift_register:sreg_key|reg_data[115]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; shift_register:sreg_msg|reg_data[11]                                            ; shift_register:sreg_msg|reg_data[19]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; shift_register:sreg_msg|reg_data[10]                                            ; shift_register:sreg_msg|reg_data[18]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; shift_register:sreg_msg|reg_data[2]                                             ; shift_register:sreg_msg|reg_data[10]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; shift_register:sreg_key|reg_data[102]                                           ; shift_register:sreg_key|reg_data[110]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; shift_register:sreg_msg|reg_data[30]                                            ; shift_register:sreg_msg|reg_data[38]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; shift_register:sreg_msg|reg_data[15]                                            ; shift_register:sreg_msg|reg_data[23]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; shift_register:sreg_msg|reg_data[17]                                            ; shift_register:sreg_msg|reg_data[25]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; shift_register:sreg_msg|reg_data[16]                                            ; shift_register:sreg_msg|reg_data[24]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; shift_register:sreg_msg|reg_data[40]                                            ; shift_register:sreg_msg|reg_data[48]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; shift_register:sreg_msg|reg_data[44]                                            ; shift_register:sreg_msg|reg_data[52]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; shift_register:sreg_msg|reg_data[27]                                            ; shift_register:sreg_msg|reg_data[35]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; shift_register:sreg_msg|reg_data[26]                                            ; shift_register:sreg_msg|reg_data[34]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; shift_register:sreg_key|reg_data[68]                                            ; shift_register:sreg_key|reg_data[76]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; shift_register:sreg_key|reg_data[67]                                            ; shift_register:sreg_key|reg_data[75]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; shift_register:sreg_key|reg_data[33]                                            ; shift_register:sreg_key|reg_data[41]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; shift_register:sreg_msg|reg_data[31]                                            ; shift_register:sreg_msg|reg_data[39]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; shift_register:sreg_msg|reg_data[23]                                            ; shift_register:sreg_msg|reg_data[31]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; shift_register:sreg_msg|reg_data[1]                                             ; shift_register:sreg_msg|reg_data[9]                                             ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; shift_register:sreg_msg|reg_data[41]                                            ; shift_register:sreg_msg|reg_data[49]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.761      ;
; 0.494 ; shift_register:sreg_msg|reg_data[46]                                            ; shift_register:sreg_msg|reg_data[54]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.761      ;
; 0.494 ; shift_register:sreg_msg|reg_data[25]                                            ; shift_register:sreg_msg|reg_data[33]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.761      ;
; 0.495 ; shift_register:sreg_msg|reg_data[34]                                            ; shift_register:sreg_msg|reg_data[42]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.763      ;
; 0.495 ; shift_register:sreg_msg|reg_data[29]                                            ; shift_register:sreg_msg|reg_data[37]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.763      ;
; 0.497 ; shift_register:sreg_key|reg_data[12]                                            ; shift_register:sreg_key|reg_data[20]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.526      ; 1.218      ;
; 0.560 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_send              ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|tx_int0      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; i_clk       ; 0.000        ; 0.076      ; 0.861      ;
; 0.606 ; shift_register:sreg_key|reg_data[53]                                            ; shift_register:sreg_key|reg_data[61]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.541      ; 1.342      ;
; 0.623 ; shift_register:sreg_key|reg_data[65]                                            ; shift_register:sreg_key|reg_data[73]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.532      ; 1.350      ;
; 0.625 ; shift_register:sreg_msg|reg_data[32]                                            ; shift_register:sreg_msg|reg_data[40]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.892      ;
; 0.627 ; shift_register:sreg_key|reg_data[89]                                            ; shift_register:sreg_key|reg_data[97]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.085      ; 0.907      ;
; 0.627 ; shift_register:sreg_msg|reg_data[24]                                            ; shift_register:sreg_msg|reg_data[32]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.894      ;
; 0.628 ; shift_register:sreg_msg|reg_data[32]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[0]                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.895      ;
; 0.634 ; shift_register:sreg_key|reg_data[85]                                            ; shift_register:sreg_key|reg_data[93]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.902      ;
; 0.635 ; shift_register:sreg_key|reg_data[93]                                            ; shift_register:sreg_key|reg_data[101]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.902      ;
; 0.636 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|tx_int1      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|tx_int2      ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.092      ; 0.923      ;
; 0.643 ; shift_register:sreg_key|reg_data[71]                                            ; shift_register:sreg_key|reg_data[79]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.911      ;
; 0.644 ; shift_register:sreg_key|reg_data[15]                                            ; shift_register:sreg_key|reg_data[23]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.912      ;
; 0.644 ; shift_register:sreg_key|reg_data[70]                                            ; shift_register:sreg_key|reg_data[78]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.912      ;
; 0.644 ; shift_register:sreg_key|reg_data[40]                                            ; shift_register:sreg_key|reg_data[48]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.912      ;
; 0.645 ; shift_register:sreg_key|reg_data[55]                                            ; shift_register:sreg_key|reg_data[63]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; shift_register:sreg_key|reg_data[39]                                            ; shift_register:sreg_key|reg_data[47]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; shift_register:sreg_key|reg_data[86]                                            ; shift_register:sreg_key|reg_data[94]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; shift_register:sreg_key|reg_data[78]                                            ; shift_register:sreg_key|reg_data[86]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; shift_register:sreg_key|reg_data[13]                                            ; shift_register:sreg_key|reg_data[21]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.912      ;
; 0.645 ; shift_register:sreg_key|reg_data[5]                                             ; shift_register:sreg_key|reg_data[13]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.912      ;
; 0.645 ; shift_register:sreg_key|reg_data[81]                                            ; shift_register:sreg_key|reg_data[89]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.912      ;
; 0.645 ; shift_register:sreg_key|reg_data[9]                                             ; shift_register:sreg_key|reg_data[17]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.912      ;
; 0.645 ; shift_register:sreg_key|reg_data[80]                                            ; shift_register:sreg_key|reg_data[88]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; shift_register:sreg_key|reg_data[77]                                            ; shift_register:sreg_key|reg_data[85]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; shift_register:sreg_key|reg_data[69]                                            ; shift_register:sreg_key|reg_data[77]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; shift_register:sreg_key|reg_data[4]                                             ; shift_register:sreg_key|reg_data[12]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; shift_register:sreg_key|reg_data[75]                                            ; shift_register:sreg_key|reg_data[83]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; shift_register:sreg_key|reg_data[43]                                            ; shift_register:sreg_key|reg_data[51]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; shift_register:sreg_key|reg_data[72]                                            ; shift_register:sreg_key|reg_data[80]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; shift_register:sreg_key|reg_data[38]                                            ; shift_register:sreg_key|reg_data[46]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; shift_register:sreg_key|reg_data[21]                                            ; shift_register:sreg_key|reg_data[29]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; shift_register:sreg_key|reg_data[19]                                            ; shift_register:sreg_key|reg_data[27]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.073      ; 0.915      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed'                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                              ; Launch Clock                                                                  ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.487 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 4.329      ; 5.076      ;
; 0.492 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 4.330      ; 5.082      ;
; 0.699 ; shift_register:sreg_ende|reg_data[0]                                          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_sum_650     ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.977      ; 2.206      ;
; 0.922 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_sum_650     ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.971      ; 2.423      ;
; 0.965 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_sum_650     ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.971      ; 2.466      ;
; 1.053 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_done_641 ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.825      ; 2.408      ;
; 1.059 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.093      ; 2.682      ;
; 1.207 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_done_641 ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.825      ; 2.562      ;
; 1.223 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.898      ; 2.141      ;
; 1.268 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.876      ; 2.164      ;
; 1.284 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.112      ; 2.416      ;
; 1.306 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.874      ; 2.200      ;
; 1.362 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.034      ; 2.926      ;
; 1.398 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.033      ; 2.961      ;
; 1.424 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.876      ; 2.320      ;
; 1.430 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.875      ; 2.325      ;
; 1.569 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.876      ; 2.465      ;
; 1.577 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_waiting_683 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 4.138      ; 5.975      ;
; 1.579 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.897      ; 2.496      ;
; 1.580 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.900      ; 2.500      ;
; 1.605 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.878      ; 2.503      ;
; 1.612 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 4.330      ; 5.702      ;
; 1.662 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.053      ; 2.735      ;
; 1.663 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 4.329      ; 5.752      ;
; 1.703 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.016      ; 3.249      ;
; 1.704 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.016      ; 3.250      ;
; 1.708 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.017      ; 3.255      ;
; 1.709 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.017      ; 3.256      ;
; 1.764 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.897      ; 2.681      ;
; 1.783 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.874      ; 2.677      ;
; 1.784 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.923      ; 2.727      ;
; 1.786 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.055      ; 2.861      ;
; 1.788 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.055      ; 2.863      ;
; 1.812 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.925      ; 2.757      ;
; 1.836 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.056      ; 2.912      ;
; 1.850 ; shift_register:sreg_ende|reg_data[0]                                          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.023      ; 3.403      ;
; 1.856 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.886      ; 2.762      ;
; 1.879 ; shift_register:sreg_ende|reg_data[0]                                          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.022      ; 3.431      ;
; 1.881 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.884      ; 2.785      ;
; 1.899 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.888      ; 2.807      ;
; 1.916 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.901      ; 2.837      ;
; 1.917 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.876      ; 2.813      ;
; 1.923 ; shift_register:sreg_ende|reg_data[0]                                          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_done_641 ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.831      ; 3.284      ;
; 1.923 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_waiting           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.993      ; 3.446      ;
; 1.928 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_waiting           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.994      ; 3.452      ;
; 1.938 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.096      ; 3.564      ;
; 1.942 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.055      ; 3.017      ;
; 1.944 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.900      ; 2.864      ;
; 1.999 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.095      ; 3.624      ;
; 2.008 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.884      ; 2.912      ;
; 2.010 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.890      ; 2.920      ;
; 2.020 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_waiting_683 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 4.138      ; 5.918      ;
; 2.054 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.890      ; 2.964      ;
; 2.056 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.884      ; 2.960      ;
; 2.103 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_waiting_683 ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.815      ; 3.448      ;
; 2.125 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.115      ; 3.260      ;
; 2.147 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.879      ; 3.046      ;
; 2.153 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.114      ; 3.287      ;
; 2.185 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.877      ; 3.082      ;
; 2.202 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.878      ; 3.100      ;
; 2.246 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.876      ; 3.142      ;
; 2.303 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.879      ; 3.202      ;
; 2.309 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.878      ; 3.207      ;
; 2.349 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.878      ; 3.247      ;
; 2.370 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.877      ; 3.267      ;
; 2.436 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.900      ; 3.356      ;
; 2.448 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.879      ; 3.347      ;
; 2.459 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.903      ; 3.382      ;
; 2.464 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.899      ; 3.383      ;
; 2.484 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.881      ; 3.385      ;
; 2.486 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.006      ; 4.022      ;
; 2.490 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.056      ; 3.566      ;
; 2.491 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.007      ; 4.028      ;
; 2.493 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.878      ; 3.391      ;
; 2.518 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.055      ; 3.593      ;
; 2.520 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.902      ; 3.442      ;
; 2.545 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.880      ; 3.445      ;
; 2.588 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.926      ; 3.534      ;
; 2.616 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.925      ; 3.561      ;
; 2.635 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.058      ; 3.713      ;
; 2.643 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.900      ; 3.563      ;
; 2.662 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.877      ; 3.559      ;
; 2.663 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.057      ; 3.740      ;
; 2.667 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.058      ; 3.745      ;
; 2.672 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.899      ; 3.591      ;
; 2.691 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.928      ; 3.639      ;
; 2.710 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.059      ; 3.789      ;
; 2.718 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.876      ; 3.614      ;
; 2.728 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.057      ; 3.805      ;
; 2.735 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.889      ; 3.644      ;
; 2.738 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.058      ; 3.816      ;
; 2.752 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.927      ; 3.699      ;
; 2.753 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.891      ; 3.664      ;
; 2.760 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.887      ; 3.667      ;
; 2.781 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.890      ; 3.691      ;
; 2.781 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.879      ; 3.680      ;
; 2.796 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.888      ; 3.704      ;
; 2.809 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.878      ; 3.707      ;
; 2.810 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 1.058      ; 3.888      ;
; 2.821 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.886      ; 3.727      ;
+-------+-------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready'                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                             ; Launch Clock                                                                  ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.586 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|vidx                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.896      ; 1.482      ;
; 0.813 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_waiting ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_1_826  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.506      ; 2.349      ;
; 1.023 ; xtea_engine:xtea_engine1|register32:out0_reg|output[28]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.292      ; 2.345      ;
; 1.058 ; xtea_engine:xtea_engine1|register32:out1_reg|output[28]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.292      ; 2.380      ;
; 1.072 ; xtea_engine:xtea_engine1|register32:out0_reg|output[27]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.111      ; 2.213      ;
; 1.160 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_2  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_send                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; -0.095     ; 1.095      ;
; 1.162 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_2  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_1_826  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.506      ; 2.698      ;
; 1.200 ; xtea_engine:xtea_engine1|register32:out0_reg|output[26]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.109      ; 2.339      ;
; 1.205 ; xtea_engine:xtea_engine1|register32:out1_reg|output[29]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.127      ; 2.362      ;
; 1.213 ; xtea_engine:xtea_engine1|register32:out0_reg|output[30]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.108      ; 2.351      ;
; 1.234 ; xtea_engine:xtea_engine1|register32:out1_reg|output[27]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.111      ; 2.375      ;
; 1.242 ; xtea_engine:xtea_engine1|register32:out1_reg|output[24]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.125      ; 2.397      ;
; 1.245 ; xtea_engine:xtea_engine1|register32:out0_reg|output[24]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.125      ; 2.400      ;
; 1.246 ; xtea_engine:xtea_engine1|register32:out0_reg|output[29]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.127      ; 2.403      ;
; 1.251 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init      ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 3.740      ; 5.251      ;
; 1.252 ; xtea_engine:xtea_engine1|register32:out1_reg|output[30]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.108      ; 2.390      ;
; 1.292 ; xtea_engine:xtea_engine1|register32:out1_reg|output[26]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.109      ; 2.431      ;
; 1.299 ; xtea_engine:xtea_engine1|register32:out1_reg|output[31]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.124      ; 2.453      ;
; 1.340 ; xtea_engine:xtea_engine1|register32:out0_reg|output[31]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.124      ; 2.494      ;
; 1.342 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.438      ; 2.810      ;
; 1.364 ; xtea_engine:xtea_engine1|register32:out0_reg|output[4]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.292      ; 2.686      ;
; 1.391 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.093      ; 1.514      ;
; 1.399 ; xtea_engine:xtea_engine1|register32:out1_reg|output[4]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.292      ; 2.721      ;
; 1.412 ; xtea_engine:xtea_engine1|register32:out0_reg|output[3]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.111      ; 2.553      ;
; 1.415 ; xtea_engine:xtea_engine1|register32:out0_reg|output[20]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.292      ; 2.737      ;
; 1.439 ; xtea_engine:xtea_engine1|register32:out0_reg|output[12]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.292      ; 2.761      ;
; 1.441 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|vidx                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.566      ; 2.007      ;
; 1.450 ; xtea_engine:xtea_engine1|register32:out1_reg|output[12]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.292      ; 2.772      ;
; 1.464 ; xtea_engine:xtea_engine1|register32:out0_reg|output[19]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.111      ; 2.605      ;
; 1.475 ; xtea_engine:xtea_engine1|register32:out1_reg|output[20]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.292      ; 2.797      ;
; 1.489 ; xtea_engine:xtea_engine1|register32:out0_reg|output[11]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.111      ; 2.630      ;
; 1.514 ; xtea_engine:xtea_engine1|register32:out0_reg|output[25]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[1]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.662      ; 2.206      ;
; 1.534 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[27]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[27]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.039      ; 1.573      ;
; 1.538 ; xtea_engine:xtea_engine1|register32:out0_reg|output[2]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.109      ; 2.677      ;
; 1.538 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.803      ; 3.341      ;
; 1.543 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.042      ; 1.585      ;
; 1.544 ; xtea_engine:xtea_engine1|register32:out1_reg|output[5]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.127      ; 2.701      ;
; 1.553 ; xtea_engine:xtea_engine1|register32:out0_reg|output[6]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.108      ; 2.691      ;
; 1.567 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|vidx                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.753      ; 2.320      ;
; 1.571 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[21]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.758      ; 3.329      ;
; 1.573 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.640      ; 3.213      ;
; 1.574 ; xtea_engine:xtea_engine1|register32:out1_reg|output[3]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.111      ; 2.715      ;
; 1.583 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.616      ; 3.199      ;
; 1.584 ; xtea_engine:xtea_engine1|register32:out1_reg|output[0]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.125      ; 2.739      ;
; 1.585 ; xtea_engine:xtea_engine1|register32:out0_reg|output[0]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.125      ; 2.740      ;
; 1.586 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; -0.347     ; 1.269      ;
; 1.586 ; xtea_engine:xtea_engine1|register32:out0_reg|output[5]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.127      ; 2.743      ;
; 1.588 ; xtea_engine:xtea_engine1|register32:out0_reg|output[22]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.108      ; 2.726      ;
; 1.591 ; xtea_engine:xtea_engine1|register32:out0_reg|output[18]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.109      ; 2.730      ;
; 1.592 ; xtea_engine:xtea_engine1|register32:out1_reg|output[6]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.108      ; 2.730      ;
; 1.597 ; xtea_engine:xtea_engine1|register32:out1_reg|output[13]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.127      ; 2.754      ;
; 1.611 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.643      ; 3.254      ;
; 1.614 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.100      ; 1.744      ;
; 1.615 ; xtea_engine:xtea_engine1|register32:out0_reg|output[10]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.109      ; 2.754      ;
; 1.616 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.095      ; 1.741      ;
; 1.618 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11]                 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.101      ; 1.749      ;
; 1.621 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.092      ; 1.743      ;
; 1.623 ; xtea_engine:xtea_engine1|register32:out1_reg|output[21]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.127      ; 2.780      ;
; 1.625 ; xtea_engine:xtea_engine1|register32:out1_reg|output[11]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.111      ; 2.766      ;
; 1.628 ; xtea_engine:xtea_engine1|register32:out0_reg|output[14]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.108      ; 2.766      ;
; 1.632 ; xtea_engine:xtea_engine1|register32:out1_reg|output[8]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.125      ; 2.787      ;
; 1.633 ; xtea_engine:xtea_engine1|register32:out1_reg|output[25]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[1]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.662      ; 2.325      ;
; 1.634 ; xtea_engine:xtea_engine1|register32:out1_reg|output[2]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.109      ; 2.773      ;
; 1.635 ; xtea_engine:xtea_engine1|register32:out0_reg|output[16]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.125      ; 2.790      ;
; 1.636 ; xtea_engine:xtea_engine1|register32:out0_reg|output[21]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.127      ; 2.793      ;
; 1.640 ; xtea_engine:xtea_engine1|register32:out1_reg|output[7]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.124      ; 2.794      ;
; 1.640 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|vidx                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.894      ; 2.534      ;
; 1.643 ; xtea_engine:xtea_engine1|register32:out1_reg|output[14]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.108      ; 2.781      ;
; 1.650 ; xtea_engine:xtea_engine1|register32:out1_reg|output[19]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.111      ; 2.791      ;
; 1.650 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[1]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.613      ; 3.263      ;
; 1.660 ; xtea_engine:xtea_engine1|register32:out1_reg|output[16]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.125      ; 2.815      ;
; 1.660 ; xtea_engine:xtea_engine1|register32:out0_reg|output[8]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.125      ; 2.815      ;
; 1.661 ; xtea_engine:xtea_engine1|register32:out0_reg|output[13]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.127      ; 2.818      ;
; 1.661 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|vidx                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; -0.599     ; 1.062      ;
; 1.670 ; xtea_engine:xtea_engine1|register32:out1_reg|output[22]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.108      ; 2.808      ;
; 1.675 ; xtea_engine:xtea_engine1|register32:out1_reg|output[15]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.124      ; 2.829      ;
; 1.679 ; xtea_engine:xtea_engine1|register32:out0_reg|output[7]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.124      ; 2.833      ;
; 1.682 ; xtea_engine:xtea_engine1|register32:out1_reg|output[10]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.109      ; 2.821      ;
; 1.690 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[17]                 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; -0.137     ; 1.583      ;
; 1.692 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[16]                 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; -0.136     ; 1.586      ;
; 1.693 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|vidx                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[1]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.563      ; 2.256      ;
; 1.695 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|vidx                    ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.662      ; 2.387      ;
; 1.701 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[18]                 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; -0.147     ; 1.584      ;
; 1.712 ; xtea_engine:xtea_engine1|register32:out1_reg|output[18]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.109      ; 2.851      ;
; 1.713 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.472      ; 2.185      ;
; 1.716 ; xtea_engine:xtea_engine1|register32:out1_reg|output[23]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.124      ; 2.870      ;
; 1.717 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[14]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[14]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.024      ; 1.741      ;
; 1.724 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|vidx                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.562      ; 2.286      ;
; 1.724 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.806      ; 3.530      ;
; 1.726 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.927      ; 3.653      ;
; 1.733 ; xtea_engine:xtea_engine1|register32:out0_reg|output[23]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.124      ; 2.887      ;
; 1.736 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.025      ; 1.761      ;
; 1.749 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[24]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.759      ; 3.508      ;
; 1.751 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[20]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.566      ; 3.317      ;
; 1.753 ; xtea_engine:xtea_engine1|register32:out0_reg|output[15]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.124      ; 2.907      ;
; 1.753 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[1]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.616      ; 3.369      ;
; 1.757 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.041      ; 1.798      ;
; 1.766 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|vidx                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.569      ; 2.335      ;
; 1.778 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[27]                 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.035      ; 1.843      ;
; 1.788 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; -0.386     ; 1.432      ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init'                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                ; Launch Clock                                                     ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.763 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|done      ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 0.630      ; 0.923      ;
; 0.763 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.665      ; 1.958      ;
; 0.934 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum     ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.685      ; 2.149      ;
; 0.957 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_v0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.000        ; 3.972      ; 5.189      ;
; 1.141 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.668      ; 2.339      ;
; 1.184 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.668      ; 2.382      ;
; 1.212 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.658      ; 2.400      ;
; 1.244 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum     ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.685      ; 2.459      ;
; 1.266 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.747      ; 2.543      ;
; 1.272 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.747      ; 2.549      ;
; 1.286 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.747      ; 2.563      ;
; 1.404 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.658      ; 2.592      ;
; 1.489 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.668      ; 2.687      ;
; 1.526 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.668      ; 2.724      ;
; 1.543 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.658      ; 2.731      ;
; 2.067 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_v0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 3.972      ; 5.799      ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                     ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; i_clk                                                                         ; -5.295 ; -863.039      ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; -2.864 ; -53.056       ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; -1.978 ; -55.135       ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; -1.923 ; -44.178       ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; -1.670 ; -5.195        ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.572 ; -2.322        ;
+-------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                      ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; -0.113 ; -0.113        ;
; i_clk                                                                         ; 0.148  ; 0.000         ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; 0.235  ; 0.000         ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; 0.250  ; 0.000         ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; 0.259  ; 0.000         ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.377  ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                       ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; i_clk                                                                         ; -3.000 ; -472.284      ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; 0.049  ; 0.000         ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.264  ; 0.000         ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; 0.283  ; 0.000         ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; 0.324  ; 0.000         ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; 0.384  ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                               ; Launch Clock                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -5.295 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[24] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.980     ; 4.792      ;
; -5.292 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[24] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.980     ; 4.789      ;
; -5.268 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.991     ; 4.754      ;
; -5.267 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.991     ; 4.753      ;
; -5.203 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.989     ; 4.691      ;
; -5.202 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.989     ; 4.690      ;
; -5.178 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[20] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.980     ; 4.675      ;
; -5.176 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[20] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.980     ; 4.673      ;
; -5.149 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[26] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.992     ; 4.634      ;
; -5.147 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[26] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.992     ; 4.632      ;
; -5.083 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[21] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.991     ; 4.569      ;
; -5.080 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[21] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.991     ; 4.566      ;
; -5.078 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[29] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.989     ; 4.566      ;
; -5.053 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[22] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.989     ; 4.541      ;
; -5.048 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[22] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.989     ; 4.536      ;
; -5.033 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[15] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.980     ; 4.530      ;
; -5.032 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[15] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.980     ; 4.529      ;
; -5.027 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.989     ; 4.515      ;
; -5.027 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[28] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.989     ; 4.515      ;
; -5.016 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.783     ; 4.710      ;
; -5.011 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[19] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.991     ; 4.497      ;
; -4.991 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.989     ; 4.479      ;
; -4.988 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[27] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.989     ; 4.476      ;
; -4.960 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[19] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.989     ; 4.448      ;
; -4.924 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[17] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.992     ; 4.409      ;
; -4.920 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[17] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.992     ; 4.405      ;
; -4.916 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[18] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.973     ; 4.420      ;
; -4.903 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.980     ; 4.400      ;
; -4.902 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.980     ; 4.399      ;
; -4.826 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.798     ; 4.505      ;
; -4.815 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.783     ; 4.509      ;
; -4.813 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[25] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.798     ; 4.492      ;
; -4.809 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[13] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.973     ; 4.313      ;
; -4.800 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[25] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.783     ; 4.494      ;
; -4.799 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.983     ; 4.293      ;
; -4.798 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.983     ; 4.292      ;
; -4.763 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[14] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.798     ; 4.442      ;
; -4.750 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[14] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.783     ; 4.444      ;
; -4.712 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[18] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.770     ; 4.419      ;
; -4.698 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.983     ; 4.192      ;
; -4.697 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.983     ; 4.191      ;
; -4.685 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[16] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.981     ; 4.181      ;
; -4.684 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[16] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.981     ; 4.180      ;
; -4.656 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[12] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.991     ; 4.142      ;
; -4.656 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[12] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.991     ; 4.142      ;
; -4.605 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[13] ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.770     ; 4.312      ;
; -4.429 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.973     ; 3.933      ;
; -4.391 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.973     ; 3.895      ;
; -4.386 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.991     ; 3.872      ;
; -4.386 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.991     ; 3.872      ;
; -4.378 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[7]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.798     ; 4.057      ;
; -4.364 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[7]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.783     ; 4.058      ;
; -4.361 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.979     ; 3.859      ;
; -4.228 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.770     ; 3.935      ;
; -4.188 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.770     ; 3.895      ;
; -4.156 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.989     ; 3.644      ;
; -4.124 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.992     ; 3.609      ;
; -4.120 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.992     ; 3.605      ;
; -4.056 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[6]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.804     ; 3.729      ;
; -4.044 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.983     ; 3.538      ;
; -4.043 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.983     ; 3.537      ;
; -3.965 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.027     ; 4.925      ;
; -3.962 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.027     ; 4.922      ;
; -3.938 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.038     ; 4.887      ;
; -3.937 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.038     ; 4.886      ;
; -3.933 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.027     ; 4.893      ;
; -3.930 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.027     ; 4.890      ;
; -3.906 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.038     ; 4.855      ;
; -3.905 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.038     ; 4.854      ;
; -3.901 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.027     ; 4.861      ;
; -3.898 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.027     ; 4.858      ;
; -3.891 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[6]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.799     ; 3.569      ;
; -3.874 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.038     ; 4.823      ;
; -3.873 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.036     ; 4.824      ;
; -3.873 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.038     ; 4.822      ;
; -3.872 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.036     ; 4.823      ;
; -3.848 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[20] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.027     ; 4.808      ;
; -3.846 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[20] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.027     ; 4.806      ;
; -3.841 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.036     ; 4.792      ;
; -3.840 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.036     ; 4.791      ;
; -3.819 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[26] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.039     ; 4.767      ;
; -3.817 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[26] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.039     ; 4.765      ;
; -3.816 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[20] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.027     ; 4.776      ;
; -3.814 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[20] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.027     ; 4.774      ;
; -3.809 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.036     ; 4.760      ;
; -3.808 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.036     ; 4.759      ;
; -3.787 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[26] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.039     ; 4.735      ;
; -3.785 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[26] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.039     ; 4.733      ;
; -3.784 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[20] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.027     ; 4.744      ;
; -3.782 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[20] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.027     ; 4.742      ;
; -3.755 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[26] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.039     ; 4.703      ;
; -3.753 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[21] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.038     ; 4.702      ;
; -3.753 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[26] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.039     ; 4.701      ;
; -3.750 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[21] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.038     ; 4.699      ;
; -3.748 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[29] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.036     ; 4.699      ;
; -3.743 ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v0_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.027     ; 4.703      ;
; -3.740 ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v1_reg|output[24] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.027     ; 4.700      ;
; -3.724 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk       ; 0.500        ; -0.983     ; 3.218      ;
; -3.723 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[22] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.036     ; 4.674      ;
; -3.721 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[21] ; i_clk                                                                         ; i_clk       ; 1.000        ; -0.038     ; 4.670      ;
+--------+--------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]'                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                              ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -2.864 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[3]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.990      ; 3.828      ;
; -2.794 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[4]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.990      ; 3.758      ;
; -2.731 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[7]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.990      ; 3.695      ;
; -2.727 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[4]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.988      ; 3.703      ;
; -2.711 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[2]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.990      ; 3.675      ;
; -2.664 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[7]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.988      ; 3.640      ;
; -2.655 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[5]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 1.001      ; 3.630      ;
; -2.645 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[6]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.990      ; 3.609      ;
; -2.588 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[5]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.999      ; 3.575      ;
; -2.578 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[6]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.988      ; 3.554      ;
; -2.529 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[3]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.988      ; 3.505      ;
; -2.513 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[4]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.673      ; 3.240      ;
; -2.503 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[1]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.988      ; 3.479      ;
; -2.436 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[7]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.673      ; 3.163      ;
; -2.401 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[1]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.990      ; 3.365      ;
; -2.388 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[3]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.673      ; 3.115      ;
; -2.376 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[2]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.988      ; 3.352      ;
; -2.367 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[5]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.684      ; 3.105      ;
; -2.341 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[6]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.673      ; 3.068      ;
; -2.254 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[3]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.100      ; 3.828      ;
; -2.221 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[2]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.673      ; 2.948      ;
; -2.184 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[4]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.100      ; 3.758      ;
; -2.121 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[7]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.100      ; 3.695      ;
; -2.117 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[4]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.098      ; 3.703      ;
; -2.101 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[2]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.100      ; 3.675      ;
; -2.054 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[7]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.098      ; 3.640      ;
; -2.045 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[5]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.111      ; 3.630      ;
; -2.035 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[6]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.100      ; 3.609      ;
; -1.978 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[5]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.109      ; 3.575      ;
; -1.968 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[6]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.098      ; 3.554      ;
; -1.919 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[3]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.098      ; 3.505      ;
; -1.893 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[1]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.098      ; 3.479      ;
; -1.888 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[1]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.673      ; 2.615      ;
; -1.791 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[1]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.100      ; 3.365      ;
; -1.766 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[2]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 1.098      ; 3.352      ;
; -1.713 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.077     ; 2.060      ;
; -1.682 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.655     ; 1.596      ;
; -1.682 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading2_963 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.835      ; 2.509      ;
; -1.665 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.245     ; 1.837      ;
; -1.620 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.913     ; 1.276      ;
; -1.589 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.807     ; 1.351      ;
; -1.577 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.163      ; 2.231      ;
; -1.575 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.183     ; 1.905      ;
; -1.565 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[30]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.860     ; 1.274      ;
; -1.553 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.836     ; 1.286      ;
; -1.552 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.006     ; 2.058      ;
; -1.529 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.087     ; 2.011      ;
; -1.527 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.033     ; 1.911      ;
; -1.524 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.460      ; 2.408      ;
; -1.513 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.289      ; 2.288      ;
; -1.505 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.077     ; 1.919      ;
; -1.503 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.882     ; 1.190      ;
; -1.499 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.022     ; 1.985      ;
; -1.488 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.139      ; 2.051      ;
; -1.487 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[9]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.168      ; 2.079      ;
; -1.476 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[9]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.003     ; 1.959      ;
; -1.468 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.049     ; 1.910      ;
; -1.466 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.220      ; 2.110      ;
; -1.460 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[1]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.534      ; 2.418      ;
; -1.460 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[4]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading2_963 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.731      ; 2.183      ;
; -1.459 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.483      ; 2.393      ;
; -1.457 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[3]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading2_963 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.731      ; 2.180      ;
; -1.455 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.049      ; 1.990      ;
; -1.449 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[1]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.363      ; 2.298      ;
; -1.443 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[27]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.805     ; 1.207      ;
; -1.437 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.029      ; 1.979      ;
; -1.435 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.531      ; 2.390      ;
; -1.430 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[1]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.013     ; 1.986      ;
; -1.424 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.360      ; 2.270      ;
; -1.423 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.727     ; 1.265      ;
; -1.423 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.700      ; 2.614      ;
; -1.421 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[8]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.169      ; 2.014      ;
; -1.414 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.206      ; 2.132      ;
; -1.414 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[11]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.169      ; 2.007      ;
; -1.410 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[8]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.002     ; 1.894      ;
; -1.405 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[20]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.059      ; 1.888      ;
; -1.404 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.243      ; 2.098      ;
; -1.403 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[2]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.533      ; 2.360      ;
; -1.403 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[11]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.002     ; 1.887      ;
; -1.400 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.199      ; 2.090      ;
; -1.399 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[30]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.026     ; 2.020      ;
; -1.393 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[2]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.014     ; 1.948      ;
; -1.392 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[2]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.362      ; 2.240      ;
; -1.389 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[28]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.079     ; 1.966      ;
; -1.389 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[20]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.350      ; 2.333      ;
; -1.388 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.162      ; 2.001      ;
; -1.387 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[9]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.191      ; 2.029      ;
; -1.384 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[17]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.243      ; 2.051      ;
; -1.383 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[7]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading2_963 ; i_clk                                                                        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.500        ; 0.731      ; 2.106      ;
; -1.376 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[5]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.341      ; 2.141      ;
; -1.373 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.504      ; 2.294      ;
; -1.373 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[17]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.072      ; 1.931      ;
; -1.372 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.325      ; 2.121      ;
; -1.370 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[19]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.188      ; 1.982      ;
; -1.368 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.041     ; 1.751      ;
; -1.368 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[10]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.169      ; 1.961      ;
; -1.368 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.460      ; 2.319      ;
; -1.367 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.135      ; 1.993      ;
; -1.366 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[28]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; -0.805     ; 1.130      ;
; -1.365 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[5]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 1.000        ; 0.170      ; 2.021      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready'                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                             ; Launch Clock                                                             ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; -1.978 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.035      ; 2.501      ;
; -1.944 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.182     ; 1.873      ;
; -1.809 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.033      ; 2.334      ;
; -1.798 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.034      ; 2.323      ;
; -1.788 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.226      ; 2.502      ;
; -1.769 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.041      ; 2.296      ;
; -1.754 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.009      ; 1.874      ;
; -1.702 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.202      ; 2.392      ;
; -1.677 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[23]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.082     ; 2.094      ;
; -1.673 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.029     ; 2.132      ;
; -1.668 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.015     ; 1.764      ;
; -1.658 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.200      ; 2.346      ;
; -1.650 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.228      ; 2.366      ;
; -1.643 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.229      ; 2.360      ;
; -1.639 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.246     ; 1.504      ;
; -1.628 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[7]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.227      ; 2.343      ;
; -1.624 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.017     ; 1.718      ;
; -1.616 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.028     ; 2.076      ;
; -1.616 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.011      ; 1.738      ;
; -1.613 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.025     ; 2.076      ;
; -1.613 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[6]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.223      ; 2.324      ;
; -1.609 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.012      ; 1.732      ;
; -1.606 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[26]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.001     ; 2.253      ;
; -1.606 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[24]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.089     ; 2.091      ;
; -1.603 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.224      ; 2.319      ;
; -1.594 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[7]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.010      ; 1.715      ;
; -1.593 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[22]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.087     ; 1.998      ;
; -1.592 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.225      ; 2.308      ;
; -1.582 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.245     ; 1.448      ;
; -1.579 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.242     ; 1.448      ;
; -1.579 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[6]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.006      ; 1.696      ;
; -1.579 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.232      ; 2.297      ;
; -1.573 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[27]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.003     ; 2.068      ;
; -1.561 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.200      ; 2.253      ;
; -1.550 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.201      ; 2.242      ;
; -1.541 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[21]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.088     ; 2.001      ;
; -1.532 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.031     ; 1.993      ;
; -1.530 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.223      ; 2.241      ;
; -1.524 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[16]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.079     ; 1.937      ;
; -1.521 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.030     ; 1.982      ;
; -1.517 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.198      ; 2.207      ;
; -1.516 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[18]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.091     ; 1.923      ;
; -1.512 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[25]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.002     ; 2.158      ;
; -1.506 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.199      ; 2.196      ;
; -1.502 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.227      ; 2.221      ;
; -1.496 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.006      ; 1.613      ;
; -1.493 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.208      ; 2.187      ;
; -1.491 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.228      ; 2.210      ;
; -1.490 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[19]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.080     ; 1.903      ;
; -1.487 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[7]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.225      ; 2.204      ;
; -1.487 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[23]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.109      ; 2.095      ;
; -1.479 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[12]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.180     ; 1.851      ;
; -1.476 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[7]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.226      ; 2.193      ;
; -1.475 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[17]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.081     ; 1.892      ;
; -1.475 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.030     ; 1.937      ;
; -1.472 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.226      ; 2.190      ;
; -1.465 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.200     ; 1.763      ;
; -1.464 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.029     ; 1.926      ;
; -1.464 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.023     ; 1.927      ;
; -1.461 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.227      ; 2.179      ;
; -1.449 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.206      ; 2.141      ;
; -1.447 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.078     ; 1.929      ;
; -1.441 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[7]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.203     ; 1.737      ;
; -1.441 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.234      ; 2.161      ;
; -1.434 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.235      ; 2.155      ;
; -1.430 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[13] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.210      ; 2.128      ;
; -1.430 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[6]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.221      ; 2.143      ;
; -1.428 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.027     ; 1.893      ;
; -1.420 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[20]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.004     ; 2.065      ;
; -1.419 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[17] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.099      ; 2.006      ;
; -1.419 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[6]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.222      ; 2.132      ;
; -1.419 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[7]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.233      ; 2.138      ;
; -1.417 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.026     ; 1.882      ;
; -1.407 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.022     ; 1.871      ;
; -1.404 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.019     ; 1.871      ;
; -1.404 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[6]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.229      ; 2.119      ;
; -1.401 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[23]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.085      ; 1.985      ;
; -1.400 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[26]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.190      ; 2.238      ;
; -1.400 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[24]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.102      ; 2.076      ;
; -1.396 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[13] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.007     ; 1.500      ;
; -1.394 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[10] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.716      ; 2.671      ;
; -1.387 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[22]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.104      ; 1.983      ;
; -1.384 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.170      ; 2.114      ;
; -1.383 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[27]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.188      ; 2.069      ;
; -1.376 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[6]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.199     ; 1.668      ;
; -1.372 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[23]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.146     ; 1.725      ;
; -1.371 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[16] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.097      ; 1.956      ;
; -1.365 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[11] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[2]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.081     ; 1.844      ;
; -1.361 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[19] ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[31]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.098      ; 1.947      ;
; -1.358 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[26]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.166      ; 2.172      ;
; -1.358 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[24]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.078      ; 2.010      ;
; -1.357 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[23]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.083      ; 1.939      ;
; -1.351 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[21]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.103      ; 2.002      ;
; -1.349 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[30]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.221      ; 2.062      ;
; -1.349 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[4]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[23]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.111      ; 1.959      ;
; -1.345 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[22]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.080      ; 1.917      ;
; -1.342 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[5]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[23]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.112      ; 1.953      ;
; -1.338 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.222      ; 2.051      ;
; -1.331 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[8]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; 0.964      ; 2.856      ;
; -1.329 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[9]  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[26]                 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 1.000        ; -0.065     ; 1.912      ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load'                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.923 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.032     ; 2.192      ;
; -1.878 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.132     ; 2.124      ;
; -1.827 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.029     ; 2.099      ;
; -1.800 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.129     ; 2.049      ;
; -1.795 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.036     ; 2.060      ;
; -1.750 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.030     ; 2.206      ;
; -1.750 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.136     ; 1.992      ;
; -1.740 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.099     ; 2.019      ;
; -1.735 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.001      ; 2.037      ;
; -1.723 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.034     ; 1.990      ;
; -1.713 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.031     ; 2.181      ;
; -1.682 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.040     ; 1.943      ;
; -1.678 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.040     ; 1.939      ;
; -1.678 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.134     ; 1.922      ;
; -1.677 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.140     ; 1.915      ;
; -1.674 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.042      ; 2.017      ;
; -1.672 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.027     ; 2.131      ;
; -1.670 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.017     ; 2.140      ;
; -1.658 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.030     ; 2.126      ;
; -1.653 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.017     ; 2.122      ;
; -1.645 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.040     ; 1.906      ;
; -1.643 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.101     ; 2.099      ;
; -1.637 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.140     ; 1.875      ;
; -1.636 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.016     ; 2.118      ;
; -1.635 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.028     ; 2.106      ;
; -1.633 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.043      ; 1.977      ;
; -1.633 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.140     ; 1.871      ;
; -1.633 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.057     ; 1.954      ;
; -1.629 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.058     ; 1.949      ;
; -1.622 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.034     ; 2.074      ;
; -1.612 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.003      ; 2.101      ;
; -1.592 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.014     ; 2.065      ;
; -1.585 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.035     ; 2.049      ;
; -1.575 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.002      ; 2.076      ;
; -1.571 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.099     ; 2.020      ;
; -1.565 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.098     ; 2.024      ;
; -1.564 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.039     ; 1.826      ;
; -1.562 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.027     ; 2.033      ;
; -1.561 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.139     ; 1.800      ;
; -1.557 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.014     ; 2.029      ;
; -1.550 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.032     ; 2.004      ;
; -1.549 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.038     ; 1.997      ;
; -1.542 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.021     ; 2.008      ;
; -1.540 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.013     ; 2.025      ;
; -1.539 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.019     ; 2.006      ;
; -1.537 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.017     ; 2.006      ;
; -1.532 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.101     ; 1.978      ;
; -1.532 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.016      ; 2.035      ;
; -1.530 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.034     ; 1.994      ;
; -1.525 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.021     ; 1.990      ;
; -1.515 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.105     ; 1.967      ;
; -1.513 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.033     ; 1.979      ;
; -1.512 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.039     ; 1.972      ;
; -1.509 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.038     ; 1.957      ;
; -1.508 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.020     ; 1.986      ;
; -1.505 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.038     ; 1.953      ;
; -1.505 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.045      ; 2.036      ;
; -1.505 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.068     ; 1.994      ;
; -1.501 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.044      ; 2.031      ;
; -1.489 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.011     ; 1.779      ;
; -1.485 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.034     ; 1.752      ;
; -1.481 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.048     ; 1.932      ;
; -1.479 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.134     ; 1.723      ;
; -1.475 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.096     ; 1.927      ;
; -1.472 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.039     ; 1.932      ;
; -1.470 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.019     ; 1.938      ;
; -1.470 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.003      ; 1.971      ;
; -1.469 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.025     ; 1.931      ;
; -1.468 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.039     ; 1.928      ;
; -1.468 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.044      ; 2.011      ;
; -1.465 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.016      ; 1.967      ;
; -1.464 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.043      ; 2.006      ;
; -1.463 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.015     ; 1.934      ;
; -1.459 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.014     ; 1.931      ;
; -1.458 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.017     ; 1.927      ;
; -1.458 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.032     ; 1.924      ;
; -1.454 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.098     ; 1.903      ;
; -1.453 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.019     ; 1.920      ;
; -1.448 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.017      ; 1.963      ;
; -1.444 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.111     ; 1.711      ;
; -1.443 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.103     ; 1.897      ;
; -1.443 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.103     ; 1.888      ;
; -1.443 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.016     ; 1.913      ;
; -1.442 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.109     ; 1.890      ;
; -1.436 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.018     ; 1.916      ;
; -1.433 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.037     ; 1.882      ;
; -1.429 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.025     ; 1.891      ;
; -1.425 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.025     ; 1.887      ;
; -1.425 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.058      ; 1.970      ;
; -1.421 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.057      ; 1.965      ;
; -1.418 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.100     ; 1.865      ;
; -1.417 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.038     ; 1.877      ;
; -1.413 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.038     ; 1.873      ;
; -1.412 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.025     ; 1.873      ;
; -1.411 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.023     ; 1.874      ;
; -1.409 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.044      ; 1.951      ;
; -1.409 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.021     ; 1.874      ;
; -1.408 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.025     ; 1.869      ;
; -1.404 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; 0.057      ; 1.947      ;
; -1.404 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 1.000        ; -0.105     ; 1.846      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed'                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                              ; Launch Clock                                                                  ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -1.670 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.069      ; 2.108      ;
; -1.644 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.369      ; 1.892      ;
; -1.642 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.375      ; 1.896      ;
; -1.633 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.369      ; 1.881      ;
; -1.627 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.375      ; 1.881      ;
; -1.602 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.051      ; 2.022      ;
; -1.590 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.451      ; 1.920      ;
; -1.563 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.370      ; 1.812      ;
; -1.562 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.365      ; 1.806      ;
; -1.561 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.369      ; 1.809      ;
; -1.551 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.398      ; 1.828      ;
; -1.546 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.373      ; 1.798      ;
; -1.533 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.452      ; 1.864      ;
; -1.525 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.451      ; 1.855      ;
; -1.506 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.451      ; 1.836      ;
; -1.504 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.362      ; 1.745      ;
; -1.489 ; shift_register:sreg_ende|reg_data[0]                                          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.062      ; 1.920      ;
; -1.476 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.396      ; 1.751      ;
; -1.466 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.378      ; 1.723      ;
; -1.441 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.450      ; 1.770      ;
; -1.416 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.380      ; 1.675      ;
; -1.400 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.367      ; 1.646      ;
; -1.384 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.365      ; 1.628      ;
; -1.371 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.378      ; 1.628      ;
; -1.359 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.097      ; 1.825      ;
; -1.342 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_waiting           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.033      ; 1.744      ;
; -1.309 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.364      ; 1.552      ;
; -1.307 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.364      ; 1.550      ;
; -1.290 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.379      ; 1.548      ;
; -1.265 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.363      ; 1.507      ;
; -1.248 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.055      ; 1.672      ;
; -1.248 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.055      ; 1.672      ;
; -1.234 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.364      ; 1.477      ;
; -1.220 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.485      ; 1.584      ;
; -1.094 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.068      ; 2.119      ;
; -1.073 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.368      ; 1.908      ;
; -1.071 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.374      ; 1.912      ;
; -1.062 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.368      ; 1.897      ;
; -1.056 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.374      ; 1.897      ;
; -1.020 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.050      ; 2.027      ;
; -1.019 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.450      ; 1.936      ;
; -0.992 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.369      ; 1.828      ;
; -0.991 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.364      ; 1.822      ;
; -0.990 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.368      ; 1.825      ;
; -0.980 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.397      ; 1.844      ;
; -0.975 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.372      ; 1.814      ;
; -0.962 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.451      ; 1.880      ;
; -0.954 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.450      ; 1.871      ;
; -0.935 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.450      ; 1.852      ;
; -0.933 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.361      ; 1.761      ;
; -0.931 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_waiting_683 ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 0.965      ; 1.949      ;
; -0.916 ; shift_register:sreg_ende|reg_data[0]                                          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.061      ; 1.934      ;
; -0.905 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.395      ; 1.767      ;
; -0.895 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.377      ; 1.739      ;
; -0.870 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.449      ; 1.786      ;
; -0.845 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.379      ; 1.691      ;
; -0.829 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.366      ; 1.662      ;
; -0.813 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.364      ; 1.644      ;
; -0.810 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 2.240      ; 2.534      ;
; -0.800 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.377      ; 1.644      ;
; -0.788 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.096      ; 1.841      ;
; -0.787 ; shift_register:sreg_ende|reg_data[0]                                          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_done_641 ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 0.978      ; 1.817      ;
; -0.760 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_waiting           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.032      ; 1.749      ;
; -0.738 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.363      ; 1.568      ;
; -0.736 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.363      ; 1.566      ;
; -0.717 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.378      ; 1.562      ;
; -0.694 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.362      ; 1.523      ;
; -0.689 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_waiting_683 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 2.154      ; 3.011      ;
; -0.666 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.054      ; 1.677      ;
; -0.666 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.054      ; 1.677      ;
; -0.663 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.363      ; 1.493      ;
; -0.649 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.484      ; 1.600      ;
; -0.648 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 2.240      ; 2.872      ;
; -0.529 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.366      ; 1.556      ;
; -0.527 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.372      ; 1.560      ;
; -0.518 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.366      ; 1.545      ;
; -0.512 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.372      ; 1.545      ;
; -0.475 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.448      ; 1.584      ;
; -0.448 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.367      ; 1.476      ;
; -0.447 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.362      ; 1.470      ;
; -0.446 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.366      ; 1.473      ;
; -0.436 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.395      ; 1.492      ;
; -0.431 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.370      ; 1.462      ;
; -0.418 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.449      ; 1.528      ;
; -0.410 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.448      ; 1.519      ;
; -0.392 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_done_641 ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 0.971      ; 1.415      ;
; -0.391 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.448      ; 1.500      ;
; -0.389 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.359      ; 1.409      ;
; -0.361 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.393      ; 1.415      ;
; -0.351 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.375      ; 1.387      ;
; -0.326 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.447      ; 1.434      ;
; -0.301 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.377      ; 1.339      ;
; -0.285 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.364      ; 1.310      ;
; -0.276 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_waiting_683 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 2.154      ; 3.098      ;
; -0.269 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.362      ; 1.292      ;
; -0.258 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_done_641 ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 0.971      ; 1.281      ;
; -0.256 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.375      ; 1.292      ;
; -0.244 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 1.094      ; 1.489      ;
; -0.234 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.500        ; 2.239      ; 2.545      ;
; -0.194 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 1.000        ; 0.361      ; 1.216      ;
+--------+-------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init'                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                ; Launch Clock                                                     ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.572 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 0.849      ; 1.470      ;
; -0.571 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 0.853      ; 1.473      ;
; -0.545 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 0.853      ; 1.447      ;
; -0.490 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 0.849      ; 1.387      ;
; -0.436 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 0.895      ; 1.379      ;
; -0.433 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 0.895      ; 1.377      ;
; -0.431 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_v0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 2.033      ; 2.628      ;
; -0.430 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 0.895      ; 1.374      ;
; -0.408 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 0.849      ; 1.306      ;
; -0.385 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum     ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 0.867      ; 1.301      ;
; -0.379 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 0.853      ; 1.280      ;
; -0.379 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 0.853      ; 1.280      ;
; -0.294 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_v0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 1.000        ; 2.033      ; 2.991      ;
; -0.231 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum     ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 0.867      ; 1.147      ;
; -0.157 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|done      ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 0.360      ; 0.514      ;
; -0.127 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.500        ; 0.850      ; 1.108      ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]'                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                              ; Launch Clock                                                                  ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -0.113 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[0]            ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.876      ; 2.868      ;
; 0.114  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading2_963 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.179      ; 2.398      ;
; 0.125  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[3]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[3]            ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.555      ; 1.710      ;
; 0.143  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.187      ; 1.360      ;
; 0.156  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading2 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed                ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.287      ; 0.473      ;
; 0.158  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.561      ; 2.824      ;
; 0.161  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[18]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.682      ; 0.873      ;
; 0.182  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[6]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[6]            ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.569      ; 1.781      ;
; 0.195  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[4]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[4]            ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.569      ; 1.794      ;
; 0.201  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[27]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.079      ; 1.310      ;
; 0.208  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[7]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[7]            ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.634      ; 1.872      ;
; 0.214  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.001      ; 1.245      ;
; 0.215  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.081      ; 1.326      ;
; 0.232  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[21]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.898      ; 1.160      ;
; 0.239  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[28]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.079      ; 1.348      ;
; 0.245  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[1]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[1]            ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.567      ; 1.842      ;
; 0.248  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.496      ; 0.774      ;
; 0.248  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.156      ; 1.434      ;
; 0.252  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[2]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[2]            ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.567      ; 1.849      ;
; 0.271  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[30]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.134      ; 1.435      ;
; 0.271  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[0]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.361      ; 0.662      ;
; 0.285  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.623      ; 0.938      ;
; 0.287  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[5]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[5]            ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.568      ; 1.885      ;
; 0.288  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.929      ; 1.247      ;
; 0.289  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[14]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.647      ; 0.966      ;
; 0.298  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[15]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.644      ; 0.972      ;
; 0.299  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[23]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 1.110      ; 1.439      ;
; 0.302  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.601      ; 0.933      ;
; 0.307  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[10]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.652      ; 0.989      ;
; 0.307  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[8]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.652      ; 0.989      ;
; 0.308  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[11]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.652      ; 0.990      ;
; 0.308  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[9]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.653      ; 0.991      ;
; 0.311  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[13]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.599      ; 0.940      ;
; 0.318  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[7]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.478      ; 0.826      ;
; 0.321  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[22]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.862      ; 1.213      ;
; 0.323  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[5]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.480      ; 0.833      ;
; 0.370  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[20]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.762      ; 1.162      ;
; 0.387  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_waiting  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_command_989  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 0.910      ; 0.827      ;
; 0.387  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init       ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.118      ; 2.630      ;
; 0.391  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.118      ; 2.614      ;
; 0.395  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.653      ; 3.153      ;
; 0.401  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading2 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading1_976 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 0.909      ; 0.840      ;
; 0.402  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[16]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.720      ; 1.152      ;
; 0.420  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.651      ; 3.176      ;
; 0.478  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_command  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading1_976 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 0.909      ; 0.917      ;
; 0.490  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[19]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.633      ; 1.153      ;
; 0.495  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[17]                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.578      ; 1.103      ;
; 0.535  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_reading2_963 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 2.179      ; 2.339      ;
; 0.548  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[1]             ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 2.651      ; 2.824      ;
; 0.748  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.030      ; 0.778      ;
; 0.753  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_data[0]            ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 2.876      ; 3.254      ;
; 0.761  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[15]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[15]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.041      ; 0.802      ;
; 0.776  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init       ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 2.118      ; 2.519      ;
; 0.780  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 0.909      ; 1.219      ;
; 0.783  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_reg_sel[0]             ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 2.563      ; 3.451      ;
; 0.786  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.290      ; 1.106      ;
; 0.788  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[1]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.287      ; 1.105      ;
; 0.789  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.038      ; 0.827      ;
; 0.791  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.s_reading1 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[2]                   ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.288      ; 1.109      ;
; 0.794  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[14]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[14]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.031      ; 0.825      ;
; 0.823  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[27]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[27]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.048      ; 0.871      ;
; 0.832  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[31]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.068      ; 0.900      ;
; 0.846  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[28]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[28]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.048      ; 0.894      ;
; 0.848  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.048      ; 0.896      ;
; 0.849  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[30]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[30]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.050      ; 0.899      ;
; 0.851  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[5]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[5]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.024      ; 0.875      ;
; 0.854  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[7]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[7]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.024      ; 0.878      ;
; 0.867  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]        ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|nextState.s_waiting_1002 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; -0.500       ; 2.118      ; 2.610      ;
; 0.868  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.074      ; 0.942      ;
; 0.869  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[5]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.145      ; 1.014      ;
; 0.870  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[29]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.083      ; 0.953      ;
; 0.879  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[7]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[8]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.198      ; 1.077      ;
; 0.882  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.222      ; 1.104      ;
; 0.896  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[10]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[10]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.031      ; 0.927      ;
; 0.897  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[13]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[14]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.078      ; 0.975      ;
; 0.900  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[15]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.478      ; 1.378      ;
; 0.901  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.216      ; 1.117      ;
; 0.903  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[2]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.224      ; 1.127      ;
; 0.905  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[7]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[10]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.198      ; 1.103      ;
; 0.906  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.064      ; 0.970      ;
; 0.906  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[13]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[13]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.030      ; 0.936      ;
; 0.906  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[7]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.169      ; 1.075      ;
; 0.908  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.029      ; 0.937      ;
; 0.908  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.327      ; 1.235      ;
; 0.910  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.143      ; 1.053      ;
; 0.912  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[1]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[4]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.225      ; 1.137      ;
; 0.918  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.154      ; 1.072      ;
; 0.920  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[12]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[14]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.054      ; 0.974      ;
; 0.921  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[8]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[8]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.031      ; 0.952      ;
; 0.928  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[5]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[8]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.196      ; 1.124      ;
; 0.929  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[2]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.329      ; 1.258      ;
; 0.936  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[14]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.465      ; 1.401      ;
; 0.938  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[1]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[6]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.330      ; 1.268      ;
; 0.939  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[15]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[27]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.476      ; 1.415      ;
; 0.940  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[25]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[27]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.214      ; 1.154      ;
; 0.943  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[14]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[15]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.028      ; 0.971      ;
; 0.944  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[3]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.016      ; 0.960      ;
; 0.944  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[13]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[26]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.512      ; 1.456      ;
; 0.945  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[15]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[24]                  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.398      ; 1.343      ;
; 0.950  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[9]                  ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|cnt[9]                   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] ; 0.000        ; 0.031      ; 0.981      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.148 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_send              ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|tx_int0      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; i_clk       ; 0.000        ; 0.139      ; 0.401      ;
; 0.186 ; shift_register:sreg_ende|reg_data[0]                                            ; shift_register:sreg_ende|reg_data[0]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[1]          ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[1]          ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[2]          ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[2]          ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[3]          ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[3]          ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|bps_start_r     ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|bps_start_r     ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[0]          ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[0]          ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|rs232_tx_r   ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|rs232_tx_r   ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|bps_start_r  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|bps_start_r  ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[3]       ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[3]       ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|tx_en        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|tx_en        ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[2]       ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[2]       ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[1]       ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[1]       ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[0]       ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[0]       ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_temp_data[0] ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_temp_data[0] ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; shift_register:sreg_key|reg_data[30]                                            ; shift_register:sreg_key|reg_data[38]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.313      ;
; 0.196 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rs232_rx2       ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rs232_rx3       ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; shift_register:sreg_key|reg_data[106]                                           ; shift_register:sreg_key|reg_data[114]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; shift_register:sreg_key|reg_data[25]                                            ; shift_register:sreg_key|reg_data[33]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; shift_register:sreg_key|reg_data[111]                                           ; shift_register:sreg_key|reg_data[119]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; shift_register:sreg_key|reg_data[104]                                           ; shift_register:sreg_key|reg_data[112]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; shift_register:sreg_key|reg_data[63]                                            ; shift_register:sreg_key|reg_data[71]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; shift_register:sreg_key|reg_data[7]                                             ; shift_register:sreg_key|reg_data[15]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; shift_register:sreg_key|reg_data[94]                                            ; shift_register:sreg_key|reg_data[102]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; shift_register:sreg_key|reg_data[14]                                            ; shift_register:sreg_key|reg_data[22]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; shift_register:sreg_key|reg_data[101]                                           ; shift_register:sreg_key|reg_data[109]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; shift_register:sreg_key|reg_data[50]                                            ; shift_register:sreg_key|reg_data[58]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; shift_register:sreg_key|reg_data[42]                                            ; shift_register:sreg_key|reg_data[50]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; shift_register:sreg_key|reg_data[110]                                           ; shift_register:sreg_key|reg_data[118]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; shift_register:sreg_key|reg_data[84]                                            ; shift_register:sreg_key|reg_data[92]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; shift_register:sreg_key|reg_data[47]                                            ; shift_register:sreg_key|reg_data[55]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_int_i        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_int_i        ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; shift_register:sreg_key|reg_data[41]                                            ; shift_register:sreg_key|reg_data[49]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; shift_register:sreg_key|reg_data[37]                                            ; shift_register:sreg_key|reg_data[45]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; shift_register:sreg_msg|reg_data[28]                                            ; shift_register:sreg_msg|reg_data[36]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; shift_register:sreg_msg|reg_data[20]                                            ; shift_register:sreg_msg|reg_data[28]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; shift_register:sreg_msg|reg_data[2]                                             ; shift_register:sreg_msg|reg_data[10]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; shift_register:sreg_msg|reg_data[30]                                            ; shift_register:sreg_msg|reg_data[38]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; shift_register:sreg_msg|reg_data[17]                                            ; shift_register:sreg_msg|reg_data[25]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; shift_register:sreg_msg|reg_data[16]                                            ; shift_register:sreg_msg|reg_data[24]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|speed_select:speed_tx|cnt[12]       ; serialFPGA:serialFPGA1|my_uart_top:uart_top|speed_select:speed_tx|cnt[12]       ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; shift_register:sreg_msg|reg_data[40]                                            ; shift_register:sreg_msg|reg_data[48]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; shift_register:sreg_msg|reg_data[53]                                            ; shift_register:sreg_msg|reg_data[61]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; shift_register:sreg_msg|reg_data[44]                                            ; shift_register:sreg_msg|reg_data[52]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; shift_register:sreg_msg|reg_data[49]                                            ; shift_register:sreg_msg|reg_data[57]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; shift_register:sreg_key|reg_data[107]                                           ; shift_register:sreg_key|reg_data[115]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; shift_register:sreg_msg|reg_data[19]                                            ; shift_register:sreg_msg|reg_data[27]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; shift_register:sreg_msg|reg_data[10]                                            ; shift_register:sreg_msg|reg_data[18]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; shift_register:sreg_key|reg_data[102]                                           ; shift_register:sreg_key|reg_data[110]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; shift_register:sreg_msg|reg_data[1]                                             ; shift_register:sreg_msg|reg_data[9]                                             ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; shift_register:sreg_msg|reg_data[13]                                            ; shift_register:sreg_msg|reg_data[21]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; shift_register:sreg_msg|reg_data[55]                                            ; shift_register:sreg_msg|reg_data[63]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; shift_register:sreg_msg|reg_data[45]                                            ; shift_register:sreg_msg|reg_data[53]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; shift_register:sreg_msg|reg_data[41]                                            ; shift_register:sreg_msg|reg_data[49]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; shift_register:sreg_msg|reg_data[46]                                            ; shift_register:sreg_msg|reg_data[54]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; shift_register:sreg_msg|reg_data[11]                                            ; shift_register:sreg_msg|reg_data[19]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; shift_register:sreg_msg|reg_data[26]                                            ; shift_register:sreg_msg|reg_data[34]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; shift_register:sreg_key|reg_data[68]                                            ; shift_register:sreg_key|reg_data[76]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; shift_register:sreg_key|reg_data[67]                                            ; shift_register:sreg_key|reg_data[75]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; shift_register:sreg_msg|reg_data[15]                                            ; shift_register:sreg_msg|reg_data[23]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; shift_register:sreg_msg|reg_data[25]                                            ; shift_register:sreg_msg|reg_data[33]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; shift_register:sreg_key|reg_data[33]                                            ; shift_register:sreg_key|reg_data[41]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; shift_register:sreg_msg|reg_data[31]                                            ; shift_register:sreg_msg|reg_data[39]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; shift_register:sreg_msg|reg_data[23]                                            ; shift_register:sreg_msg|reg_data[31]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; shift_register:sreg_msg|reg_data[27]                                            ; shift_register:sreg_msg|reg_data[35]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; shift_register:sreg_msg|reg_data[34]                                            ; shift_register:sreg_msg|reg_data[42]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; shift_register:sreg_msg|reg_data[29]                                            ; shift_register:sreg_msg|reg_data[37]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|tx_en        ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|num[0]       ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.329      ;
; 0.238 ; shift_register:sreg_key|reg_data[12]                                            ; shift_register:sreg_key|reg_data[20]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.230      ; 0.552      ;
; 0.252 ; shift_register:sreg_key|reg_data[53]                                            ; shift_register:sreg_key|reg_data[61]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.236      ; 0.572      ;
; 0.258 ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|num[1]          ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_int_i        ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.078      ; 0.420      ;
; 0.262 ; shift_register:sreg_key|reg_data[65]                                            ; shift_register:sreg_key|reg_data[73]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.229      ; 0.575      ;
; 0.264 ; shift_register:sreg_msg|reg_data[32]                                            ; shift_register:sreg_msg|reg_data[40]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.385      ;
; 0.266 ; shift_register:sreg_msg|reg_data[32]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[0]                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; shift_register:sreg_key|reg_data[71]                                            ; shift_register:sreg_key|reg_data[79]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; shift_register:sreg_key|reg_data[89]                                            ; shift_register:sreg_key|reg_data[97]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.043      ; 0.393      ;
; 0.266 ; shift_register:sreg_msg|reg_data[24]                                            ; shift_register:sreg_msg|reg_data[32]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; shift_register:sreg_key|reg_data[39]                                            ; shift_register:sreg_key|reg_data[47]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; shift_register:sreg_key|reg_data[15]                                            ; shift_register:sreg_key|reg_data[23]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; shift_register:sreg_key|reg_data[86]                                            ; shift_register:sreg_key|reg_data[94]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; shift_register:sreg_key|reg_data[70]                                            ; shift_register:sreg_key|reg_data[78]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; shift_register:sreg_key|reg_data[77]                                            ; shift_register:sreg_key|reg_data[85]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; shift_register:sreg_key|reg_data[13]                                            ; shift_register:sreg_key|reg_data[21]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; shift_register:sreg_key|reg_data[5]                                             ; shift_register:sreg_key|reg_data[13]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; shift_register:sreg_key|reg_data[4]                                             ; shift_register:sreg_key|reg_data[12]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; shift_register:sreg_key|reg_data[81]                                            ; shift_register:sreg_key|reg_data[89]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; shift_register:sreg_key|reg_data[9]                                             ; shift_register:sreg_key|reg_data[17]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; shift_register:sreg_key|reg_data[40]                                            ; shift_register:sreg_key|reg_data[48]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; shift_register:sreg_key|reg_data[55]                                            ; shift_register:sreg_key|reg_data[63]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; shift_register:sreg_key|reg_data[69]                                            ; shift_register:sreg_key|reg_data[77]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; shift_register:sreg_key|reg_data[75]                                            ; shift_register:sreg_key|reg_data[83]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; shift_register:sreg_key|reg_data[43]                                            ; shift_register:sreg_key|reg_data[51]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; shift_register:sreg_key|reg_data[80]                                            ; shift_register:sreg_key|reg_data[88]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; shift_register:sreg_key|reg_data[72]                                            ; shift_register:sreg_key|reg_data[80]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; shift_register:sreg_key|reg_data[78]                                            ; shift_register:sreg_key|reg_data[86]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; shift_register:sreg_key|reg_data[38]                                            ; shift_register:sreg_key|reg_data[46]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; shift_register:sreg_key|reg_data[93]                                            ; shift_register:sreg_key|reg_data[101]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; shift_register:sreg_key|reg_data[85]                                            ; shift_register:sreg_key|reg_data[93]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; shift_register:sreg_key|reg_data[19]                                            ; shift_register:sreg_key|reg_data[27]                                            ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; shift_register:sreg_key|reg_data[114]                                           ; shift_register:sreg_key|reg_data[122]                                           ; i_clk                                                                    ; i_clk       ; 0.000        ; 0.037      ; 0.391      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load'                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.235 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[1]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.763      ; 0.528      ;
; 0.326 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[4]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.760      ; 0.616      ;
; 0.347 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.744      ; 0.621      ;
; 0.351 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.778      ; 0.659      ;
; 0.352 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.776      ; 0.658      ;
; 0.353 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.776      ; 0.659      ;
; 0.353 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.775      ; 0.658      ;
; 0.355 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.777      ; 0.662      ;
; 0.355 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.773      ; 0.658      ;
; 0.356 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.775      ; 0.661      ;
; 0.357 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.762      ; 0.649      ;
; 0.357 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.776      ; 0.663      ;
; 0.362 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.761      ; 0.653      ;
; 0.363 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.760      ; 0.653      ;
; 0.365 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.762      ; 0.657      ;
; 0.400 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.770      ; 0.700      ;
; 0.400 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.771      ; 0.701      ;
; 0.405 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.771      ; 0.706      ;
; 0.407 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.771      ; 0.708      ;
; 0.408 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.765      ; 0.703      ;
; 0.410 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.765      ; 0.705      ;
; 0.412 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.767      ; 0.709      ;
; 0.421 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.742      ; 0.693      ;
; 0.524 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.730      ; 0.784      ;
; 0.532 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.655      ; 0.717      ;
; 0.536 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.690      ; 0.756      ;
; 0.536 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.689      ; 0.755      ;
; 0.541 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.689      ; 0.760      ;
; 0.542 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.689      ; 0.761      ;
; 0.547 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15] ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.688      ; 0.765      ;
; 0.547 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.688      ; 0.765      ;
; 0.584 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]  ; i_clk                                                            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; -0.500       ; 0.689      ; 0.803      ;
; 0.677 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.029      ; 0.706      ;
; 0.699 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.029      ; 0.728      ;
; 0.750 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.030      ; 0.780      ;
; 0.751 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.029      ; 0.780      ;
; 0.752 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.030      ; 0.782      ;
; 0.756 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.029      ; 0.785      ;
; 0.758 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.029      ; 0.787      ;
; 0.766 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[0]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.028      ; 0.794      ;
; 0.768 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.029      ; 0.797      ;
; 0.773 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.030      ; 0.803      ;
; 0.777 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.029      ; 0.806      ;
; 0.781 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.030      ; 0.811      ;
; 0.794 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.030      ; 0.824      ;
; 0.796 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.026      ; 0.822      ;
; 0.799 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.028      ; 0.827      ;
; 0.823 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.131      ; 0.954      ;
; 0.826 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.026      ; 0.852      ;
; 0.827 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.026      ; 0.853      ;
; 0.831 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.024      ; 0.855      ;
; 0.855 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.027      ; 0.882      ;
; 0.860 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.027      ; 0.887      ;
; 0.861 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.026      ; 0.887      ;
; 0.875 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.016      ; 0.891      ;
; 0.884 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.030      ; 0.914      ;
; 0.889 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.129      ; 1.018      ;
; 0.892 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.029      ; 0.921      ;
; 0.902 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.027      ; 0.929      ;
; 0.907 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.028      ; 0.935      ;
; 0.910 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.031      ; 0.941      ;
; 0.912 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.016      ; 0.928      ;
; 0.912 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.028      ; 0.940      ;
; 0.913 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.114      ; 1.027      ;
; 0.919 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.029      ; 0.948      ;
; 0.919 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.025      ; 0.944      ;
; 0.919 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.029      ; 0.948      ;
; 0.920 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.015      ; 0.935      ;
; 0.921 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.027      ; 0.948      ;
; 0.924 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.030      ; 0.954      ;
; 0.925 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.113      ; 1.038      ;
; 0.928 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.031      ; 0.959      ;
; 0.941 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.014      ; 0.955      ;
; 0.941 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.130      ; 1.071      ;
; 0.941 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.033      ; 0.974      ;
; 0.948 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.029      ; 0.977      ;
; 0.948 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.131      ; 1.079      ;
; 0.950 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.116      ; 1.066      ;
; 0.952 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.030      ; 0.982      ;
; 0.957 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.026      ; 0.983      ;
; 0.957 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.029      ; 0.986      ;
; 0.962 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.115      ; 1.077      ;
; 0.963 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.029      ; 0.992      ;
; 0.964 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.029      ; 0.993      ;
; 0.964 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.032      ; 0.996      ;
; 0.965 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.029      ; 0.994      ;
; 0.965 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.032      ; 0.997      ;
; 0.970 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.029      ; 0.999      ;
; 0.970 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.029      ; 0.999      ;
; 0.977 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.082      ; 1.059      ;
; 0.978 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.027      ; 1.005      ;
; 0.978 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.014      ; 0.992      ;
; 0.980 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.016      ; 0.996      ;
; 0.980 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.029      ; 1.009      ;
; 0.985 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.030      ; 1.015      ;
; 0.986 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.013      ; 0.999      ;
; 0.987 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.063      ; 1.050      ;
; 0.989 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18] ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.081      ; 1.070      ;
; 0.990 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.108      ; 1.098      ;
; 0.991 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[2]               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[3]  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; 0.000        ; 0.027      ; 1.018      ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready'                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                             ; Launch Clock                                                                  ; Latch Clock                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+
; 0.250 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|vidx                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.444      ; 0.694      ;
; 0.292 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_waiting ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_1_826  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.812      ; 1.134      ;
; 0.302 ; xtea_engine:xtea_engine1|register32:out0_reg|output[28]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.748      ; 1.080      ;
; 0.322 ; xtea_engine:xtea_engine1|register32:out0_reg|output[27]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.670      ; 1.022      ;
; 0.331 ; xtea_engine:xtea_engine1|register32:out1_reg|output[28]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.748      ; 1.109      ;
; 0.361 ; xtea_engine:xtea_engine1|register32:out0_reg|output[26]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.669      ; 1.060      ;
; 0.373 ; xtea_engine:xtea_engine1|register32:out0_reg|output[30]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.669      ; 1.072      ;
; 0.373 ; xtea_engine:xtea_engine1|register32:out1_reg|output[29]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.677      ; 1.080      ;
; 0.382 ; xtea_engine:xtea_engine1|register32:out0_reg|output[24]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.677      ; 1.089      ;
; 0.383 ; xtea_engine:xtea_engine1|register32:out1_reg|output[27]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.670      ; 1.083      ;
; 0.401 ; xtea_engine:xtea_engine1|register32:out1_reg|output[24]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.677      ; 1.108      ;
; 0.410 ; xtea_engine:xtea_engine1|register32:out1_reg|output[26]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.669      ; 1.109      ;
; 0.412 ; xtea_engine:xtea_engine1|register32:out1_reg|output[30]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.669      ; 1.111      ;
; 0.412 ; xtea_engine:xtea_engine1|register32:out0_reg|output[29]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.677      ; 1.119      ;
; 0.414 ; xtea_engine:xtea_engine1|register32:out1_reg|output[31]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.674      ; 1.118      ;
; 0.417 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_2  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_1_826  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.812      ; 1.259      ;
; 0.431 ; xtea_engine:xtea_engine1|register32:out0_reg|output[20]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.748      ; 1.209      ;
; 0.435 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init      ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_waiting_836 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.942      ; 2.502      ;
; 0.441 ; xtea_engine:xtea_engine1|register32:out0_reg|output[31]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.674      ; 1.145      ;
; 0.451 ; xtea_engine:xtea_engine1|register32:out0_reg|output[19]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.670      ; 1.151      ;
; 0.455 ; xtea_engine:xtea_engine1|register32:out0_reg|output[4]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.748      ; 1.233      ;
; 0.461 ; xtea_engine:xtea_engine1|register32:out1_reg|output[12]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.748      ; 1.239      ;
; 0.461 ; xtea_engine:xtea_engine1|register32:out0_reg|output[12]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.748      ; 1.239      ;
; 0.473 ; xtea_engine:xtea_engine1|register32:out0_reg|output[3]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.670      ; 1.173      ;
; 0.476 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_1  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.796      ; 1.302      ;
; 0.480 ; xtea_engine:xtea_engine1|register32:out0_reg|output[11]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.670      ; 1.180      ;
; 0.483 ; xtea_engine:xtea_engine1|register32:out1_reg|output[4]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.748      ; 1.261      ;
; 0.489 ; xtea_engine:xtea_engine1|register32:out0_reg|output[18]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.669      ; 1.188      ;
; 0.490 ; xtea_engine:xtea_engine1|register32:out1_reg|output[20]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.748      ; 1.268      ;
; 0.491 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.020      ; 1.511      ;
; 0.497 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[21]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.024      ; 1.521      ;
; 0.499 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.067      ; 1.566      ;
; 0.502 ; xtea_engine:xtea_engine1|register32:out0_reg|output[22]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.669      ; 1.201      ;
; 0.503 ; xtea_engine:xtea_engine1|register32:out1_reg|output[13]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.677      ; 1.210      ;
; 0.505 ; xtea_engine:xtea_engine1|register32:out0_reg|output[25]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[1]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.476      ; 1.011      ;
; 0.507 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.997      ; 1.504      ;
; 0.510 ; xtea_engine:xtea_engine1|register32:out0_reg|output[16]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.677      ; 1.217      ;
; 0.512 ; xtea_engine:xtea_engine1|register32:out0_reg|output[2]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.669      ; 1.211      ;
; 0.513 ; xtea_engine:xtea_engine1|register32:out1_reg|output[11]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.670      ; 1.213      ;
; 0.520 ; xtea_engine:xtea_engine1|register32:out0_reg|output[10]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.669      ; 1.219      ;
; 0.524 ; xtea_engine:xtea_engine1|register32:out0_reg|output[6]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.669      ; 1.223      ;
; 0.524 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.983      ; 1.507      ;
; 0.525 ; xtea_engine:xtea_engine1|register32:out1_reg|output[5]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.677      ; 1.232      ;
; 0.529 ; xtea_engine:xtea_engine1|register32:out1_reg|output[8]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.677      ; 1.236      ;
; 0.530 ; xtea_engine:xtea_engine1|register32:out0_reg|output[14]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.669      ; 1.229      ;
; 0.533 ; xtea_engine:xtea_engine1|register32:out0_reg|output[0]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.677      ; 1.240      ;
; 0.534 ; xtea_engine:xtea_engine1|register32:out1_reg|output[21]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.677      ; 1.241      ;
; 0.536 ; xtea_engine:xtea_engine1|register32:out1_reg|output[3]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.670      ; 1.236      ;
; 0.536 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.115      ; 1.651      ;
; 0.538 ; xtea_engine:xtea_engine1|register32:out1_reg|output[10]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.669      ; 1.237      ;
; 0.540 ; xtea_engine:xtea_engine1|register32:out0_reg|output[21]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.677      ; 1.247      ;
; 0.540 ; xtea_engine:xtea_engine1|register32:out0_reg|output[8]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.677      ; 1.247      ;
; 0.541 ; xtea_engine:xtea_engine1|register32:out1_reg|output[14]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.669      ; 1.240      ;
; 0.542 ; xtea_engine:xtea_engine1|register32:out1_reg|output[19]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.670      ; 1.242      ;
; 0.543 ; xtea_engine:xtea_engine1|register32:out1_reg|output[15]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.674      ; 1.247      ;
; 0.543 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[1]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.980      ; 1.523      ;
; 0.545 ; xtea_engine:xtea_engine1|register32:out1_reg|output[25]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[1]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.476      ; 1.051      ;
; 0.552 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[4]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.090      ; 1.642      ;
; 0.554 ; xtea_engine:xtea_engine1|register32:out1_reg|output[0]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.677      ; 1.261      ;
; 0.559 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[15]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.118      ; 1.677      ;
; 0.560 ; xtea_engine:xtea_engine1|register32:out1_reg|output[16]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.677      ; 1.267      ;
; 0.562 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[1]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.003      ; 1.565      ;
; 0.563 ; xtea_engine:xtea_engine1|register32:out0_reg|output[5]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.677      ; 1.270      ;
; 0.564 ; xtea_engine:xtea_engine1|register32:out1_reg|output[2]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.669      ; 1.263      ;
; 0.564 ; xtea_engine:xtea_engine1|register32:out1_reg|output[6]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.669      ; 1.263      ;
; 0.566 ; xtea_engine:xtea_engine1|register32:out1_reg|output[7]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.674      ; 1.270      ;
; 0.570 ; xtea_engine:xtea_engine1|register32:out0_reg|output[13]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[5]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.677      ; 1.277      ;
; 0.572 ; xtea_engine:xtea_engine1|register32:out0_reg|output[23]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.674      ; 1.276      ;
; 0.572 ; xtea_engine:xtea_engine1|register32:out1_reg|output[18]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.669      ; 1.271      ;
; 0.572 ; xtea_engine:xtea_engine1|register32:out1_reg|output[22]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.669      ; 1.271      ;
; 0.572 ; xtea_engine:xtea_engine1|register32:out1_reg|output[23]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.674      ; 1.276      ;
; 0.573 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[26]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.937      ; 1.510      ;
; 0.573 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[20]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.940      ; 1.513      ;
; 0.577 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[24]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.025      ; 1.602      ;
; 0.592 ; xtea_engine:xtea_engine1|register32:out0_reg|output[7]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.674      ; 1.296      ;
; 0.597 ; xtea_engine:xtea_engine1|register32:out0_reg|output[15]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[7]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.674      ; 1.301      ;
; 0.598 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[2]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.979      ; 1.577      ;
; 0.615 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[23]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.018      ; 1.633      ;
; 0.619 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.980      ; 1.599      ;
; 0.620 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|currentState.s_read_2  ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_send                  ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; -0.168     ; 0.482      ;
; 0.623 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.006      ; 1.629      ;
; 0.623 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[27]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.939      ; 1.562      ;
; 0.625 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[3]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.113      ; 1.738      ;
; 0.627 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[7]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.139      ; 1.766      ;
; 0.630 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|vidx                   ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[3]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.304      ; 0.934      ;
; 0.630 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[13]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.122      ; 1.752      ;
; 0.631 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[28]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.902      ; 1.533      ;
; 0.631 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.138      ; 1.769      ;
; 0.632 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.002      ; 1.634      ;
; 0.634 ; xtea_engine:xtea_engine1|register32:out0_reg|output[17]                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[1]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.476      ; 1.140      ;
; 0.643 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[12]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.116      ; 1.759      ;
; 0.649 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[0]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[0]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.003      ; 1.652      ;
; 0.658 ; xtea_engine:xtea_engine1|register32:out0_reg|output[1]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[1]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.476      ; 1.164      ;
; 0.666 ; xtea_engine:xtea_engine1|register32:out0_reg|output[9]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[1]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.476      ; 1.172      ;
; 0.668 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[5]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.141      ; 1.809      ;
; 0.670 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[25]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.938      ; 1.608      ;
; 0.673 ; xtea_engine:xtea_engine1|register32:out1_reg|output[9]                             ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[1]           ; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.476      ; 1.179      ;
; 0.673 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[22]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 1.023      ; 1.696      ;
; 0.674 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[1]                 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|o_sendByte[6]           ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.979      ; 1.653      ;
; 0.676 ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|cnt[29]                ; serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1|nextState.s_read_2_816  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready ; 0.000        ; 0.895      ; 1.571      ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed'                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                              ; Launch Clock                                                                  ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.259 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 2.333      ; 2.717      ;
; 0.260 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 2.332      ; 2.717      ;
; 0.300 ; shift_register:sreg_ende|reg_data[0]                                          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_sum_650     ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.170      ; 1.000      ;
; 0.395 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.644      ; 1.059      ;
; 0.421 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.529      ; 0.970      ;
; 0.446 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.333      ; 2.404      ;
; 0.446 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.528      ; 0.994      ;
; 0.457 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.332      ; 2.414      ;
; 0.458 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_sum_650     ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.163      ; 1.151      ;
; 0.463 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.543      ; 1.026      ;
; 0.464 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_sum_650     ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.163      ; 1.157      ;
; 0.476 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_done_641 ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.105      ; 1.111      ;
; 0.478 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.230      ; 1.238      ;
; 0.481 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.529      ; 1.030      ;
; 0.490 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.529      ; 1.039      ;
; 0.533 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.542      ; 1.095      ;
; 0.545 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_done_641 ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.105      ; 1.180      ;
; 0.554 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.529      ; 1.103      ;
; 0.566 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.611      ; 1.197      ;
; 0.575 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.531      ; 1.126      ;
; 0.576 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_waiting_683 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 2.243      ; 2.944      ;
; 0.576 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.544      ; 1.140      ;
; 0.618 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.560      ; 1.198      ;
; 0.620 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.542      ; 1.182      ;
; 0.637 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.612      ; 1.269      ;
; 0.642 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.206      ; 1.378      ;
; 0.643 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.612      ; 1.275      ;
; 0.643 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.527      ; 1.190      ;
; 0.655 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.613      ; 1.288      ;
; 0.658 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum               ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.205      ; 1.393      ;
; 0.673 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.561      ; 1.254      ;
; 0.679 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.535      ; 1.234      ;
; 0.682 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.537      ; 1.239      ;
; 0.691 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.529      ; 1.240      ;
; 0.698 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.533      ; 1.251      ;
; 0.708 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.613      ; 1.341      ;
; 0.752 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.539      ; 1.311      ;
; 0.756 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[7]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.539      ; 1.315      ;
; 0.759 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[9]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.533      ; 1.312      ;
; 0.765 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.647      ; 1.432      ;
; 0.765 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[6]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_done_632    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.533      ; 1.318      ;
; 0.779 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[27]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.646      ; 1.445      ;
; 0.783 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.193      ; 1.506      ;
; 0.788 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.193      ; 1.511      ;
; 0.791 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.532      ; 1.343      ;
; 0.792 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.546      ; 1.358      ;
; 0.794 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.192      ; 1.516      ;
; 0.799 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.192      ; 1.521      ;
; 0.805 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[17]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.531      ; 1.356      ;
; 0.808 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[31]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.545      ; 1.373      ;
; 0.816 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.531      ; 1.367      ;
; 0.830 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[24]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.530      ; 1.380      ;
; 0.848 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.233      ; 1.611      ;
; 0.851 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.532      ; 1.403      ;
; 0.860 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.532      ; 1.412      ;
; 0.862 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.232      ; 1.624      ;
; 0.865 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[26]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.531      ; 1.416      ;
; 0.874 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[25]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.531      ; 1.425      ;
; 0.877 ; shift_register:sreg_ende|reg_data[0]                                          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.200      ; 1.607      ;
; 0.893 ; shift_register:sreg_ende|reg_data[0]                                          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.199      ; 1.622      ;
; 0.903 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.545      ; 1.468      ;
; 0.906 ; shift_register:sreg_ende|reg_data[0]                                          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_done_641 ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.112      ; 1.548      ;
; 0.913 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_waiting           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.171      ; 1.614      ;
; 0.917 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[28]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.544      ; 1.481      ;
; 0.921 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_waiting           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.170      ; 1.621      ;
; 0.924 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.532      ; 1.476      ;
; 0.936 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.614      ; 1.570      ;
; 0.938 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[23]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.531      ; 1.489      ;
; 0.945 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.534      ; 1.499      ;
; 0.946 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.547      ; 1.513      ;
; 0.950 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[16]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.613      ; 1.583      ;
; 0.959 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[22]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.533      ; 1.512      ;
; 0.960 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[30]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.546      ; 1.526      ;
; 0.988 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.563      ; 1.571      ;
; 0.990 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.545      ; 1.555      ;
; 0.991 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_waiting_683 ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 2.243      ; 2.859      ;
; 1.002 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[18]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.562      ; 1.584      ;
; 1.004 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[29]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.544      ; 1.568      ;
; 1.007 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.615      ; 1.642      ;
; 1.013 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.615      ; 1.648      ;
; 1.013 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.530      ; 1.563      ;
; 1.019 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_waiting_683 ; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; -0.500       ; 1.098      ; 1.647      ;
; 1.021 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[14]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.614      ; 1.655      ;
; 1.025 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.616      ; 1.661      ;
; 1.027 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[13]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.614      ; 1.661      ;
; 1.027 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[20]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.529      ; 1.576      ;
; 1.039 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[15]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.615      ; 1.674      ;
; 1.043 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.564      ; 1.627      ;
; 1.049 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.538      ; 1.607      ;
; 1.052 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.540      ; 1.612      ;
; 1.057 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[11]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.563      ; 1.640      ;
; 1.061 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.532      ; 1.613      ;
; 1.063 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[10]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.537      ; 1.620      ;
; 1.066 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[5]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.539      ; 1.625      ;
; 1.068 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.536      ; 1.624      ;
; 1.075 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[21]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.531      ; 1.626      ;
; 1.078 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.616      ; 1.714      ;
; 1.082 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[8]                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.535      ; 1.637      ;
; 1.092 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[19]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_0_668    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.615      ; 1.727      ;
; 1.122 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|count[12]                        ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|nextState.s_op_1_659    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed ; 0.000        ; 0.542      ; 1.684      ;
+-------+-------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init'                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                ; Launch Clock                                                     ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.377 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|done      ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 0.499      ; 0.406      ;
; 0.432 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 0.980      ; 0.942      ;
; 0.459 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum     ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 0.995      ; 0.984      ;
; 0.592 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 0.982      ; 1.104      ;
; 0.598 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 0.982      ; 1.110      ;
; 0.601 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_sum     ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 0.996      ; 1.127      ;
; 0.622 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 0.978      ; 1.130      ;
; 0.634 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.023      ; 1.187      ;
; 0.634 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_v0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0.000        ; 2.117      ; 2.876      ;
; 0.636 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.022      ; 1.188      ;
; 0.650 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_done ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 1.022      ; 1.202      ;
; 0.697 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum    ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 0.977      ; 1.204      ;
; 0.746 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_1    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 0.983      ; 1.259      ;
; 0.763 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_op_0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 0.982      ; 1.275      ;
; 0.765 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_done    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1     ; i_clk                                                            ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 0.977      ; 1.272      ;
; 0.785 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_v0    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -0.500       ; 2.117      ; 2.527      ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                            ;
+--------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                          ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                               ; -12.307   ; -0.113 ; N/A      ; N/A     ; -3.000              ;
;  i_clk                                                                         ; -12.307   ; 0.148  ; N/A      ; N/A     ; -3.000              ;
;  serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; -6.950    ; -0.113 ; N/A      ; N/A     ; -0.402              ;
;  serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; -5.880    ; 0.250  ; N/A      ; N/A     ; -0.015              ;
;  serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -2.403    ; 0.377  ; N/A      ; N/A     ; 0.162               ;
;  serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; -5.348    ; 0.259  ; N/A      ; N/A     ; 0.178               ;
;  xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; -5.645    ; 0.197  ; N/A      ; N/A     ; 0.324               ;
; Design-wide TNS                                                                ; -2844.251 ; -0.113 ; 0.0      ; 0.0     ; -661.825            ;
;  i_clk                                                                         ; -2308.402 ; 0.000  ; N/A      ; N/A     ; -658.767            ;
;  serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; -174.667  ; -0.113 ; N/A      ; N/A     ; -3.058              ;
;  serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; -188.523  ; 0.000  ; N/A      ; N/A     ; -0.015              ;
;  serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; -10.927   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; -19.184   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; -142.688  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_tx          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rst                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rx                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_tx          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_tx          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_tx          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; i_clk                                                                         ; i_clk                                                                         ; 202770   ; 0        ; 0        ; 0        ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; i_clk                                                                         ; 596      ; 583      ; 0        ; 0        ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; i_clk                                                                         ; 12       ; 0        ; 0        ; 0        ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk                                                                         ; 0        ; 69202    ; 0        ; 0        ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; i_clk                                                                         ; 0        ; 6        ; 0        ; 0        ;
; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; 68       ; 0        ; 47       ; 0        ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; 565      ; 5        ; 6        ; 6        ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; 0        ; 0        ; 1        ; 1        ;
; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; 102      ; 0        ; 0        ; 0        ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; 683      ; 0        ; 0        ; 0        ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; 1        ; 1        ; 0        ; 0        ;
; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0        ; 0        ; 14       ; 0        ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0        ; 0        ; 1        ; 1        ;
; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; 0        ; 0        ; 24       ; 0        ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; 0        ; 0        ; 3        ; 3        ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; 0        ; 0        ; 0        ; 81       ;
; i_clk                                                                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; 0        ; 0        ; 32       ; 0        ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; 0        ; 0        ; 0        ; 528      ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
; i_clk                                                                         ; i_clk                                                                         ; 202770   ; 0        ; 0        ; 0        ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; i_clk                                                                         ; 596      ; 583      ; 0        ; 0        ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; i_clk                                                                         ; 12       ; 0        ; 0        ; 0        ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; i_clk                                                                         ; 0        ; 69202    ; 0        ; 0        ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; i_clk                                                                         ; 0        ; 6        ; 0        ; 0        ;
; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; 68       ; 0        ; 47       ; 0        ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; 565      ; 5        ; 6        ; 6        ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; 0        ; 0        ; 1        ; 1        ;
; i_clk                                                                         ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; 102      ; 0        ; 0        ; 0        ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; 683      ; 0        ; 0        ; 0        ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; 1        ; 1        ; 0        ; 0        ;
; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0        ; 0        ; 14       ; 0        ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; 0        ; 0        ; 1        ; 1        ;
; i_clk                                                                         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; 0        ; 0        ; 24       ; 0        ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; 0        ; 0        ; 3        ; 3        ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; 0        ; 0        ; 0        ; 81       ;
; i_clk                                                                         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; 0        ; 0        ; 32       ; 0        ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; 0        ; 0        ; 0        ; 528      ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 448   ; 448  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                               ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------+-------------+
; Target                                                                        ; Clock                                                                         ; Type ; Status      ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------+-------------+
; i_clk                                                                         ; i_clk                                                                         ; Base ; Constrained ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]  ; Base ; Constrained ;
; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready      ; Base ; Constrained ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init ; Base ; Constrained ;
; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed         ; Base ; Constrained ;
; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load              ; Base ; Constrained ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_rst      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rx       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_tx        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_rst      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rx       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_tx        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Tue Dec  5 21:29:54 2023
Info: Command: quartus_sta tubes-sisdig -c tubes-sisdig
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 137 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tubes-sisdig.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk i_clk
    Info (332105): create_clock -period 1.000 -name serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init
    Info (332105): create_clock -period 1.000 -name serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0]
    Info (332105): create_clock -period 1.000 -name serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready
    Info (332105): create_clock -period 1.000 -name serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed
    Info (332105): create_clock -period 1.000 -name xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -12.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.307           -2308.402 i_clk 
    Info (332119):    -6.950            -174.667 serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] 
    Info (332119):    -5.880            -188.523 serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready 
    Info (332119):    -5.645            -142.688 xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load 
    Info (332119):    -5.348             -19.184 serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed 
    Info (332119):    -2.248             -10.787 serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init 
Info (332146): Worst-case hold slack is 0.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.155               0.000 serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] 
    Info (332119):     0.197               0.000 xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load 
    Info (332119):     0.452               0.000 i_clk 
    Info (332119):     0.572               0.000 serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed 
    Info (332119):     0.659               0.000 serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready 
    Info (332119):     0.706               0.000 serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -658.767 i_clk 
    Info (332119):    -0.303              -3.058 serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] 
    Info (332119):     0.180               0.000 serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready 
    Info (332119):     0.363               0.000 serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init 
    Info (332119):     0.372               0.000 serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed 
    Info (332119):     0.419               0.000 xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -11.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.278           -2129.490 i_clk 
    Info (332119):    -6.799            -163.283 serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] 
    Info (332119):    -5.345            -174.609 serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready 
    Info (332119):    -5.093            -128.705 xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load 
    Info (332119):    -4.963             -18.329 serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed 
    Info (332119):    -2.403             -10.927 serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init 
Info (332146): Worst-case hold slack is 0.054
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.054               0.000 serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] 
    Info (332119):     0.301               0.000 xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load 
    Info (332119):     0.401               0.000 i_clk 
    Info (332119):     0.487               0.000 serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed 
    Info (332119):     0.586               0.000 serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready 
    Info (332119):     0.763               0.000 serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -658.767 i_clk 
    Info (332119):    -0.402              -2.575 serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] 
    Info (332119):    -0.015              -0.015 serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready 
    Info (332119):     0.162               0.000 serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init 
    Info (332119):     0.178               0.000 serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed 
    Info (332119):     0.374               0.000 xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.295            -863.039 i_clk 
    Info (332119):    -2.864             -53.056 serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] 
    Info (332119):    -1.978             -55.135 serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready 
    Info (332119):    -1.923             -44.178 xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load 
    Info (332119):    -1.670              -5.195 serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed 
    Info (332119):    -0.572              -2.322 serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init 
Info (332146): Worst-case hold slack is -0.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.113              -0.113 serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] 
    Info (332119):     0.148               0.000 i_clk 
    Info (332119):     0.235               0.000 xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load 
    Info (332119):     0.250               0.000 serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready 
    Info (332119):     0.259               0.000 serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed 
    Info (332119):     0.377               0.000 serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -472.284 i_clk 
    Info (332119):     0.049               0.000 serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_rx:receiver|rx_data_r[0] 
    Info (332119):     0.264               0.000 serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|currentState.init 
    Info (332119):     0.283               0.000 serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1|o_proceed 
    Info (332119):     0.324               0.000 xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|currentState.s_load 
    Info (332119):     0.384               0.000 serialFPGA:serialFPGA1|my_uart_top:uart_top|my_uart_tx:transmitter|ready 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4928 megabytes
    Info: Processing ended: Tue Dec  5 21:29:58 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


