Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jul 22 14:47:07 2021
| Host         : DESKTOP-P9KU36P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: PS2_CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     25.851        0.000                      0                   73        0.232        0.000                      0                   73        3.000        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)       Period(ns)      Frequency(MHz)
-----            ------------       ----------      --------------
sys_clk_pin      {0.000 5.000}      10.000          100.000         
  clk_fb         {0.000 25.000}     50.000          20.000          
  clk_pix_unbuf  {0.000 19.841}     39.683          25.200          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  clk_fb                                                                                                                                                          48.751        0.000                       0                     2  
  clk_pix_unbuf       25.851        0.000                      0                   73        0.232        0.000                      0                   73       19.341        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkk/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pix_unbuf
  To Clock:  clk_pix_unbuf

Setup :            0  Failing Endpoints,  Worst Slack       25.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.851ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_g_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        13.047ns  (logic 2.532ns (19.406%)  route 10.515ns (80.594%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 45.448 - 39.683 ) 
    Source Clock Delay      (SCD):    6.115ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.548     6.115    dispp/clk_pix
    SLICE_X42Y62         FDRE                                         r  dispp/sx_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     6.633 r  dispp/sx_reg[0]_rep__2/Q
                         net (fo=105, routed)         1.067     7.701    dispp/sx_reg[0]_rep__2_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.825 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.825    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.072 r  draww/q_draw1_carry/O[0]
                         net (fo=256, routed)         4.473    12.545    dispp/vga_r_reg[0]_i_26_0[0]
    SLICE_X47Y11         MUXF7 (Prop_muxf7_S_O)       0.451    12.996 r  dispp/vga_r_reg[0]_i_423/O
                         net (fo=1, routed)           0.000    12.996    dispp/vga_r_reg[0]_i_423_n_0
    SLICE_X47Y11         MUXF8 (Prop_muxf8_I1_O)      0.094    13.090 r  dispp/vga_r_reg[0]_i_181/O
                         net (fo=1, routed)           2.488    15.577    dispp/vga_r_reg[0]_i_181_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I1_O)        0.316    15.893 r  dispp/vga_r[0]_i_64/O
                         net (fo=1, routed)           0.000    15.893    dispp/vga_r[0]_i_64_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    16.131 r  dispp/vga_r_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    16.131    dispp/vga_r_reg[0]_i_32_n_0
    SLICE_X47Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    16.235 r  dispp/vga_r_reg[0]_i_15/O
                         net (fo=1, routed)           0.741    16.977    draww/vga_r_reg[0]_6
    SLICE_X48Y57         LUT5 (Prop_lut5_I2_O)        0.316    17.293 r  draww/vga_r[0]_i_6/O
                         net (fo=2, routed)           0.682    17.974    draww/vga_r[0]_i_6_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.098 r  draww/vga_g[3]_i_1/O
                         net (fo=4, routed)           1.064    19.163    draww/vga_g[3]_i_1_n_0
    SLICE_X56Y68         FDRE                                         r  draww/vga_g_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.430    45.448    draww/clk_pix
    SLICE_X56Y68         FDRE                                         r  draww/vga_g_reg[3]/C
                         clock pessimism              0.311    45.759    
                         clock uncertainty           -0.221    45.538    
    SLICE_X56Y68         FDRE (Setup_fdre_C_R)       -0.524    45.014    draww/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                         45.014    
                         arrival time                         -19.163    
  -------------------------------------------------------------------
                         slack                                 25.851    

Slack (MET) :             25.851ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_g_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        13.047ns  (logic 2.532ns (19.406%)  route 10.515ns (80.594%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 45.448 - 39.683 ) 
    Source Clock Delay      (SCD):    6.115ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.548     6.115    dispp/clk_pix
    SLICE_X42Y62         FDRE                                         r  dispp/sx_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     6.633 r  dispp/sx_reg[0]_rep__2/Q
                         net (fo=105, routed)         1.067     7.701    dispp/sx_reg[0]_rep__2_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.825 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.825    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.072 r  draww/q_draw1_carry/O[0]
                         net (fo=256, routed)         4.473    12.545    dispp/vga_r_reg[0]_i_26_0[0]
    SLICE_X47Y11         MUXF7 (Prop_muxf7_S_O)       0.451    12.996 r  dispp/vga_r_reg[0]_i_423/O
                         net (fo=1, routed)           0.000    12.996    dispp/vga_r_reg[0]_i_423_n_0
    SLICE_X47Y11         MUXF8 (Prop_muxf8_I1_O)      0.094    13.090 r  dispp/vga_r_reg[0]_i_181/O
                         net (fo=1, routed)           2.488    15.577    dispp/vga_r_reg[0]_i_181_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I1_O)        0.316    15.893 r  dispp/vga_r[0]_i_64/O
                         net (fo=1, routed)           0.000    15.893    dispp/vga_r[0]_i_64_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    16.131 r  dispp/vga_r_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    16.131    dispp/vga_r_reg[0]_i_32_n_0
    SLICE_X47Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    16.235 r  dispp/vga_r_reg[0]_i_15/O
                         net (fo=1, routed)           0.741    16.977    draww/vga_r_reg[0]_6
    SLICE_X48Y57         LUT5 (Prop_lut5_I2_O)        0.316    17.293 r  draww/vga_r[0]_i_6/O
                         net (fo=2, routed)           0.682    17.974    draww/vga_r[0]_i_6_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.098 r  draww/vga_g[3]_i_1/O
                         net (fo=4, routed)           1.064    19.163    draww/vga_g[3]_i_1_n_0
    SLICE_X56Y68         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.430    45.448    draww/clk_pix
    SLICE_X56Y68         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica/C
                         clock pessimism              0.311    45.759    
                         clock uncertainty           -0.221    45.538    
    SLICE_X56Y68         FDRE (Setup_fdre_C_R)       -0.524    45.014    draww/vga_g_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         45.014    
                         arrival time                         -19.163    
  -------------------------------------------------------------------
                         slack                                 25.851    

Slack (MET) :             25.851ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_g_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        13.047ns  (logic 2.532ns (19.406%)  route 10.515ns (80.594%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 45.448 - 39.683 ) 
    Source Clock Delay      (SCD):    6.115ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.548     6.115    dispp/clk_pix
    SLICE_X42Y62         FDRE                                         r  dispp/sx_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     6.633 r  dispp/sx_reg[0]_rep__2/Q
                         net (fo=105, routed)         1.067     7.701    dispp/sx_reg[0]_rep__2_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.825 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.825    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.072 r  draww/q_draw1_carry/O[0]
                         net (fo=256, routed)         4.473    12.545    dispp/vga_r_reg[0]_i_26_0[0]
    SLICE_X47Y11         MUXF7 (Prop_muxf7_S_O)       0.451    12.996 r  dispp/vga_r_reg[0]_i_423/O
                         net (fo=1, routed)           0.000    12.996    dispp/vga_r_reg[0]_i_423_n_0
    SLICE_X47Y11         MUXF8 (Prop_muxf8_I1_O)      0.094    13.090 r  dispp/vga_r_reg[0]_i_181/O
                         net (fo=1, routed)           2.488    15.577    dispp/vga_r_reg[0]_i_181_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I1_O)        0.316    15.893 r  dispp/vga_r[0]_i_64/O
                         net (fo=1, routed)           0.000    15.893    dispp/vga_r[0]_i_64_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    16.131 r  dispp/vga_r_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    16.131    dispp/vga_r_reg[0]_i_32_n_0
    SLICE_X47Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    16.235 r  dispp/vga_r_reg[0]_i_15/O
                         net (fo=1, routed)           0.741    16.977    draww/vga_r_reg[0]_6
    SLICE_X48Y57         LUT5 (Prop_lut5_I2_O)        0.316    17.293 r  draww/vga_r[0]_i_6/O
                         net (fo=2, routed)           0.682    17.974    draww/vga_r[0]_i_6_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.098 r  draww/vga_g[3]_i_1/O
                         net (fo=4, routed)           1.064    19.163    draww/vga_g[3]_i_1_n_0
    SLICE_X56Y68         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.430    45.448    draww/clk_pix
    SLICE_X56Y68         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica_2/C
                         clock pessimism              0.311    45.759    
                         clock uncertainty           -0.221    45.538    
    SLICE_X56Y68         FDRE (Setup_fdre_C_R)       -0.524    45.014    draww/vga_g_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         45.014    
                         arrival time                         -19.163    
  -------------------------------------------------------------------
                         slack                                 25.851    

Slack (MET) :             25.851ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_g_reg[3]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        13.047ns  (logic 2.532ns (19.406%)  route 10.515ns (80.594%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 45.448 - 39.683 ) 
    Source Clock Delay      (SCD):    6.115ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.548     6.115    dispp/clk_pix
    SLICE_X42Y62         FDRE                                         r  dispp/sx_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     6.633 r  dispp/sx_reg[0]_rep__2/Q
                         net (fo=105, routed)         1.067     7.701    dispp/sx_reg[0]_rep__2_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.825 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.825    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.072 r  draww/q_draw1_carry/O[0]
                         net (fo=256, routed)         4.473    12.545    dispp/vga_r_reg[0]_i_26_0[0]
    SLICE_X47Y11         MUXF7 (Prop_muxf7_S_O)       0.451    12.996 r  dispp/vga_r_reg[0]_i_423/O
                         net (fo=1, routed)           0.000    12.996    dispp/vga_r_reg[0]_i_423_n_0
    SLICE_X47Y11         MUXF8 (Prop_muxf8_I1_O)      0.094    13.090 r  dispp/vga_r_reg[0]_i_181/O
                         net (fo=1, routed)           2.488    15.577    dispp/vga_r_reg[0]_i_181_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I1_O)        0.316    15.893 r  dispp/vga_r[0]_i_64/O
                         net (fo=1, routed)           0.000    15.893    dispp/vga_r[0]_i_64_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    16.131 r  dispp/vga_r_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    16.131    dispp/vga_r_reg[0]_i_32_n_0
    SLICE_X47Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    16.235 r  dispp/vga_r_reg[0]_i_15/O
                         net (fo=1, routed)           0.741    16.977    draww/vga_r_reg[0]_6
    SLICE_X48Y57         LUT5 (Prop_lut5_I2_O)        0.316    17.293 r  draww/vga_r[0]_i_6/O
                         net (fo=2, routed)           0.682    17.974    draww/vga_r[0]_i_6_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.098 r  draww/vga_g[3]_i_1/O
                         net (fo=4, routed)           1.064    19.163    draww/vga_g[3]_i_1_n_0
    SLICE_X56Y68         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.430    45.448    draww/clk_pix
    SLICE_X56Y68         FDRE                                         r  draww/vga_g_reg[3]_lopt_replica_3/C
                         clock pessimism              0.311    45.759    
                         clock uncertainty           -0.221    45.538    
    SLICE_X56Y68         FDRE (Setup_fdre_C_R)       -0.524    45.014    draww/vga_g_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         45.014    
                         arrival time                         -19.163    
  -------------------------------------------------------------------
                         slack                                 25.851    

Slack (MET) :             27.013ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        12.350ns  (logic 2.532ns (20.502%)  route 9.818ns (79.498%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 45.456 - 39.683 ) 
    Source Clock Delay      (SCD):    6.115ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.548     6.115    dispp/clk_pix
    SLICE_X42Y62         FDRE                                         r  dispp/sx_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     6.633 r  dispp/sx_reg[0]_rep__2/Q
                         net (fo=105, routed)         1.067     7.701    dispp/sx_reg[0]_rep__2_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.825 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.825    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.072 r  draww/q_draw1_carry/O[0]
                         net (fo=256, routed)         4.473    12.545    dispp/vga_r_reg[0]_i_26_0[0]
    SLICE_X47Y11         MUXF7 (Prop_muxf7_S_O)       0.451    12.996 r  dispp/vga_r_reg[0]_i_423/O
                         net (fo=1, routed)           0.000    12.996    dispp/vga_r_reg[0]_i_423_n_0
    SLICE_X47Y11         MUXF8 (Prop_muxf8_I1_O)      0.094    13.090 r  dispp/vga_r_reg[0]_i_181/O
                         net (fo=1, routed)           2.488    15.577    dispp/vga_r_reg[0]_i_181_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I1_O)        0.316    15.893 r  dispp/vga_r[0]_i_64/O
                         net (fo=1, routed)           0.000    15.893    dispp/vga_r[0]_i_64_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    16.131 r  dispp/vga_r_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    16.131    dispp/vga_r_reg[0]_i_32_n_0
    SLICE_X47Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    16.235 r  dispp/vga_r_reg[0]_i_15/O
                         net (fo=1, routed)           0.741    16.977    draww/vga_r_reg[0]_6
    SLICE_X48Y57         LUT5 (Prop_lut5_I2_O)        0.316    17.293 r  draww/vga_r[0]_i_6/O
                         net (fo=2, routed)           0.447    17.739    draww/vga_r[0]_i_6_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I3_O)        0.124    17.863 r  draww/vga_r[0]_i_2/O
                         net (fo=4, routed)           0.602    18.466    draww/q_draw
    SLICE_X51Y58         FDRE                                         r  draww/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.438    45.456    draww/clk_pix
    SLICE_X51Y58         FDRE                                         r  draww/vga_r_reg[0]/C
                         clock pessimism              0.311    45.767    
                         clock uncertainty           -0.221    45.546    
    SLICE_X51Y58         FDRE (Setup_fdre_C_D)       -0.067    45.479    draww/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                         45.479    
                         arrival time                         -18.466    
  -------------------------------------------------------------------
                         slack                                 27.013    

Slack (MET) :             27.019ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        12.350ns  (logic 2.532ns (20.502%)  route 9.818ns (79.498%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 45.456 - 39.683 ) 
    Source Clock Delay      (SCD):    6.115ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.548     6.115    dispp/clk_pix
    SLICE_X42Y62         FDRE                                         r  dispp/sx_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     6.633 r  dispp/sx_reg[0]_rep__2/Q
                         net (fo=105, routed)         1.067     7.701    dispp/sx_reg[0]_rep__2_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.825 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.825    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.072 r  draww/q_draw1_carry/O[0]
                         net (fo=256, routed)         4.473    12.545    dispp/vga_r_reg[0]_i_26_0[0]
    SLICE_X47Y11         MUXF7 (Prop_muxf7_S_O)       0.451    12.996 r  dispp/vga_r_reg[0]_i_423/O
                         net (fo=1, routed)           0.000    12.996    dispp/vga_r_reg[0]_i_423_n_0
    SLICE_X47Y11         MUXF8 (Prop_muxf8_I1_O)      0.094    13.090 r  dispp/vga_r_reg[0]_i_181/O
                         net (fo=1, routed)           2.488    15.577    dispp/vga_r_reg[0]_i_181_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I1_O)        0.316    15.893 r  dispp/vga_r[0]_i_64/O
                         net (fo=1, routed)           0.000    15.893    dispp/vga_r[0]_i_64_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    16.131 r  dispp/vga_r_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    16.131    dispp/vga_r_reg[0]_i_32_n_0
    SLICE_X47Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    16.235 r  dispp/vga_r_reg[0]_i_15/O
                         net (fo=1, routed)           0.741    16.977    draww/vga_r_reg[0]_6
    SLICE_X48Y57         LUT5 (Prop_lut5_I2_O)        0.316    17.293 r  draww/vga_r[0]_i_6/O
                         net (fo=2, routed)           0.447    17.739    draww/vga_r[0]_i_6_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I3_O)        0.124    17.863 r  draww/vga_r[0]_i_2/O
                         net (fo=4, routed)           0.602    18.466    draww/q_draw
    SLICE_X51Y58         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.438    45.456    draww/clk_pix
    SLICE_X51Y58         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica_2/C
                         clock pessimism              0.311    45.767    
                         clock uncertainty           -0.221    45.546    
    SLICE_X51Y58         FDRE (Setup_fdre_C_D)       -0.061    45.485    draww/vga_r_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         45.485    
                         arrival time                         -18.466    
  -------------------------------------------------------------------
                         slack                                 27.019    

Slack (MET) :             27.273ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        12.099ns  (logic 2.532ns (20.927%)  route 9.567ns (79.073%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 45.456 - 39.683 ) 
    Source Clock Delay      (SCD):    6.115ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.548     6.115    dispp/clk_pix
    SLICE_X42Y62         FDRE                                         r  dispp/sx_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     6.633 r  dispp/sx_reg[0]_rep__2/Q
                         net (fo=105, routed)         1.067     7.701    dispp/sx_reg[0]_rep__2_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.825 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.825    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.072 r  draww/q_draw1_carry/O[0]
                         net (fo=256, routed)         4.473    12.545    dispp/vga_r_reg[0]_i_26_0[0]
    SLICE_X47Y11         MUXF7 (Prop_muxf7_S_O)       0.451    12.996 r  dispp/vga_r_reg[0]_i_423/O
                         net (fo=1, routed)           0.000    12.996    dispp/vga_r_reg[0]_i_423_n_0
    SLICE_X47Y11         MUXF8 (Prop_muxf8_I1_O)      0.094    13.090 r  dispp/vga_r_reg[0]_i_181/O
                         net (fo=1, routed)           2.488    15.577    dispp/vga_r_reg[0]_i_181_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I1_O)        0.316    15.893 r  dispp/vga_r[0]_i_64/O
                         net (fo=1, routed)           0.000    15.893    dispp/vga_r[0]_i_64_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    16.131 r  dispp/vga_r_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    16.131    dispp/vga_r_reg[0]_i_32_n_0
    SLICE_X47Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    16.235 r  dispp/vga_r_reg[0]_i_15/O
                         net (fo=1, routed)           0.741    16.977    draww/vga_r_reg[0]_6
    SLICE_X48Y57         LUT5 (Prop_lut5_I2_O)        0.316    17.293 r  draww/vga_r[0]_i_6/O
                         net (fo=2, routed)           0.447    17.739    draww/vga_r[0]_i_6_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I3_O)        0.124    17.863 r  draww/vga_r[0]_i_2/O
                         net (fo=4, routed)           0.351    18.215    draww/q_draw
    SLICE_X51Y58         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.438    45.456    draww/clk_pix
    SLICE_X51Y58         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica_3/C
                         clock pessimism              0.311    45.767    
                         clock uncertainty           -0.221    45.546    
    SLICE_X51Y58         FDRE (Setup_fdre_C_D)       -0.058    45.488    draww/vga_r_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         45.488    
                         arrival time                         -18.215    
  -------------------------------------------------------------------
                         slack                                 27.273    

Slack (MET) :             27.389ns  (required time - arrival time)
  Source:                 dispp/sx_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_r_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        11.960ns  (logic 2.532ns (21.170%)  route 9.428ns (78.830%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 45.456 - 39.683 ) 
    Source Clock Delay      (SCD):    6.115ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.548     6.115    dispp/clk_pix
    SLICE_X42Y62         FDRE                                         r  dispp/sx_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     6.633 r  dispp/sx_reg[0]_rep__2/Q
                         net (fo=105, routed)         1.067     7.701    dispp/sx_reg[0]_rep__2_0
    SLICE_X45Y56         LUT2 (Prop_lut2_I0_O)        0.124     7.825 r  dispp/q_draw1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.825    draww/vga_r_reg[0]_i_325_0[0]
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.072 r  draww/q_draw1_carry/O[0]
                         net (fo=256, routed)         4.473    12.545    dispp/vga_r_reg[0]_i_26_0[0]
    SLICE_X47Y11         MUXF7 (Prop_muxf7_S_O)       0.451    12.996 r  dispp/vga_r_reg[0]_i_423/O
                         net (fo=1, routed)           0.000    12.996    dispp/vga_r_reg[0]_i_423_n_0
    SLICE_X47Y11         MUXF8 (Prop_muxf8_I1_O)      0.094    13.090 r  dispp/vga_r_reg[0]_i_181/O
                         net (fo=1, routed)           2.488    15.577    dispp/vga_r_reg[0]_i_181_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I1_O)        0.316    15.893 r  dispp/vga_r[0]_i_64/O
                         net (fo=1, routed)           0.000    15.893    dispp/vga_r[0]_i_64_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    16.131 r  dispp/vga_r_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    16.131    dispp/vga_r_reg[0]_i_32_n_0
    SLICE_X47Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    16.235 r  dispp/vga_r_reg[0]_i_15/O
                         net (fo=1, routed)           0.741    16.977    draww/vga_r_reg[0]_6
    SLICE_X48Y57         LUT5 (Prop_lut5_I2_O)        0.316    17.293 r  draww/vga_r[0]_i_6/O
                         net (fo=2, routed)           0.447    17.739    draww/vga_r[0]_i_6_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I3_O)        0.124    17.863 r  draww/vga_r[0]_i_2/O
                         net (fo=4, routed)           0.212    18.076    draww/q_draw
    SLICE_X51Y58         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.438    45.456    draww/clk_pix
    SLICE_X51Y58         FDRE                                         r  draww/vga_r_reg[0]_lopt_replica/C
                         clock pessimism              0.311    45.767    
                         clock uncertainty           -0.221    45.546    
    SLICE_X51Y58         FDRE (Setup_fdre_C_D)       -0.081    45.465    draww/vga_r_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         45.465    
                         arrival time                         -18.076    
  -------------------------------------------------------------------
                         slack                                 27.389    

Slack (MET) :             35.310ns  (required time - arrival time)
  Source:                 dispp/sy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.123ns (29.123%)  route 2.733ns (70.877%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns = ( 45.451 - 39.683 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.551     6.118    dispp/clk_pix
    SLICE_X42Y58         FDRE                                         r  dispp/sy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.478     6.596 r  dispp/sy_reg[2]/Q
                         net (fo=15, routed)          1.341     7.937    dispp/sy[2]
    SLICE_X40Y57         LUT5 (Prop_lut5_I3_O)        0.289     8.226 r  dispp/sy[8]_i_2/O
                         net (fo=4, routed)           0.828     9.054    dispp/sy[8]_i_2_n_0
    SLICE_X41Y58         LUT4 (Prop_lut4_I2_O)        0.356     9.410 r  dispp/sy[7]_i_1/O
                         net (fo=1, routed)           0.565     9.974    dispp/sy[7]_i_1_n_0
    SLICE_X41Y58         FDRE                                         r  dispp/sy_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.433    45.451    dispp/clk_pix
    SLICE_X41Y58         FDRE                                         r  dispp/sy_reg[7]/C
                         clock pessimism              0.325    45.776    
                         clock uncertainty           -0.221    45.555    
    SLICE_X41Y58         FDRE (Setup_fdre_C_D)       -0.270    45.285    dispp/sy_reg[7]
  -------------------------------------------------------------------
                         required time                         45.285    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                 35.310    

Slack (MET) :             35.560ns  (required time - arrival time)
  Source:                 dispp/sy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_unbuf rise@39.683ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.413ns (35.483%)  route 2.569ns (64.517%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns = ( 45.451 - 39.683 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.551     6.118    dispp/clk_pix
    SLICE_X42Y58         FDRE                                         r  dispp/sy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.478     6.596 r  dispp/sy_reg[2]/Q
                         net (fo=15, routed)          1.341     7.937    dispp/sy[2]
    SLICE_X40Y57         LUT5 (Prop_lut5_I3_O)        0.289     8.226 r  dispp/sy[8]_i_2/O
                         net (fo=4, routed)           0.423     8.649    dispp/sy[8]_i_2_n_0
    SLICE_X41Y58         LUT5 (Prop_lut5_I0_O)        0.320     8.969 r  dispp/sy[9]_i_4/O
                         net (fo=1, routed)           0.806     9.775    dispp/sy[9]_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I5_O)        0.326    10.101 r  dispp/sy[9]_i_2/O
                         net (fo=1, routed)           0.000    10.101    dispp/sy[9]_i_2_n_0
    SLICE_X42Y58         FDRE                                         r  dispp/sy_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.101 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.263    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.346 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    43.927    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.018 r  clkk/bufg_clk/O
                         net (fo=100, routed)         1.433    45.451    dispp/clk_pix
    SLICE_X42Y58         FDRE                                         r  dispp/sy_reg[9]/C
                         clock pessimism              0.350    45.801    
                         clock uncertainty           -0.221    45.580    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.081    45.661    dispp/sy_reg[9]
  -------------------------------------------------------------------
                         required time                         45.661    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                 35.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dispp/sx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.794%)  route 0.203ns (52.206%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.558     1.816    dispp/clk_pix
    SLICE_X43Y57         FDRE                                         r  dispp/sx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.957 r  dispp/sx_reg[2]/Q
                         net (fo=10, routed)          0.203     2.161    dispp/sx[2]
    SLICE_X46Y57         LUT5 (Prop_lut5_I4_O)        0.045     2.206 r  dispp/sx[4]_i_1/O
                         net (fo=1, routed)           0.000     2.206    dispp/sx_0[4]
    SLICE_X46Y57         FDRE                                         r  dispp/sx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.829     2.365    dispp/clk_pix
    SLICE_X46Y57         FDRE                                         r  dispp/sx_reg[4]/C
                         clock pessimism             -0.511     1.853    
    SLICE_X46Y57         FDRE (Hold_fdre_C_D)         0.120     1.973    dispp/sx_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dispp/sy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.246ns (68.080%)  route 0.115ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.558     1.816    dispp/clk_pix
    SLICE_X42Y58         FDRE                                         r  dispp/sy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.148     1.964 f  dispp/sy_reg[2]/Q
                         net (fo=15, routed)          0.115     2.080    dispp/sy[2]
    SLICE_X42Y58         LUT6 (Prop_lut6_I3_O)        0.098     2.178 r  dispp/sy[9]_i_2/O
                         net (fo=1, routed)           0.000     2.178    dispp/sy[9]_i_2_n_0
    SLICE_X42Y58         FDRE                                         r  dispp/sy_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.828     2.364    dispp/clk_pix
    SLICE_X42Y58         FDRE                                         r  dispp/sy_reg[9]/C
                         clock pessimism             -0.547     1.816    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.121     1.937    dispp/sy_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dispp/sx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sx_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.239%)  route 0.192ns (50.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.558     1.816    dispp/clk_pix
    SLICE_X41Y57         FDRE                                         r  dispp/sx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     1.957 r  dispp/sx_reg[5]/Q
                         net (fo=14, routed)          0.192     2.149    dispp/sx[5]
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.045     2.194 r  dispp/sx[8]_i_1/O
                         net (fo=1, routed)           0.000     2.194    dispp/sx_0[8]
    SLICE_X42Y57         FDRE                                         r  dispp/sx_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.828     2.364    dispp/clk_pix
    SLICE_X42Y57         FDRE                                         r  dispp/sx_reg[8]/C
                         clock pessimism             -0.531     1.832    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.121     1.953    dispp/sx_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dispp/sx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            draww/vga_hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.942%)  route 0.186ns (47.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.558     1.816    dispp/clk_pix
    SLICE_X42Y57         FDRE                                         r  dispp/sx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.980 r  dispp/sx_reg[6]/Q
                         net (fo=12, routed)          0.186     2.166    dispp/sx[6]
    SLICE_X44Y57         LUT6 (Prop_lut6_I2_O)        0.045     2.211 r  dispp/vga_hs_i_1/O
                         net (fo=1, routed)           0.000     2.211    draww/hsync
    SLICE_X44Y57         FDRE                                         r  draww/vga_hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.829     2.365    draww/clk_pix
    SLICE_X44Y57         FDRE                                         r  draww/vga_hs_reg/C
                         clock pessimism             -0.511     1.853    
    SLICE_X44Y57         FDRE (Hold_fdre_C_D)         0.092     1.945    draww/vga_hs_reg
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dispp/sx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sx_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.090%)  route 0.170ns (44.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.558     1.816    dispp/clk_pix
    SLICE_X42Y57         FDRE                                         r  dispp/sx_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.980 r  dispp/sx_reg[8]/Q
                         net (fo=9, routed)           0.170     2.151    dispp/sx[8]
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.045     2.196 r  dispp/sx[9]_i_2/O
                         net (fo=1, routed)           0.000     2.196    dispp/sx_0[9]
    SLICE_X41Y57         FDRE                                         r  dispp/sx_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.828     2.364    dispp/clk_pix
    SLICE_X41Y57         FDRE                                         r  dispp/sx_reg[9]/C
                         clock pessimism             -0.531     1.832    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.091     1.923    dispp/sx_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dispp/sx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.945%)  route 0.171ns (45.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.558     1.816    dispp/clk_pix
    SLICE_X42Y57         FDRE                                         r  dispp/sx_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.980 f  dispp/sx_reg[8]/Q
                         net (fo=9, routed)           0.171     2.152    dispp/sx[8]
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.045     2.197 r  dispp/sx[5]_i_1/O
                         net (fo=1, routed)           0.000     2.197    dispp/sx_0[5]
    SLICE_X41Y57         FDRE                                         r  dispp/sx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.828     2.364    dispp/clk_pix
    SLICE_X41Y57         FDRE                                         r  dispp/sx_reg[5]/C
                         clock pessimism             -0.531     1.832    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.092     1.924    dispp/sx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dispp/sx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.319%)  route 0.204ns (52.681%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.558     1.816    dispp/clk_pix
    SLICE_X43Y57         FDRE                                         r  dispp/sx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.957 r  dispp/sx_reg[2]/Q
                         net (fo=10, routed)          0.204     2.161    dispp/sx[2]
    SLICE_X43Y57         LUT4 (Prop_lut4_I1_O)        0.042     2.203 r  dispp/sx[3]_i_1/O
                         net (fo=1, routed)           0.000     2.203    dispp/sx_0[3]
    SLICE_X43Y57         FDRE                                         r  dispp/sx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.828     2.364    dispp/clk_pix
    SLICE_X43Y57         FDRE                                         r  dispp/sx_reg[3]/C
                         clock pessimism             -0.547     1.816    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.107     1.923    dispp/sx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clkk/locked_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            clkk/clk_locked_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.559     1.817    clkk/clk_pix
    SLICE_X46Y58         FDRE                                         r  clkk/locked_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.164     1.981 r  clkk/locked_sync_0_reg/Q
                         net (fo=1, routed)           0.176     2.158    clkk/locked_sync_0
    SLICE_X46Y58         FDRE                                         r  clkk/clk_locked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.829     2.365    clkk/clk_pix
    SLICE_X46Y58         FDRE                                         r  clkk/clk_locked_reg/C
                         clock pessimism             -0.547     1.817    
    SLICE_X46Y58         FDRE (Hold_fdre_C_D)         0.059     1.876    clkk/clk_locked_reg
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dispp/sy_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.212ns (50.896%)  route 0.205ns (49.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.558     1.816    dispp/clk_pix
    SLICE_X42Y58         FDRE                                         r  dispp/sy_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     1.980 f  dispp/sy_reg[9]/Q
                         net (fo=7, routed)           0.205     2.185    dispp/sy[9]
    SLICE_X42Y58         LUT5 (Prop_lut5_I1_O)        0.048     2.233 r  dispp/sy[2]_i_1/O
                         net (fo=1, routed)           0.000     2.233    dispp/sy[2]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  dispp/sy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.828     2.364    dispp/clk_pix
    SLICE_X42Y58         FDRE                                         r  dispp/sy_reg[2]/C
                         clock pessimism             -0.547     1.816    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.131     1.947    dispp/sy_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dispp/sy_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            dispp/sy_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_unbuf  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_unbuf rise@0.000ns - clk_pix_unbuf rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.557%)  route 0.197ns (51.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.558     1.816    dispp/clk_pix
    SLICE_X40Y57         FDRE                                         r  dispp/sy_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     1.957 r  dispp/sy_reg[4]/Q
                         net (fo=7, routed)           0.197     2.155    dispp/sy[4]
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.045     2.200 r  dispp/sy[5]_i_1/O
                         net (fo=1, routed)           0.000     2.200    dispp/sy[5]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  dispp/sy_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkk/clk_100m_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  clkk/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    clkk/clk_pix_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clkk/bufg_clk/O
                         net (fo=100, routed)         0.828     2.364    dispp/clk_pix
    SLICE_X40Y57         FDRE                                         r  dispp/sy_reg[5]/C
                         clock pessimism             -0.547     1.816    
    SLICE_X40Y57         FDRE (Hold_fdre_C_D)         0.092     1.908    dispp/sy_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pix_unbuf
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { clkk/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB36_X0Y12     bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB36_X0Y12     bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB36_X1Y12     bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB36_X1Y12     bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB36_X1Y14     bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB36_X1Y14     bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB36_X2Y2      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB36_X2Y2      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB36_X1Y4      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.683      37.107     RAMB36_X1Y4      bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.683      173.677    MMCME2_ADV_X1Y1  clkk/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X56Y68     draww/vga_g_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X56Y68     draww/vga_g_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X56Y68     draww/vga_g_reg[3]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X56Y68     draww/vga_g_reg[3]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X40Y62     dispp/sx_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X40Y62     dispp/sx_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X42Y61     dispp/sx_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X42Y61     dispp/sx_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X42Y61     dispp/sx_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X42Y61     dispp/sx_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X40Y62     dispp/sx_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X40Y62     dispp/sx_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X42Y61     dispp/sx_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X42Y61     dispp/sx_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X42Y61     dispp/sx_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X42Y61     dispp/sx_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X40Y62     dispp/sx_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X40Y62     dispp/sx_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X42Y62     dispp/sx_reg[0]_rep__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X42Y62     dispp/sx_reg[0]_rep__2/C



