/*
 * $Id: $
 * 
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Aug  4 16:50:49 2014
 *                 MD5 Checksum         90bd96eb3324eedf6ffb8c4b8edcb595
 *
 * Compiled with:  RDB Utility          5.0
 *                 RDB Parser           3.0
 *                 rdb2macro.pm         4.0
 *                 Perl Interpreter     5.014001
 *                 Operating System     linux
 *
 * Spec Versions:  DDR34_RL3_PHY_ADDR_CTL   04
 *                 DDR34_RL3_PHY_BYTE_LANE  04
 *
 * RDB Files:  /projects/ntsw_ddr/users/mbasoglu/RL3_PHY_Regs_File/ddr34_phy_top_blockdef.rdb
 *             /projects/ntsw_ddr/users/mbasoglu/RL3_PHY_Regs_File/ddr34_phy_addr_ctl.rdb
 *             /projects/ntsw_ddr/users/mbasoglu/RL3_PHY_Regs_File/ddr34_phy_regtypes.rdb
 *             /projects/ntsw_ddr/users/mbasoglu/RL3_PHY_Regs_File/ddr34_phy_byte_lane.rdb
 *             /projects/ntsw_ddr/users/mbasoglu/RL3_PHY_Regs_File/ddr34_phy_regtypes.rdb
 *             /projects/ntsw_ddr/users/mbasoglu/RL3_PHY_Regs_File/ddr34_phy_byte_lane_regtypes.rdb
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef DDR34_RL3_H__
#define DDR34_RL3_H__

/**
 * m = memory, c = core, r = register, f = field, d = data.
 */
#if !defined(GET_FIELD) && !defined(SET_FIELD)
#define BRCM_ALIGN(c,r,f)   c##_##r##_##f##_ALIGN
#define BRCM_BITS(c,r,f)    c##_##r##_##f##_BITS
#define BRCM_MASK(c,r,f)    c##_##r##_##f##_MASK
#define BRCM_SHIFT(c,r,f)   c##_##r##_##f##_SHIFT

#define GET_FIELD(m,c,r,f) \
	((((m) & BRCM_MASK(c,r,f)) >> BRCM_SHIFT(c,r,f)) << BRCM_ALIGN(c,r,f))

#define SET_FIELD(m,c,r,f,d) \
	((m) = (((m) & ~BRCM_MASK(c,r,f)) | ((((d) >> BRCM_ALIGN(c,r,f)) << \
	 BRCM_SHIFT(c,r,f)) & BRCM_MASK(c,r,f))) \
	)

#define SET_TYPE_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,c##_##d)
#define SET_NAME_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,c##_##r##_##f##_##d)
#define SET_VALUE_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,d)

#endif /* GET & SET */

/****************************************************************************
 * Core Enums.
 ***************************************************************************/
/****************************************************************************
 * DDR34_RL3_PHY_DDR34_RL3_PHY_CONTROL_REGS
 ***************************************************************************/

/* Address & Control revision register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_REVISIONr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000000, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_REVISIONr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000000, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_REVISIONr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000000, (_val), (_mask))

/* PHY PLL status register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000004, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000004, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUSr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000004, (_val), (_mask))

/* PHY PLL configuration register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIGr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000008, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIGr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000008, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIGr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000008, (_val), (_mask))

/* PHY PLL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL1r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000000c, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL1r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000000c, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL1r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000000c, (_val), (_mask))

/* PHY PLL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000010, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000010, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000010, (_val), (_mask))

/* PHY PLL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL3r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000014, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL3r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000014, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL3r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000014, (_val), (_mask))

/* PHY PLL integer divider register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERSr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000018, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERSr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000018, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERSr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000018, (_val), (_mask))

/* PHY PLL fractional divider register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_PLL_FRAC_DIVIDERr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000001c, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_PLL_FRAC_DIVIDERr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000001c, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_PLL_FRAC_DIVIDERr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000001c, (_val), (_mask))

/* PHY PLL spread spectrum control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000020, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000020, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000020, (_val), (_mask))

/* PHY PLL spread spectrum limit register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_LIMITr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000024, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_LIMITr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000024, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_LIMITr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000024, (_val), (_mask))

/* Idle mode pad control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000002c, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000002c, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000002c, (_val), (_mask))

/* Idle mode pad enable register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000030, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000030, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000030, (_val), (_mask))

/* Idle mode pad enable register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000034, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000034, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000034, (_val), (_mask))

/* PVT Compensation control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000038, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000038, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000038, (_val), (_mask))

/* pad rx and tx characteristics control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000003c, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000003c, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000003c, (_val), (_mask))

/* DRAM configuration register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIGr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000040, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIGr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000040, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIGr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000040, (_val), (_mask))

/* DRAM timing register #1 */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING1r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000044, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING1r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000044, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING1r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000044, (_val), (_mask))

/* DRAM timing register #2 */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING2r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000048, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING2r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000048, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING2r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000048, (_val), (_mask))

/* DRAM timing register #3 */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000004c, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000004c, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000004c, (_val), (_mask))

/* DRAM timing register #4 */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING4r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000050, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING4r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000050, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING4r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000050, (_val), (_mask))

/* PHY VDL calibration control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATEr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000060, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATEr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000060, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATEr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000060, (_val), (_mask))

/* PHY VDL calibration status register #1 */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000064, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000064, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000064, (_val), (_mask))

/* PHY VDL calibration status register #2 */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS2r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000068, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS2r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000068, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS2r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000068, (_val), (_mask))

/* PHY VDL delay monitoring control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000006c, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000006c, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000006c, (_val), (_mask))

/* PHY VDL delay monitoring reference register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_REFr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000070, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_REFr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000070, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_REFr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000070, (_val), (_mask))

/* PHY VDL delay monitoring status register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000074, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000074, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUSr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000074, (_val), (_mask))

/* PHY VDL delay monitoring override register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDEr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000078, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDEr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000078, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDEr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000078, (_val), (_mask))

/* PHY VDL delay monitoring output control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000007c, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000007c, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000007c, (_val), (_mask))

/* PHY VDL delay monitoring output status register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000080, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000080, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUSr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000080, (_val), (_mask))

/* PHY VDL delay monitoring output status clear register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_CLEARr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000084, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_CLEARr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000084, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_CLEARr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000084, (_val), (_mask))

/* DDR interface signal AD[00] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000090, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000090, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000090, (_val), (_mask))

/* DDR interface signal AD[01] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000094, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000094, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000094, (_val), (_mask))

/* DDR interface signal AD[02] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000098, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000098, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000098, (_val), (_mask))

/* DDR interface signal AD[03] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000009c, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000009c, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000009c, (_val), (_mask))

/* DDR interface signal AD[04] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000a0, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000a0, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000a0, (_val), (_mask))

/* DDR interface signal AD[05] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000a4, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000a4, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000a4, (_val), (_mask))

/* DDR interface signal AD[06] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000a8, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000a8, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000a8, (_val), (_mask))

/* DDR interface signal AD[07] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000ac, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000ac, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000ac, (_val), (_mask))

/* DDR interface signal AD[08] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000b0, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000b0, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000b0, (_val), (_mask))

/* DDR interface signal AD[09] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000b4, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000b4, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000b4, (_val), (_mask))

/* DDR interface signal AD[10] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000b8, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000b8, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000b8, (_val), (_mask))

/* DDR interface signal AD[11] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000bc, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000bc, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000bc, (_val), (_mask))

/* DDR interface signal AD[12] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000c0, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000c0, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000c0, (_val), (_mask))

/* DDR interface signal AD[13] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000c4, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000c4, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000c4, (_val), (_mask))

/* DDR interface signal AD[14] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000c8, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000c8, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000c8, (_val), (_mask))

/* DDR interface signal AD[15] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000cc, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000cc, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000cc, (_val), (_mask))

/* DDR interface signal AD[16] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000d0, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000d0, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000d0, (_val), (_mask))

/* DDR interface signal AD[17] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000d4, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000d4, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000d4, (_val), (_mask))

/* DDR interface signal AD[18] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000d8, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000d8, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000d8, (_val), (_mask))

/* DDR interface signal AD[19] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000dc, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000dc, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000dc, (_val), (_mask))

/* DDR interface signal AD[20] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000e0, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000e0, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000e0, (_val), (_mask))

/* DDR interface signal BA[0] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000e4, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000e4, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000e4, (_val), (_mask))

/* DDR interface signal BA[1] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000e8, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000e8, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000e8, (_val), (_mask))

/* DDR interface signal BA[2] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000ec, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000ec, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000ec, (_val), (_mask))

/* DDR interface signal BA[2] VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000f0, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000f0, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000f0, (_val), (_mask))

/* DDR interface signal CS0 VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000f4, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000f4, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000f4, (_val), (_mask))

/* DDR interface signal CS1 VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000f8, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000f8, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000f8, (_val), (_mask))

/* DDR interface signal CS1 VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000000fc, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000000fc, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000000fc, (_val), (_mask))

/* DDR interface signal REF_N VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000100, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000100, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000100, (_val), (_mask))

/* DDR interface signal RST_N VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000104, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000104, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000104, (_val), (_mask))

/* DDR interface signal WE_N VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000108, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000108, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000108, (_val), (_mask))

/* DDR interface signal DIFF DDR_CK-P/N VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CKr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000010c, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CKr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000010c, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CKr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000010c, (_val), (_mask))

/* DDR interface signal Write Leveling CLK VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000110, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000110, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000110, (_val), (_mask))

/* DDR interface signal Write Leveling Capture Enable VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000114, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000114, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000114, (_val), (_mask))

/* Address and Control Spare register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_AC_SPARE_REGr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000011c, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_AC_SPARE_REGr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000011c, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_AC_SPARE_REGr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000011c, (_val), (_mask))

/* Update VDL control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000134, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000134, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000134, (_val), (_mask))

/* Update VDL snoop control register #1 */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000138, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000138, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000138, (_val), (_mask))

/* Update VDL snoop control register #2 */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000013c, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000013c, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000013c, (_val), (_mask))

/* DRAM Command Register #1 */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000140, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000140, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000140, (_val), (_mask))

/* DRAM Command Register #2 */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000148, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000148, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000148, (_val), (_mask))

/* DRAM Command Register #3 */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000150, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000150, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000150, (_val), (_mask))

/* DRAM Command Register #4 */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000158, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000158, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000158, (_val), (_mask))

/* DRAM Command Timer Register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG_TIMERr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000160, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG_TIMERr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000160, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG_TIMERr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000160, (_val), (_mask))

/* DDR3/DDR4/GDDR5 Mode Register 0 and LPDDR Mode Register 1 */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_MODE_REG0r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000164, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_MODE_REG0r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000164, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_MODE_REG0r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000164, (_val), (_mask))

/* DDR3/DDR4/GDDR5 Mode Register 1 and LPDDR Mode Register 2 */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_MODE_REG1r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000168, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_MODE_REG1r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000168, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_MODE_REG1r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000168, (_val), (_mask))

/* DDR3/DDR4/GDDR5 Mode Register 2 and LPDDR Mode Register 3 */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_MODE_REG2r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000016c, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_MODE_REG2r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000016c, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_MODE_REG2r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000016c, (_val), (_mask))

/* DDR3/DDR4/GDDR5 Mode Register 3 and LPDDR Mode Register 9 */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_MODE_REG3r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000170, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_MODE_REG3r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000170, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_MODE_REG3r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000170, (_val), (_mask))

/* Write leveling control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000001ac, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000001ac, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000001ac, (_val), (_mask))

/* Write leveling status register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000001b0, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000001b0, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_STATUSr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000001b0, (_val), (_mask))

/* Virtual VTT Control and Status register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000001f0, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000001f0, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000001f0, (_val), (_mask))

/* Virtual VTT Control and Status register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000001f4, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000001f4, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUSr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000001f4, (_val), (_mask))

/* Virtual VTT Connections register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONSr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000001f8, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONSr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000001f8, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONSr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000001f8, (_val), (_mask))

/* Virtual VTT Override register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDEr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000001fc, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDEr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000001fc, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDEr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000001fc, (_val), (_mask))

/* VREF DAC Control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000200, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000200, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000200, (_val), (_mask))

/* PhyBist Control Register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000204, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000204, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000204, (_val), (_mask))

/* PhyBist Seed Register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_SEEDr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000208, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_SEEDr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000208, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_SEEDr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000208, (_val), (_mask))

/* PhyBist Command/Address Bus Mask */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CA_MASKr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000020c, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CA_MASKr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000020c, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CA_MASKr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000020c, (_val), (_mask))

/* PhyBist General Status Register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000210, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000210, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUSr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000210, (_val), (_mask))

/* PhyBist Per-Bit Control Pad Status Register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CTL_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000214, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CTL_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000214, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CTL_STATUSr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000214, (_val), (_mask))

/* PhyBist Byte Lane #0 Status Register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL0_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000218, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL0_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000218, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL0_STATUSr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000218, (_val), (_mask))

/* PhyBist Byte Lane #1 Status Register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL1_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000021c, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL1_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000021c, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL1_STATUSr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000021c, (_val), (_mask))

/* PhyBist Byte Lane #2 Status Register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL2_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000220, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL2_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000220, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL2_STATUSr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000220, (_val), (_mask))

/* PhyBist Byte Lane #3 Status Register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL3_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000224, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL3_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000224, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL3_STATUSr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000224, (_val), (_mask))

/* Freeze-on-error enable register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLEr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000234, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLEr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000234, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLEr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000234, (_val), (_mask))

/* Debug Mux Control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000238, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000238, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000238, (_val), (_mask))

/* DFI Interface Ownership Control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000023c, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000023c, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000023c, (_val), (_mask))

/* ZQ Calibration Control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_ZQ_CALr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000248, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_ZQ_CALr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000248, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_ZQ_CALr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000248, (_val), (_mask))

/* Ring-Osc control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000024c, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000024c, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000024c, (_val), (_mask))

/* Ring-Osc count register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000250, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000250, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_STATUSr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000250, (_val), (_mask))

/* Clock PVT Compensation control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000254, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000254, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000254, (_val), (_mask))

/* LDO Comparator Control register */
#define READ_DDR34_RL3_PHY_CONTROL_REGS_LDO_COMP_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000258, (_val))
#define WRITE_DDR34_RL3_PHY_CONTROL_REGS_LDO_COMP_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000258, (_val))
#define MODIFY_DDR34_RL3_PHY_CONTROL_REGS_LDO_COMP_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000258, (_val), (_mask))


/****************************************************************************
 * DDR34_RL3_PHY_DDR34_RL3_PHY_BYTE_LANE_0
 ***************************************************************************/

/* Write channel DIFF DK-P/N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DKr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000400, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DKr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000400, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DKr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000400, (_val), (_mask))

/* Write channel DQ0 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000404, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000404, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000404, (_val), (_mask))

/* Write channel DQ1 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000408, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000408, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000408, (_val), (_mask))

/* Write channel DQ2 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000040c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000040c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000040c, (_val), (_mask))

/* Write channel DQ3 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000410, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000410, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000410, (_val), (_mask))

/* Write channel DQ4 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000414, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000414, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000414, (_val), (_mask))

/* Write channel DQ5 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000418, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000418, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000418, (_val), (_mask))

/* Write channel DQ6 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000041c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000041c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000041c, (_val), (_mask))

/* Write channel DQ7 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000420, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000420, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000420, (_val), (_mask))

/* Write channel DQ8 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000424, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000424, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000424, (_val), (_mask))

/* Read channel QKP VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKPr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000428, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKPr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000428, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKPr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000428, (_val), (_mask))

/* Read channel QKN VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKNr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000042c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKNr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000042c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKNr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000042c, (_val), (_mask))

/* Read channel DQ0-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000430, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000430, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000430, (_val), (_mask))

/* Read channel DQ0-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000434, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000434, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000434, (_val), (_mask))

/* Read channel DQ1-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000438, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000438, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000438, (_val), (_mask))

/* Read channel DQ1-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000043c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000043c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000043c, (_val), (_mask))

/* Read channel DQ2-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000440, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000440, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000440, (_val), (_mask))

/* Read channel DQ2-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000444, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000444, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000444, (_val), (_mask))

/* Read channel DQ3-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000448, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000448, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000448, (_val), (_mask))

/* Read channel DQ3-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000044c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000044c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000044c, (_val), (_mask))

/* Read channel DQ4-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000450, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000450, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000450, (_val), (_mask))

/* Read channel DQ4-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000454, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000454, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000454, (_val), (_mask))

/* Read channel DQ5-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000458, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000458, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000458, (_val), (_mask))

/* Read channel DQ5-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000045c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000045c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000045c, (_val), (_mask))

/* Read channel DQ6-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000460, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000460, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000460, (_val), (_mask))

/* Read channel DQ6-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000464, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000464, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000464, (_val), (_mask))

/* Read channel DQ7-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000468, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000468, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000468, (_val), (_mask))

/* Read channel DQ7-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000046c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000046c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000046c, (_val), (_mask))

/* Read channel DQ8-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000470, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000470, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000470, (_val), (_mask))

/* Read channel DQ8-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000474, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000474, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000474, (_val), (_mask))

/* Read channel CS_N[0] read enable VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000478, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000478, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000478, (_val), (_mask))

/* DDR interface signal Write Leveling Capture Enable VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000047c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000047c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000047c, (_val), (_mask))

/* DDR interface signal Write Leveling CLK VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000480, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000480, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000480, (_val), (_mask))

/* Read enable bit-clock cycle delay control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYCr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000004a8, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYCr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000004a8, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYCr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000004a8, (_val), (_mask))

/* Write leveling bit-clock cycle delay control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYCr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000004ac, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYCr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000004ac, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYCr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000004ac, (_val), (_mask))

/* Read channel datapath control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_READ_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000004b0, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_READ_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000004b0, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_READ_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000004b0, (_val), (_mask))

/* Read fifo addresss pointer register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_ADDRr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000004b4, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_ADDRr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000004b4, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_ADDRr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000004b4, (_val), (_mask))

/* Read fifo data register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_DATAr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000004b8, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_DATAr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000004b8, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_DATAr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000004b8, (_val), (_mask))

/* Read fifo status register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000004c0, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000004c0, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_STATUSr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000004c0, (_val), (_mask))

/* Read fifo status clear register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_CLEARr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000004c4, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_CLEARr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000004c4, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_CLEARr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000004c4, (_val), (_mask))

/* Idle mode SSTL pad control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000004c8, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000004c8, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000004c8, (_val), (_mask))

/* SSTL pad drive characteristics control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000004cc, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000004cc, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000004cc, (_val), (_mask))

/* SSTL read enable pad drive characteristics control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000004d0, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000004d0, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DRIVE_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000004d0, (_val), (_mask))

/* pad rx and tx characteristics control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000004d4, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000004d4, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000004d4, (_val), (_mask))

/* Write cycle preamble control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_WR_PREAMBLE_MODEr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000004d8, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_WR_PREAMBLE_MODEr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000004d8, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_WR_PREAMBLE_MODEr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000004d8, (_val), (_mask))

/* LDO Configuration register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIGr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000004dc, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIGr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000004dc, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIGr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000004dc, (_val), (_mask))

/* Read channel ODT control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000004e0, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000004e0, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000004e0, (_val), (_mask))

/* Byte-Lane Spare register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_BL_SPARE_REGr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000514, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_BL_SPARE_REGr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000514, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_BL_SPARE_REGr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000514, (_val), (_mask))

/* SSTL QK pad drive characteristics control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000518, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000518, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000518, (_val), (_mask))

/* SSTL DK pad drive characteristics control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000051c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000051c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000051c, (_val), (_mask))


/****************************************************************************
 * DDR34_RL3_PHY_DDR34_RL3_PHY_BYTE_LANE_1
 ***************************************************************************/

/* Write channel DIFF DK-P/N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DKr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000600, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DKr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000600, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DKr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000600, (_val), (_mask))

/* Write channel DQ0 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000604, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000604, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000604, (_val), (_mask))

/* Write channel DQ1 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000608, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000608, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000608, (_val), (_mask))

/* Write channel DQ2 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000060c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000060c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000060c, (_val), (_mask))

/* Write channel DQ3 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000610, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000610, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000610, (_val), (_mask))

/* Write channel DQ4 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000614, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000614, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000614, (_val), (_mask))

/* Write channel DQ5 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000618, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000618, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000618, (_val), (_mask))

/* Write channel DQ6 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000061c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000061c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000061c, (_val), (_mask))

/* Write channel DQ7 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000620, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000620, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000620, (_val), (_mask))

/* Write channel DQ8 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000624, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000624, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000624, (_val), (_mask))

/* Read channel QKP VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKPr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000628, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKPr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000628, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKPr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000628, (_val), (_mask))

/* Read channel QKN VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKNr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000062c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKNr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000062c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKNr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000062c, (_val), (_mask))

/* Read channel DQ0-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000630, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000630, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000630, (_val), (_mask))

/* Read channel DQ0-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000634, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000634, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000634, (_val), (_mask))

/* Read channel DQ1-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000638, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000638, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000638, (_val), (_mask))

/* Read channel DQ1-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000063c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000063c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000063c, (_val), (_mask))

/* Read channel DQ2-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000640, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000640, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000640, (_val), (_mask))

/* Read channel DQ2-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000644, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000644, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000644, (_val), (_mask))

/* Read channel DQ3-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000648, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000648, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000648, (_val), (_mask))

/* Read channel DQ3-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000064c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000064c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000064c, (_val), (_mask))

/* Read channel DQ4-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000650, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000650, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000650, (_val), (_mask))

/* Read channel DQ4-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000654, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000654, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000654, (_val), (_mask))

/* Read channel DQ5-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000658, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000658, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000658, (_val), (_mask))

/* Read channel DQ5-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000065c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000065c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000065c, (_val), (_mask))

/* Read channel DQ6-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000660, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000660, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000660, (_val), (_mask))

/* Read channel DQ6-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000664, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000664, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000664, (_val), (_mask))

/* Read channel DQ7-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000668, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000668, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000668, (_val), (_mask))

/* Read channel DQ7-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000066c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000066c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000066c, (_val), (_mask))

/* Read channel DQ8-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000670, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000670, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000670, (_val), (_mask))

/* Read channel DQ8-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000674, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000674, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000674, (_val), (_mask))

/* Read channel CS_N[0] read enable VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000678, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000678, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000678, (_val), (_mask))

/* DDR interface signal Write Leveling Capture Enable VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000067c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000067c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000067c, (_val), (_mask))

/* DDR interface signal Write Leveling CLK VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000680, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000680, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000680, (_val), (_mask))

/* Read enable bit-clock cycle delay control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYCr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000006a8, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYCr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000006a8, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYCr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000006a8, (_val), (_mask))

/* Write leveling bit-clock cycle delay control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYCr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000006ac, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYCr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000006ac, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYCr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000006ac, (_val), (_mask))

/* Read channel datapath control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_READ_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000006b0, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_READ_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000006b0, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_READ_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000006b0, (_val), (_mask))

/* Read fifo addresss pointer register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_ADDRr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000006b4, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_ADDRr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000006b4, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_ADDRr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000006b4, (_val), (_mask))

/* Read fifo data register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_DATAr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000006b8, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_DATAr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000006b8, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_DATAr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000006b8, (_val), (_mask))

/* Read fifo status register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000006c0, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000006c0, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_STATUSr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000006c0, (_val), (_mask))

/* Read fifo status clear register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_CLEARr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000006c4, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_CLEARr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000006c4, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_CLEARr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000006c4, (_val), (_mask))

/* Idle mode SSTL pad control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000006c8, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000006c8, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000006c8, (_val), (_mask))

/* SSTL pad drive characteristics control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000006cc, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000006cc, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000006cc, (_val), (_mask))

/* SSTL read enable pad drive characteristics control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000006d0, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000006d0, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DRIVE_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000006d0, (_val), (_mask))

/* pad rx and tx characteristics control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000006d4, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000006d4, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000006d4, (_val), (_mask))

/* Write cycle preamble control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_WR_PREAMBLE_MODEr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000006d8, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_WR_PREAMBLE_MODEr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000006d8, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_WR_PREAMBLE_MODEr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000006d8, (_val), (_mask))

/* LDO Configuration register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIGr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000006dc, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIGr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000006dc, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIGr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000006dc, (_val), (_mask))

/* Read channel ODT control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000006e0, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000006e0, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000006e0, (_val), (_mask))

/* Byte-Lane Spare register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_BL_SPARE_REGr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000714, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_BL_SPARE_REGr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000714, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_BL_SPARE_REGr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000714, (_val), (_mask))

/* SSTL QK pad drive characteristics control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000718, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000718, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000718, (_val), (_mask))

/* SSTL DK pad drive characteristics control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000071c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000071c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000071c, (_val), (_mask))


/****************************************************************************
 * DDR34_RL3_PHY_DDR34_RL3_PHY_BYTE_LANE_2
 ***************************************************************************/

/* Write channel DIFF DK-P/N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DKr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000800, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DKr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000800, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DKr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000800, (_val), (_mask))

/* Write channel DQ0 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000804, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000804, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000804, (_val), (_mask))

/* Write channel DQ1 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000808, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000808, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000808, (_val), (_mask))

/* Write channel DQ2 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000080c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000080c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000080c, (_val), (_mask))

/* Write channel DQ3 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000810, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000810, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000810, (_val), (_mask))

/* Write channel DQ4 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000814, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000814, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000814, (_val), (_mask))

/* Write channel DQ5 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000818, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000818, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000818, (_val), (_mask))

/* Write channel DQ6 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000081c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000081c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000081c, (_val), (_mask))

/* Write channel DQ7 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000820, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000820, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000820, (_val), (_mask))

/* Write channel DQ8 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000824, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000824, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000824, (_val), (_mask))

/* Read channel QKP VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKPr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000828, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKPr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000828, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKPr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000828, (_val), (_mask))

/* Read channel QKN VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKNr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000082c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKNr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000082c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKNr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000082c, (_val), (_mask))

/* Read channel DQ0-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000830, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000830, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000830, (_val), (_mask))

/* Read channel DQ0-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000834, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000834, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000834, (_val), (_mask))

/* Read channel DQ1-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000838, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000838, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000838, (_val), (_mask))

/* Read channel DQ1-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000083c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000083c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000083c, (_val), (_mask))

/* Read channel DQ2-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000840, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000840, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000840, (_val), (_mask))

/* Read channel DQ2-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000844, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000844, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000844, (_val), (_mask))

/* Read channel DQ3-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000848, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000848, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000848, (_val), (_mask))

/* Read channel DQ3-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000084c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000084c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000084c, (_val), (_mask))

/* Read channel DQ4-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000850, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000850, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000850, (_val), (_mask))

/* Read channel DQ4-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000854, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000854, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000854, (_val), (_mask))

/* Read channel DQ5-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000858, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000858, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000858, (_val), (_mask))

/* Read channel DQ5-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000085c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000085c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000085c, (_val), (_mask))

/* Read channel DQ6-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000860, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000860, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000860, (_val), (_mask))

/* Read channel DQ6-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000864, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000864, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000864, (_val), (_mask))

/* Read channel DQ7-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000868, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000868, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000868, (_val), (_mask))

/* Read channel DQ7-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000086c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000086c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000086c, (_val), (_mask))

/* Read channel DQ8-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000870, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000870, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000870, (_val), (_mask))

/* Read channel DQ8-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000874, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000874, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000874, (_val), (_mask))

/* Read channel CS_N[0] read enable VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000878, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000878, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000878, (_val), (_mask))

/* DDR interface signal Write Leveling Capture Enable VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000087c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000087c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000087c, (_val), (_mask))

/* DDR interface signal Write Leveling CLK VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000880, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000880, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000880, (_val), (_mask))

/* Read enable bit-clock cycle delay control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYCr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000008a8, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYCr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000008a8, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYCr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000008a8, (_val), (_mask))

/* Write leveling bit-clock cycle delay control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYCr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000008ac, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYCr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000008ac, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYCr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000008ac, (_val), (_mask))

/* Read channel datapath control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_READ_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000008b0, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_READ_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000008b0, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_READ_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000008b0, (_val), (_mask))

/* Read fifo addresss pointer register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_ADDRr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000008b4, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_ADDRr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000008b4, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_ADDRr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000008b4, (_val), (_mask))

/* Read fifo data register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_DATAr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000008b8, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_DATAr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000008b8, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_DATAr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000008b8, (_val), (_mask))

/* Read fifo status register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000008c0, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000008c0, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_STATUSr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000008c0, (_val), (_mask))

/* Read fifo status clear register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_CLEARr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000008c4, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_CLEARr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000008c4, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_CLEARr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000008c4, (_val), (_mask))

/* Idle mode SSTL pad control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000008c8, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000008c8, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000008c8, (_val), (_mask))

/* SSTL pad drive characteristics control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000008cc, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000008cc, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000008cc, (_val), (_mask))

/* SSTL read enable pad drive characteristics control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000008d0, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000008d0, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DRIVE_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000008d0, (_val), (_mask))

/* pad rx and tx characteristics control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000008d4, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000008d4, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000008d4, (_val), (_mask))

/* Write cycle preamble control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_WR_PREAMBLE_MODEr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000008d8, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_WR_PREAMBLE_MODEr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000008d8, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_WR_PREAMBLE_MODEr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000008d8, (_val), (_mask))

/* LDO Configuration register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIGr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000008dc, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIGr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000008dc, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIGr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000008dc, (_val), (_mask))

/* Read channel ODT control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x000008e0, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x000008e0, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x000008e0, (_val), (_mask))

/* Byte-Lane Spare register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_BL_SPARE_REGr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000914, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_BL_SPARE_REGr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000914, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_BL_SPARE_REGr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000914, (_val), (_mask))

/* SSTL QK pad drive characteristics control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000918, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000918, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000918, (_val), (_mask))

/* SSTL DK pad drive characteristics control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x0000091c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x0000091c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x0000091c, (_val), (_mask))


/****************************************************************************
 * DDR34_RL3_PHY_DDR34_RL3_PHY_BYTE_LANE_3
 ***************************************************************************/

/* Write channel DIFF DK-P/N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DKr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a00, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DKr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a00, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DKr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a00, (_val), (_mask))

/* Write channel DQ0 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a04, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a04, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a04, (_val), (_mask))

/* Write channel DQ1 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a08, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a08, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a08, (_val), (_mask))

/* Write channel DQ2 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a0c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a0c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a0c, (_val), (_mask))

/* Write channel DQ3 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a10, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a10, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a10, (_val), (_mask))

/* Write channel DQ4 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a14, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a14, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a14, (_val), (_mask))

/* Write channel DQ5 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a18, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a18, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a18, (_val), (_mask))

/* Write channel DQ6 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a1c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a1c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a1c, (_val), (_mask))

/* Write channel DQ7 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a20, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a20, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a20, (_val), (_mask))

/* Write channel DQ8 VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a24, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a24, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a24, (_val), (_mask))

/* Read channel QKP VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKPr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a28, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKPr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a28, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKPr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a28, (_val), (_mask))

/* Read channel QKN VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKNr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a2c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKNr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a2c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKNr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a2c, (_val), (_mask))

/* Read channel DQ0-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a30, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a30, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a30, (_val), (_mask))

/* Read channel DQ0-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a34, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a34, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a34, (_val), (_mask))

/* Read channel DQ1-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a38, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a38, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a38, (_val), (_mask))

/* Read channel DQ1-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a3c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a3c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a3c, (_val), (_mask))

/* Read channel DQ2-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a40, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a40, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a40, (_val), (_mask))

/* Read channel DQ2-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a44, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a44, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a44, (_val), (_mask))

/* Read channel DQ3-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a48, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a48, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a48, (_val), (_mask))

/* Read channel DQ3-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a4c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a4c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a4c, (_val), (_mask))

/* Read channel DQ4-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a50, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a50, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a50, (_val), (_mask))

/* Read channel DQ4-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a54, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a54, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a54, (_val), (_mask))

/* Read channel DQ5-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a58, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a58, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a58, (_val), (_mask))

/* Read channel DQ5-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a5c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a5c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a5c, (_val), (_mask))

/* Read channel DQ6-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a60, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a60, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a60, (_val), (_mask))

/* Read channel DQ6-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a64, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a64, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a64, (_val), (_mask))

/* Read channel DQ7-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a68, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a68, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a68, (_val), (_mask))

/* Read channel DQ7-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a6c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a6c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a6c, (_val), (_mask))

/* Read channel DQ8-P VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a70, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8Pr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a70, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8Pr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a70, (_val), (_mask))

/* Read channel DQ8-N VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a74, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8Nr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a74, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8Nr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a74, (_val), (_mask))

/* Read channel CS_N[0] read enable VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0r(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a78, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0r(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a78, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0r(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a78, (_val), (_mask))

/* DDR interface signal Write Leveling Capture Enable VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a7c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a7c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a7c, (_val), (_mask))

/* DDR interface signal Write Leveling CLK VDL control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000a80, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000a80, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000a80, (_val), (_mask))

/* Read enable bit-clock cycle delay control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYCr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000aa8, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYCr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000aa8, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYCr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000aa8, (_val), (_mask))

/* Write leveling bit-clock cycle delay control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYCr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000aac, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYCr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000aac, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYCr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000aac, (_val), (_mask))

/* Read channel datapath control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_READ_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000ab0, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_READ_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000ab0, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_READ_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000ab0, (_val), (_mask))

/* Read fifo addresss pointer register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_ADDRr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000ab4, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_ADDRr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000ab4, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_ADDRr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000ab4, (_val), (_mask))

/* Read fifo data register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_DATAr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000ab8, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_DATAr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000ab8, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_DATAr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000ab8, (_val), (_mask))

/* Read fifo status register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000ac0, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_STATUSr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000ac0, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_STATUSr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000ac0, (_val), (_mask))

/* Read fifo status clear register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_CLEARr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000ac4, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_CLEARr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000ac4, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_CLEARr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000ac4, (_val), (_mask))

/* Idle mode SSTL pad control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000ac8, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000ac8, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000ac8, (_val), (_mask))

/* SSTL pad drive characteristics control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000acc, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000acc, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000acc, (_val), (_mask))

/* SSTL read enable pad drive characteristics control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000ad0, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000ad0, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DRIVE_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000ad0, (_val), (_mask))

/* pad rx and tx characteristics control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000ad4, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000ad4, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000ad4, (_val), (_mask))

/* Write cycle preamble control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_WR_PREAMBLE_MODEr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000ad8, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_WR_PREAMBLE_MODEr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000ad8, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_WR_PREAMBLE_MODEr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000ad8, (_val), (_mask))

/* LDO Configuration register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIGr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000adc, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIGr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000adc, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIGr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000adc, (_val), (_mask))

/* Read channel ODT control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000ae0, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000ae0, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000ae0, (_val), (_mask))

/* Byte-Lane Spare register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_BL_SPARE_REGr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000b14, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_BL_SPARE_REGr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000b14, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_BL_SPARE_REGr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000b14, (_val), (_mask))

/* SSTL QK pad drive characteristics control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000b18, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000b18, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000b18, (_val), (_mask))

/* SSTL DK pad drive characteristics control register */
#define READ_DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_READ((_unit), (_pc), 0x00, 0x00000b1c, (_val))
#define WRITE_DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTLr(_unit, _pc, _val) \
             DDR34_RL3_REG_WRITE((_unit), (_pc), 0x00, 0x00000b1c, (_val))
#define MODIFY_DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTLr(_unit, _pc, _val, _mask) \
             DDR34_RL3_REG_MODIFY((_unit), (_pc), 0x00, 0x00000b1c, (_val), (_mask))


/****************************************************************************
 * DDR34_RL3_PHY_DDR34_RL3_PHY_CONTROL_REGS
 ***************************************************************************/
/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: REVISION
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: REVISION :: reserved0 [31:25] */
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_RESERVED0_MASK                   0xfe000000
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_RESERVED0_ALIGN                  0
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_RESERVED0_BITS                   7
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_RESERVED0_SHIFT                  25

/* DDR34_RL3_PHY_CONTROL_REGS :: REVISION :: PERFORMANCE [24:23] */
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_PERFORMANCE_MASK                 0x01800000
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_PERFORMANCE_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_PERFORMANCE_BITS                 2
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_PERFORMANCE_SHIFT                23

/* DDR34_RL3_PHY_CONTROL_REGS :: REVISION :: TECHNOLOGY [22:20] */
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_TECHNOLOGY_MASK                  0x00700000
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_TECHNOLOGY_ALIGN                 0
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_TECHNOLOGY_BITS                  3
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_TECHNOLOGY_SHIFT                 20

/* DDR34_RL3_PHY_CONTROL_REGS :: REVISION :: WB [19:19] */
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_WB_MASK                          0x00080000
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_WB_ALIGN                         0
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_WB_BITS                          1
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_WB_SHIFT                         19

/* DDR34_RL3_PHY_CONTROL_REGS :: REVISION :: BITS [18:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_BITS_MASK                        0x00070000
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_BITS_ALIGN                       0
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_BITS_BITS                        3
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_BITS_SHIFT                       16

/* DDR34_RL3_PHY_CONTROL_REGS :: REVISION :: MAJOR [15:08] */
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_MAJOR_MASK                       0x0000ff00
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_MAJOR_ALIGN                      0
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_MAJOR_BITS                       8
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_MAJOR_SHIFT                      8

/* DDR34_RL3_PHY_CONTROL_REGS :: REVISION :: MINOR [07:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_MINOR_MASK                       0x000000ff
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_MINOR_ALIGN                      0
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_MINOR_BITS                       8
#define DDR34_RL3_PHY_CONTROL_REGS_REVISION_MINOR_SHIFT                      0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: PLL_STATUS
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_STATUS :: reserved0 [31:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_RESERVED0_MASK                 0xfffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_RESERVED0_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_RESERVED0_BITS                 15
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_RESERVED0_SHIFT                17

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_STATUS :: LOCK_LOST [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_LOCK_LOST_MASK                 0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_LOCK_LOST_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_LOCK_LOST_BITS                 1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_LOCK_LOST_SHIFT                16

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_STATUS :: CLOCKING_8X [15:15] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_CLOCKING_8X_MASK               0x00008000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_CLOCKING_8X_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_CLOCKING_8X_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_CLOCKING_8X_SHIFT              15

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_STATUS :: CLOCKING_4X [14:14] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_CLOCKING_4X_MASK               0x00004000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_CLOCKING_4X_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_CLOCKING_4X_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_CLOCKING_4X_SHIFT              14

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_STATUS :: CLOCKING_2X [13:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_CLOCKING_2X_MASK               0x00002000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_CLOCKING_2X_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_CLOCKING_2X_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_CLOCKING_2X_SHIFT              13

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_STATUS :: STATUS [12:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_STATUS_MASK                    0x00001ffe
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_STATUS_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_STATUS_BITS                    12
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_STATUS_SHIFT                   1

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_STATUS :: LOCK [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_LOCK_MASK                      0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_LOCK_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_LOCK_BITS                      1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_STATUS_LOCK_SHIFT                     0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONFIG
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONFIG :: reserved0 [31:30] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESERVED0_MASK                 0xc0000000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESERVED0_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESERVED0_BITS                 2
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESERVED0_SHIFT                30

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONFIG :: CK_LDO_PWRDOWN [29:29] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_CK_LDO_PWRDOWN_MASK            0x20000000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_CK_LDO_PWRDOWN_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_CK_LDO_PWRDOWN_BITS            1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_CK_LDO_PWRDOWN_SHIFT           29

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONFIG :: CK_LDO_REF_SEL [28:28] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_CK_LDO_REF_SEL_MASK            0x10000000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_CK_LDO_REF_SEL_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_CK_LDO_REF_SEL_BITS            1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_CK_LDO_REF_SEL_SHIFT           28

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONFIG :: CK_LDO_REF_CTRL [27:26] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_CK_LDO_REF_CTRL_MASK           0x0c000000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_CK_LDO_REF_CTRL_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_CK_LDO_REF_CTRL_BITS           2
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_CK_LDO_REF_CTRL_SHIFT          26

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONFIG :: CK_LDO_BIAS [25:24] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_CK_LDO_BIAS_MASK               0x03000000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_CK_LDO_BIAS_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_CK_LDO_BIAS_BITS               2
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_CK_LDO_BIAS_SHIFT              24

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONFIG :: PLL_LDO_PWRDOWN [23:23] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_PLL_LDO_PWRDOWN_MASK           0x00800000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_PLL_LDO_PWRDOWN_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_PLL_LDO_PWRDOWN_BITS           1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_PLL_LDO_PWRDOWN_SHIFT          23

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONFIG :: PLL_LDO_REF_SEL [22:22] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_PLL_LDO_REF_SEL_MASK           0x00400000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_PLL_LDO_REF_SEL_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_PLL_LDO_REF_SEL_BITS           1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_PLL_LDO_REF_SEL_SHIFT          22

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONFIG :: PLL_LDO_REF_CTRL [21:20] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_PLL_LDO_REF_CTRL_MASK          0x00300000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_PLL_LDO_REF_CTRL_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_PLL_LDO_REF_CTRL_BITS          2
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_PLL_LDO_REF_CTRL_SHIFT         20

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONFIG :: PLL_LDO_BIAS [19:18] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_PLL_LDO_BIAS_MASK              0x000c0000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_PLL_LDO_BIAS_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_PLL_LDO_BIAS_BITS              2
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_PLL_LDO_BIAS_SHIFT             18

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONFIG :: HOLD [17:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_HOLD_MASK                      0x00020000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_HOLD_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_HOLD_BITS                      1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_HOLD_SHIFT                     17

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONFIG :: ENABLE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_ENABLE_MASK                    0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_ENABLE_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_ENABLE_BITS                    1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_ENABLE_SHIFT                   16

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONFIG :: reserved1 [15:14] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESERVED1_MASK                 0x0000c000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESERVED1_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESERVED1_BITS                 2
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESERVED1_SHIFT                14

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONFIG :: FB_OFFSET [13:08] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_FB_OFFSET_MASK                 0x00003f00
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_FB_OFFSET_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_FB_OFFSET_BITS                 6
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_FB_OFFSET_SHIFT                8

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONFIG :: reserved2 [07:05] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESERVED2_MASK                 0x000000e0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESERVED2_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESERVED2_BITS                 3
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESERVED2_SHIFT                5

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONFIG :: RESET_POST_DIV [04:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESET_POST_DIV_MASK            0x00000010
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESET_POST_DIV_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESET_POST_DIV_BITS            1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESET_POST_DIV_SHIFT           4

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONFIG :: reserved3 [03:02] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESERVED3_MASK                 0x0000000c
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESERVED3_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESERVED3_BITS                 2
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESERVED3_SHIFT                2

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONFIG :: RESET [01:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESET_MASK                     0x00000002
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESET_ALIGN                    0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESET_BITS                     1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_RESET_SHIFT                    1

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONFIG :: PWRDN [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_PWRDN_MASK                     0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_PWRDN_ALIGN                    0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_PWRDN_BITS                     1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONFIG_PWRDN_SHIFT                    0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL1
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL1 :: reserved0 [31:10] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL1_RESERVED0_MASK               0xfffffc00
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL1_RESERVED0_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL1_RESERVED0_BITS               22
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL1_RESERVED0_SHIFT              10

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL1 :: I_KP [09:06] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL1_I_KP_MASK                    0x000003c0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL1_I_KP_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL1_I_KP_BITS                    4
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL1_I_KP_SHIFT                   6

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL1 :: I_KI [05:03] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL1_I_KI_MASK                    0x00000038
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL1_I_KI_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL1_I_KI_BITS                    3
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL1_I_KI_SHIFT                   3

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL1 :: I_KA [02:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL1_I_KA_MASK                    0x00000007
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL1_I_KA_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL1_I_KA_BITS                    3
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL1_I_KA_SHIFT                   0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL2
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL2 :: VCO_RANGE [31:30] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_VCO_RANGE_MASK               0xc0000000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_VCO_RANGE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_VCO_RANGE_BITS               2
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_VCO_RANGE_SHIFT              30

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL2 :: UNUSED2 [29:29] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_UNUSED2_MASK                 0x20000000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_UNUSED2_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_UNUSED2_BITS                 1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_UNUSED2_SHIFT                29

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL2 :: NDIV_RELOCK [28:28] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_NDIV_RELOCK_MASK             0x10000000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_NDIV_RELOCK_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_NDIV_RELOCK_BITS             1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_NDIV_RELOCK_SHIFT            28

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL2 :: FAST_LOCK [27:27] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_FAST_LOCK_MASK               0x08000000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_FAST_LOCK_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_FAST_LOCK_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_FAST_LOCK_SHIFT              27

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL2 :: VCO_FB_DIV2 [26:26] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_VCO_FB_DIV2_MASK             0x04000000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_VCO_FB_DIV2_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_VCO_FB_DIV2_BITS             1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_VCO_FB_DIV2_SHIFT            26

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL2 :: POST_CTRL_RESETB [25:24] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_POST_CTRL_RESETB_MASK        0x03000000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_POST_CTRL_RESETB_ALIGN       0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_POST_CTRL_RESETB_BITS        2
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_POST_CTRL_RESETB_SHIFT       24

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL2 :: PWM_RATE [23:22] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_PWM_RATE_MASK                0x00c00000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_PWM_RATE_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_PWM_RATE_BITS                2
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_PWM_RATE_SHIFT               22

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL2 :: STAT_MODE [21:20] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_STAT_MODE_MASK               0x00300000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_STAT_MODE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_STAT_MODE_BITS               2
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_STAT_MODE_SHIFT              20

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL2 :: UNUSED1 [19:18] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_UNUSED1_MASK                 0x000c0000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_UNUSED1_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_UNUSED1_BITS                 2
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_UNUSED1_SHIFT                18

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL2 :: STAT_UPDATE [17:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_STAT_UPDATE_MASK             0x00020000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_STAT_UPDATE_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_STAT_UPDATE_BITS             1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_STAT_UPDATE_SHIFT            17

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL2 :: STAT_SELECT [16:14] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_STAT_SELECT_MASK             0x0001c000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_STAT_SELECT_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_STAT_SELECT_BITS             3
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_STAT_SELECT_SHIFT            14

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL2 :: STAT_RESET [13:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_STAT_RESET_MASK              0x00002000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_STAT_RESET_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_STAT_RESET_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_STAT_RESET_SHIFT             13

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL2 :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_DCO_CTRL_BYPASS_ENABLE_MASK  0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_DCO_CTRL_BYPASS_ENABLE_ALIGN 0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_DCO_CTRL_BYPASS_ENABLE_BITS  1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL2 :: DCO_CTRL_BYPASS [11:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_DCO_CTRL_BYPASS_MASK         0x00000fff
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_DCO_CTRL_BYPASS_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_DCO_CTRL_BYPASS_BITS         12
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL2_DCO_CTRL_BYPASS_SHIFT        0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL3
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_CONTROL3 :: PLL_CONTROL [31:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL3_PLL_CONTROL_MASK             0xffffffff
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL3_PLL_CONTROL_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL3_PLL_CONTROL_BITS             32
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_CONTROL3_PLL_CONTROL_SHIFT            0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: PLL_DIVIDERS
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_DIVIDERS :: reserved0 [31:28] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_RESERVED0_MASK               0xf0000000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_RESERVED0_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_RESERVED0_BITS               4
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_RESERVED0_SHIFT              28

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_DIVIDERS :: MDIV [27:20] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_MDIV_MASK                    0x0ff00000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_MDIV_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_MDIV_BITS                    8
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_MDIV_SHIFT                   20

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_DIVIDERS :: reserved1 [19:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_RESERVED1_MASK               0x000f0000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_RESERVED1_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_RESERVED1_BITS               4
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_RESERVED1_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_DIVIDERS :: PDIV [15:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_PDIV_MASK                    0x0000f000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_PDIV_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_PDIV_BITS                    4
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_PDIV_SHIFT                   12

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_DIVIDERS :: reserved2 [11:10] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_RESERVED2_MASK               0x00000c00
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_RESERVED2_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_RESERVED2_BITS               2
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_RESERVED2_SHIFT              10

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_DIVIDERS :: NDIV_INT [09:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_NDIV_INT_MASK                0x000003ff
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_NDIV_INT_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_NDIV_INT_BITS                10
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_DIVIDERS_NDIV_INT_SHIFT               0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: PLL_FRAC_DIVIDER
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_FRAC_DIVIDER :: reserved0 [31:20] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_FRAC_DIVIDER_RESERVED0_MASK           0xfff00000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_FRAC_DIVIDER_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_FRAC_DIVIDER_RESERVED0_BITS           12
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_FRAC_DIVIDER_RESERVED0_SHIFT          20

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_FRAC_DIVIDER :: NDIV_FRAC [19:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_FRAC_DIVIDER_NDIV_FRAC_MASK           0x000fffff
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_FRAC_DIVIDER_NDIV_FRAC_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_FRAC_DIVIDER_NDIV_FRAC_BITS           20
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_FRAC_DIVIDER_NDIV_FRAC_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: PLL_SS_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_SS_CONTROL :: reserved0 [31:20] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_CONTROL_RESERVED0_MASK             0xfff00000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_CONTROL_RESERVED0_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_CONTROL_RESERVED0_BITS             12
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_CONTROL_RESERVED0_SHIFT            20

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_SS_CONTROL :: SSC_STEP [19:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_CONTROL_SSC_STEP_MASK              0x000ffff0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_CONTROL_SSC_STEP_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_CONTROL_SSC_STEP_BITS              16
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_CONTROL_SSC_STEP_SHIFT             4

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_SS_CONTROL :: reserved1 [03:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_CONTROL_RESERVED1_MASK             0x0000000e
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_CONTROL_RESERVED1_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_CONTROL_RESERVED1_BITS             3
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_CONTROL_RESERVED1_SHIFT            1

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_SS_CONTROL :: SSC_MODE [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_CONTROL_SSC_MODE_MASK              0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_CONTROL_SSC_MODE_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_CONTROL_SSC_MODE_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_CONTROL_SSC_MODE_SHIFT             0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: PLL_SS_LIMIT
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_SS_LIMIT :: reserved0 [31:26] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_LIMIT_RESERVED0_MASK               0xfc000000
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_LIMIT_RESERVED0_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_LIMIT_RESERVED0_BITS               6
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_LIMIT_RESERVED0_SHIFT              26

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_SS_LIMIT :: SSC_LIMIT [25:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_LIMIT_SSC_LIMIT_MASK               0x03fffff0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_LIMIT_SSC_LIMIT_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_LIMIT_SSC_LIMIT_BITS               22
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_LIMIT_SSC_LIMIT_SHIFT              4

/* DDR34_RL3_PHY_CONTROL_REGS :: PLL_SS_LIMIT :: reserved1 [03:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_LIMIT_RESERVED1_MASK               0x0000000f
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_LIMIT_RESERVED1_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_LIMIT_RESERVED1_BITS               4
#define DDR34_RL3_PHY_CONTROL_REGS_PLL_SS_LIMIT_RESERVED1_SHIFT              0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: IDLE_PAD_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: IDLE_PAD_CONTROL :: IDLE [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_IDLE_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_IDLE_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_IDLE_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_IDLE_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: IDLE_PAD_CONTROL :: DIB_MODE [30:30] */
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DIB_MODE_MASK            0x40000000
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DIB_MODE_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DIB_MODE_BITS            1
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DIB_MODE_SHIFT           30

/* DDR34_RL3_PHY_CONTROL_REGS :: IDLE_PAD_CONTROL :: reserved0 [29:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_RESERVED0_MASK           0x3ffffff0
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_RESERVED0_BITS           26
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_RESERVED0_SHIFT          4

/* DDR34_RL3_PHY_CONTROL_REGS :: IDLE_PAD_CONTROL :: RXENB [03:03] */
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_RXENB_MASK               0x00000008
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_RXENB_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_RXENB_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_RXENB_SHIFT              3

/* DDR34_RL3_PHY_CONTROL_REGS :: IDLE_PAD_CONTROL :: IDDQ [02:02] */
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_IDDQ_MASK                0x00000004
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_IDDQ_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_IDDQ_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_IDDQ_SHIFT               2

/* DDR34_RL3_PHY_CONTROL_REGS :: IDLE_PAD_CONTROL :: DOUT_N [01:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DOUT_N_MASK              0x00000002
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DOUT_N_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DOUT_N_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DOUT_N_SHIFT             1

/* DDR34_RL3_PHY_CONTROL_REGS :: IDLE_PAD_CONTROL :: DOUT_P [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DOUT_P_MASK              0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DOUT_P_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DOUT_P_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_CONTROL_DOUT_P_SHIFT             0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: IDLE_PAD_ENABLE0
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: IDLE_PAD_ENABLE0 :: reserved0 [31:07] */
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0_RESERVED0_MASK           0xffffff80
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0_RESERVED0_BITS           25
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0_RESERVED0_SHIFT          7

/* DDR34_RL3_PHY_CONTROL_REGS :: IDLE_PAD_ENABLE0 :: IO_IDLE_ENABLE [06:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0_IO_IDLE_ENABLE_MASK      0x0000007f
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0_IO_IDLE_ENABLE_ALIGN     0
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0_IO_IDLE_ENABLE_BITS      7
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE0_IO_IDLE_ENABLE_SHIFT     0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: IDLE_PAD_ENABLE1
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: IDLE_PAD_ENABLE1 :: reserved0 [31:25] */
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1_RESERVED0_MASK           0xfe000000
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1_RESERVED0_BITS           7
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1_RESERVED0_SHIFT          25

/* DDR34_RL3_PHY_CONTROL_REGS :: IDLE_PAD_ENABLE1 :: IO_IDLE_ENABLE [24:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1_IO_IDLE_ENABLE_MASK      0x01ffffff
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1_IO_IDLE_ENABLE_ALIGN     0
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1_IO_IDLE_ENABLE_BITS      25
#define DDR34_RL3_PHY_CONTROL_REGS_IDLE_PAD_ENABLE1_IO_IDLE_ENABLE_SHIFT     0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: ADDR_CTL_DRIVE_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: ADDR_CTL_DRIVE_PAD_CTL :: reserved0 [31:30] */
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_RESERVED0_MASK     0xc0000000
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_RESERVED0_ALIGN    0
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_RESERVED0_BITS     2
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_RESERVED0_SHIFT    30

/* DDR34_RL3_PHY_CONTROL_REGS :: ADDR_CTL_DRIVE_PAD_CTL :: PD_IDLE_STRENGTH [29:25] */
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_PD_IDLE_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_PD_IDLE_STRENGTH_BITS 5
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_PD_IDLE_STRENGTH_SHIFT 25

/* DDR34_RL3_PHY_CONTROL_REGS :: ADDR_CTL_DRIVE_PAD_CTL :: ND_IDLE_STRENGTH [24:20] */
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_ND_IDLE_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_ND_IDLE_STRENGTH_BITS 5
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_ND_IDLE_STRENGTH_SHIFT 20

/* DDR34_RL3_PHY_CONTROL_REGS :: ADDR_CTL_DRIVE_PAD_CTL :: PD_TERM_STRENGTH [19:15] */
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_PD_TERM_STRENGTH_MASK 0x000f8000
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_PD_TERM_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_PD_TERM_STRENGTH_BITS 5
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_PD_TERM_STRENGTH_SHIFT 15

/* DDR34_RL3_PHY_CONTROL_REGS :: ADDR_CTL_DRIVE_PAD_CTL :: ND_TERM_STRENGTH [14:10] */
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_ND_TERM_STRENGTH_MASK 0x00007c00
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_ND_TERM_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_ND_TERM_STRENGTH_BITS 5
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_ND_TERM_STRENGTH_SHIFT 10

/* DDR34_RL3_PHY_CONTROL_REGS :: ADDR_CTL_DRIVE_PAD_CTL :: PD_STRENGTH [09:05] */
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_PD_STRENGTH_MASK   0x000003e0
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_PD_STRENGTH_ALIGN  0
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_PD_STRENGTH_BITS   5
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_PD_STRENGTH_SHIFT  5

/* DDR34_RL3_PHY_CONTROL_REGS :: ADDR_CTL_DRIVE_PAD_CTL :: ND_STRENGTH [04:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_ND_STRENGTH_MASK   0x0000001f
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_ND_STRENGTH_ALIGN  0
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_ND_STRENGTH_BITS   5
#define DDR34_RL3_PHY_CONTROL_REGS_ADDR_CTL_DRIVE_PAD_CTL_ND_STRENGTH_SHIFT  0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: reserved0 [31:28] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_RESERVED0_MASK             0xf0000000
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_RESERVED0_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_RESERVED0_BITS             4
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_RESERVED0_SHIFT            28

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: AUTO_OEB [27:27] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_AUTO_OEB_MASK              0x08000000
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_AUTO_OEB_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_AUTO_OEB_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_AUTO_OEB_SHIFT             27

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: reserved1 [26:26] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_RESERVED1_MASK             0x04000000
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_RESERVED1_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_RESERVED1_BITS             1
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_RESERVED1_SHIFT            26

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: IDDQ_CLK1 [25:25] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CLK1_MASK             0x02000000
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CLK1_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CLK1_BITS             1
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CLK1_SHIFT            25

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: IDDQ_CLK0 [24:24] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CLK0_MASK             0x01000000
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CLK0_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CLK0_BITS             1
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CLK0_SHIFT            24

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: IDDQ_BA [23:23] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_BA_MASK               0x00800000
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_BA_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_BA_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_BA_SHIFT              23

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: IDDQ_CS2 [22:22] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CS2_MASK              0x00400000
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CS2_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CS2_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CS2_SHIFT             22

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: IDDQ_CS1 [21:21] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CS1_MASK              0x00200000
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CS1_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CS1_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_CS1_SHIFT             21

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: IDDQ_A20 [20:20] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A20_MASK              0x00100000
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A20_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A20_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A20_SHIFT             20

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: IDDQ_A19 [19:19] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A19_MASK              0x00080000
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A19_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A19_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A19_SHIFT             19

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: IDDQ_A18 [18:18] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A18_MASK              0x00040000
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A18_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A18_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A18_SHIFT             18

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: IDDQ_A17 [17:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A17_MASK              0x00020000
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A17_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A17_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A17_SHIFT             17

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: IDDQ_A16 [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A16_MASK              0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A16_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A16_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A16_SHIFT             16

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: IDDQ_A15 [15:15] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A15_MASK              0x00008000
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A15_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A15_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A15_SHIFT             15

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: IDDQ_A14 [14:14] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A14_MASK              0x00004000
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A14_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A14_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A14_SHIFT             14

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: IDDQ_A13 [13:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A13_MASK              0x00002000
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A13_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A13_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A13_SHIFT             13

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: IDDQ_A12 [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A12_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A12_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A12_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A12_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: IDDQ_A11 [11:11] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A11_MASK              0x00000800
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A11_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A11_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A11_SHIFT             11

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: IDDQ_A10 [10:10] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A10_MASK              0x00000400
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A10_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A10_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A10_SHIFT             10

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: IDDQ_A09 [09:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A09_MASK              0x00000200
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A09_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A09_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_IDDQ_A09_SHIFT             9

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: reserved2 [08:08] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_RESERVED2_MASK             0x00000100
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_RESERVED2_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_RESERVED2_BITS             1
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_RESERVED2_SHIFT            8

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: TX_MODE [07:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_TX_MODE_MASK               0x000000f0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_TX_MODE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_TX_MODE_BITS               4
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_TX_MODE_SHIFT              4

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: reserved3 [03:03] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_RESERVED3_MASK             0x00000008
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_RESERVED3_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_RESERVED3_BITS             1
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_RESERVED3_SHIFT            3

/* DDR34_RL3_PHY_CONTROL_REGS :: STATIC_PAD_CTL :: RX_MODE [02:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_RX_MODE_MASK               0x00000007
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_RX_MODE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_RX_MODE_BITS               3
#define DDR34_RL3_PHY_CONTROL_REGS_STATIC_PAD_CTL_RX_MODE_SHIFT              0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: DRAM_CONFIG
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_CONFIG :: INIT_MODE [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_INIT_MODE_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_INIT_MODE_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_INIT_MODE_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_INIT_MODE_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_CONFIG :: reserved0 [30:27] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_RESERVED0_MASK                0x78000000
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_RESERVED0_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_RESERVED0_BITS                4
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_RESERVED0_SHIFT               27

/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_CONFIG :: SPLIT_DQ_BUS [26:26] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_SPLIT_DQ_BUS_MASK             0x04000000
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_SPLIT_DQ_BUS_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_SPLIT_DQ_BUS_BITS             1
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_SPLIT_DQ_BUS_SHIFT            26

/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_CONFIG :: BUS18 [25:25] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_BUS18_MASK                    0x02000000
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_BUS18_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_BUS18_BITS                    1
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_BUS18_SHIFT                   25

/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_CONFIG :: BUS9 [24:24] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_BUS9_MASK                     0x01000000
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_BUS9_ALIGN                    0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_BUS9_BITS                     1
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_BUS9_SHIFT                    24

/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_CONFIG :: reserved1 [23:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_RESERVED1_MASK                0x00fff000
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_RESERVED1_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_RESERVED1_BITS                12
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_RESERVED1_SHIFT               12

/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_CONFIG :: BANK_BITS [11:10] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_BANK_BITS_MASK                0x00000c00
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_BANK_BITS_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_BANK_BITS_BITS                2
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_BANK_BITS_SHIFT               10

/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_CONFIG :: CS_BITS [09:08] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_CS_BITS_MASK                  0x00000300
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_CS_BITS_ALIGN                 0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_CS_BITS_BITS                  2
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_CS_BITS_SHIFT                 8

/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_CONFIG :: ADDR_BITS [07:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_ADDR_BITS_MASK                0x000000f0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_ADDR_BITS_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_ADDR_BITS_BITS                4
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_ADDR_BITS_SHIFT               4

/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_CONFIG :: DRAM_TYPE [03:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_DRAM_TYPE_MASK                0x0000000f
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_DRAM_TYPE_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_DRAM_TYPE_BITS                4
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_CONFIG_DRAM_TYPE_SHIFT               0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: DRAM_TIMING1
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_TIMING1 :: TRAS [31:24] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING1_TRAS_MASK                    0xff000000
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING1_TRAS_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING1_TRAS_BITS                    8
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING1_TRAS_SHIFT                   24

/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_TIMING1 :: TRRD [23:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING1_TRRD_MASK                    0x00ff0000
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING1_TRRD_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING1_TRRD_BITS                    8
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING1_TRRD_SHIFT                   16

/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_TIMING1 :: TRP [15:08] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING1_TRP_MASK                     0x0000ff00
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING1_TRP_ALIGN                    0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING1_TRP_BITS                     8
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING1_TRP_SHIFT                    8

/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_TIMING1 :: TRCD [07:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING1_TRCD_MASK                    0x000000ff
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING1_TRCD_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING1_TRCD_BITS                    8
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING1_TRCD_SHIFT                   0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: DRAM_TIMING2
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_TIMING2 :: TRTP [31:24] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING2_TRTP_MASK                    0xff000000
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING2_TRTP_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING2_TRTP_BITS                    8
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING2_TRTP_SHIFT                   24

/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_TIMING2 :: TWR [23:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING2_TWR_MASK                     0x00ff0000
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING2_TWR_ALIGN                    0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING2_TWR_BITS                     8
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING2_TWR_SHIFT                    16

/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_TIMING2 :: TCWL [15:08] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING2_TCWL_MASK                    0x0000ff00
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING2_TCWL_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING2_TCWL_BITS                    8
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING2_TCWL_SHIFT                   8

/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_TIMING2 :: TCAS [07:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING2_TCAS_MASK                    0x000000ff
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING2_TCAS_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING2_TCAS_BITS                    8
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING2_TCAS_SHIFT                   0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: DRAM_TIMING3
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_TIMING3 :: reserved0 [31:24] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3_RESERVED0_MASK               0xff000000
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3_RESERVED0_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3_RESERVED0_BITS               8
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3_RESERVED0_SHIFT              24

/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_TIMING3 :: TCAL [23:20] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3_TCAL_MASK                    0x00f00000
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3_TCAL_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3_TCAL_BITS                    4
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3_TCAL_SHIFT                   20

/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_TIMING3 :: TRTW [19:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3_TRTW_MASK                    0x000f0000
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3_TRTW_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3_TRTW_BITS                    4
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3_TRTW_SHIFT                   16

/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_TIMING3 :: TWTR [15:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3_TWTR_MASK                    0x0000f000
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3_TWTR_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3_TWTR_BITS                    4
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3_TWTR_SHIFT                   12

/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_TIMING3 :: TRFC [11:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3_TRFC_MASK                    0x00000fff
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3_TRFC_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3_TRFC_BITS                    12
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING3_TRFC_SHIFT                   0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: DRAM_TIMING4
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: DRAM_TIMING4 :: temp [31:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING4_TEMP_MASK                    0xffffffff
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING4_TEMP_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING4_TEMP_BITS                    32
#define DDR34_RL3_PHY_CONTROL_REGS_DRAM_TIMING4_TEMP_SHIFT                   0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIBRATE
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIBRATE :: reserved0 [31:06] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_RESERVED0_MASK              0xffffffc0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_RESERVED0_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_RESERVED0_BITS              26
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_RESERVED0_SHIFT             6

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIBRATE :: HALF_STEPS [05:05] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_HALF_STEPS_MASK             0x00000020
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_HALF_STEPS_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_HALF_STEPS_BITS             1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_HALF_STEPS_SHIFT            5

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIBRATE :: UPDATE_FAST [04:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_UPDATE_FAST_MASK            0x00000010
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_UPDATE_FAST_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_UPDATE_FAST_BITS            1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_UPDATE_FAST_SHIFT           4

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIBRATE :: UPDATE_REGS [03:03] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_UPDATE_REGS_MASK            0x00000008
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_UPDATE_REGS_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_UPDATE_REGS_BITS            1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_UPDATE_REGS_SHIFT           3

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIBRATE :: CALIB_FTM2 [02:02] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_CALIB_FTM2_MASK             0x00000004
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_CALIB_FTM2_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_CALIB_FTM2_BITS             1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_CALIB_FTM2_SHIFT            2

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIBRATE :: CALIB_PHYBIST [01:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_CALIB_PHYBIST_MASK          0x00000002
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_CALIB_PHYBIST_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_CALIB_PHYBIST_BITS          1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_CALIB_PHYBIST_SHIFT         1

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIBRATE :: CALIB_ONCE [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_CALIB_ONCE_MASK             0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_CALIB_ONCE_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_CALIB_ONCE_BITS             1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIBRATE_CALIB_ONCE_SHIFT            0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIB_STATUS1
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIB_STATUS1 :: reserved0 [31:18] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_RESERVED0_MASK          0xfffc0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_RESERVED0_BITS          14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_RESERVED0_SHIFT         18

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIB_STATUS1 :: CALIB_TOTAL_STEPS [17:08] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_TOTAL_STEPS_MASK  0x0003ff00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_TOTAL_STEPS_ALIGN 0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_TOTAL_STEPS_BITS  10
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_TOTAL_STEPS_SHIFT 8

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIB_STATUS1 :: reserved1 [07:06] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_RESERVED1_MASK          0x000000c0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_RESERVED1_BITS          2
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_RESERVED1_SHIFT         6

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIB_STATUS1 :: CALIB_BUS_ERROR [05:05] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_BUS_ERROR_MASK    0x00000020
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_BUS_ERROR_ALIGN   0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_BUS_ERROR_BITS    1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_BUS_ERROR_SHIFT   5

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIB_STATUS1 :: CALIB_REGS_DONE [04:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_REGS_DONE_MASK    0x00000010
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_REGS_DONE_ALIGN   0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_REGS_DONE_BITS    1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_REGS_DONE_SHIFT   4

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIB_STATUS1 :: CALIB_LOCK_6B [03:03] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_6B_MASK      0x00000008
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_6B_ALIGN     0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_6B_BITS      1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_6B_SHIFT     3

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIB_STATUS1 :: CALIB_LOCK_4B [02:02] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_4B_MASK      0x00000004
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_4B_ALIGN     0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_4B_BITS      1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_4B_SHIFT     2

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIB_STATUS1 :: CALIB_LOCK_2B [01:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_2B_MASK      0x00000002
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_2B_ALIGN     0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_2B_BITS      1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_LOCK_2B_SHIFT     1

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIB_STATUS1 :: CALIB_IDLE [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_IDLE_MASK         0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_IDLE_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_IDLE_BITS         1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS1_CALIB_IDLE_SHIFT        0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIB_STATUS2
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIB_STATUS2 :: reserved0 [31:22] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS2_RESERVED0_MASK          0xffc00000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS2_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS2_RESERVED0_BITS          10
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS2_RESERVED0_SHIFT         22

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIB_STATUS2 :: CALIB_4B_STEPS [21:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS2_CALIB_4B_STEPS_MASK     0x003ff000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS2_CALIB_4B_STEPS_ALIGN    0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS2_CALIB_4B_STEPS_BITS     10
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS2_CALIB_4B_STEPS_SHIFT    12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIB_STATUS2 :: reserved1 [11:10] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS2_RESERVED1_MASK          0x00000c00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS2_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS2_RESERVED1_BITS          2
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS2_RESERVED1_SHIFT         10

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CALIB_STATUS2 :: CALIB_2B_STEPS [09:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS2_CALIB_2B_STEPS_MASK     0x000003ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS2_CALIB_2B_STEPS_ALIGN    0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS2_CALIB_2B_STEPS_BITS     10
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CALIB_STATUS2_CALIB_2B_STEPS_SHIFT    0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_CONTROL :: reserved0 [31:22] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_RESERVED0_MASK        0xffc00000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_RESERVED0_ALIGN       0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_RESERVED0_BITS        10
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_RESERVED0_SHIFT       22

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_CONTROL :: INTERVAL [21:08] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_INTERVAL_MASK         0x003fff00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_INTERVAL_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_INTERVAL_BITS         14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_INTERVAL_SHIFT        8

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_CONTROL :: reserved1 [07:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_RESERVED1_MASK        0x000000f0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_RESERVED1_ALIGN       0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_RESERVED1_BITS        4
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_RESERVED1_SHIFT       4

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_CONTROL :: UPDATE [03:03] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_UPDATE_MASK           0x00000008
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_UPDATE_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_UPDATE_BITS           1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_UPDATE_SHIFT          3

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_CONTROL :: FORCE [02:02] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_FORCE_MASK            0x00000004
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_FORCE_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_FORCE_BITS            1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_FORCE_SHIFT           2

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_CONTROL :: DATA_RATE [01:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_DATA_RATE_MASK        0x00000002
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_DATA_RATE_ALIGN       0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_DATA_RATE_BITS        1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_DATA_RATE_SHIFT       1

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_CONTROL :: ENABLE [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_ENABLE_MASK           0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_ENABLE_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_ENABLE_BITS           1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_CONTROL_ENABLE_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_REF
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_REF :: reserved0 [31:22] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_REF_RESERVED0_MASK            0xffc00000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_REF_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_REF_RESERVED0_BITS            10
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_REF_RESERVED0_SHIFT           22

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_REF :: MONITOR_4B_STEPS [21:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_REF_MONITOR_4B_STEPS_MASK     0x003ff000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_REF_MONITOR_4B_STEPS_ALIGN    0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_REF_MONITOR_4B_STEPS_BITS     10
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_REF_MONITOR_4B_STEPS_SHIFT    12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_REF :: reserved1 [11:10] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_REF_RESERVED1_MASK            0x00000c00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_REF_RESERVED1_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_REF_RESERVED1_BITS            2
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_REF_RESERVED1_SHIFT           10

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_REF :: MONITOR_2B_STEPS [09:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_REF_MONITOR_2B_STEPS_MASK     0x000003ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_REF_MONITOR_2B_STEPS_ALIGN    0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_REF_MONITOR_2B_STEPS_BITS     10
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_REF_MONITOR_2B_STEPS_SHIFT    0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_STATUS
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_STATUS :: reserved0 [31:29] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_RESERVED0_MASK         0xe0000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_RESERVED0_BITS         3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_RESERVED0_SHIFT        29

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_STATUS :: MONITOR_BUS_ERROR [28:28] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_MONITOR_BUS_ERROR_MASK 0x10000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_MONITOR_BUS_ERROR_ALIGN 0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_MONITOR_BUS_ERROR_BITS 1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_MONITOR_BUS_ERROR_SHIFT 28

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_STATUS :: reserved1 [27:25] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_RESERVED1_MASK         0x0e000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_RESERVED1_BITS         3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_RESERVED1_SHIFT        25

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_STATUS :: MONITOR_ADJ [24:20] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_MONITOR_ADJ_MASK       0x01f00000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_MONITOR_ADJ_ALIGN      0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_MONITOR_ADJ_BITS       5
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_MONITOR_ADJ_SHIFT      20

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_STATUS :: MONITOR_CHANGE [19:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_MONITOR_CHANGE_MASK    0x000ff000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_MONITOR_CHANGE_ALIGN   0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_MONITOR_CHANGE_BITS    8
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_MONITOR_CHANGE_SHIFT   12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_STATUS :: reserved2 [11:10] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_RESERVED2_MASK         0x00000c00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_RESERVED2_BITS         2
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_RESERVED2_SHIFT        10

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_STATUS :: MONITOR_TOTAL [09:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_MONITOR_TOTAL_MASK     0x000003ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_MONITOR_TOTAL_ALIGN    0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_MONITOR_TOTAL_BITS     10
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_STATUS_MONITOR_TOTAL_SHIFT    0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OVERRIDE
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OVERRIDE :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_BUSY_MASK            0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_BUSY_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_BUSY_BITS            1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_BUSY_SHIFT           31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OVERRIDE :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_RESERVED0_MASK       0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_RESERVED0_ALIGN      0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_RESERVED0_BITS       14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_RESERVED0_SHIFT      17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OVERRIDE :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_FORCE_MASK           0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_FORCE_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_FORCE_BITS           1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_FORCE_SHIFT          16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OVERRIDE :: reserved1 [15:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_RESERVED1_MASK       0x0000fe00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_RESERVED1_ALIGN      0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_RESERVED1_BITS       7
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_RESERVED1_SHIFT      9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OVERRIDE :: ADJ [08:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_ADJ_MASK             0x000001f0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_ADJ_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_ADJ_BITS             5
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_ADJ_SHIFT            4

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OVERRIDE :: reserved2 [03:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_RESERVED2_MASK       0x0000000e
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_RESERVED2_ALIGN      0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_RESERVED2_BITS       3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_RESERVED2_SHIFT      1

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OVERRIDE :: ENABLE [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_ENABLE_MASK          0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_ENABLE_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_ENABLE_BITS          1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OVERRIDE_ENABLE_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OUT_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OUT_CONTROL :: reserved0 [31:20] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROL_RESERVED0_MASK    0xfff00000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROL_RESERVED0_ALIGN   0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROL_RESERVED0_BITS    12
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROL_RESERVED0_SHIFT   20

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OUT_CONTROL :: LOWER_LIMIT [19:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROL_LOWER_LIMIT_MASK  0x000ff000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROL_LOWER_LIMIT_ALIGN 0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROL_LOWER_LIMIT_BITS  8
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROL_LOWER_LIMIT_SHIFT 12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OUT_CONTROL :: UPPER_LIMIT [11:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROL_UPPER_LIMIT_MASK  0x00000ff0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROL_UPPER_LIMIT_ALIGN 0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROL_UPPER_LIMIT_BITS  8
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROL_UPPER_LIMIT_SHIFT 4

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OUT_CONTROL :: reserved1 [03:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROL_RESERVED1_MASK    0x0000000e
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROL_RESERVED1_ALIGN   0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROL_RESERVED1_BITS    3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROL_RESERVED1_SHIFT   1

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OUT_CONTROL :: ENABLE [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROL_ENABLE_MASK       0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROL_ENABLE_ALIGN      0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROL_ENABLE_BITS       1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_CONTROL_ENABLE_SHIFT      0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OUT_STATUS
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OUT_STATUS :: reserved0 [31:24] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_RESERVED0_MASK     0xff000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_RESERVED0_ALIGN    0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_RESERVED0_BITS     8
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_RESERVED0_SHIFT    24

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OUT_STATUS :: MONITOR_CHANGE [23:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_MONITOR_CHANGE_MASK 0x00ff0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_MONITOR_CHANGE_ALIGN 0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_MONITOR_CHANGE_BITS 8
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_MONITOR_CHANGE_SHIFT 16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OUT_STATUS :: reserved1 [15:14] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_RESERVED1_MASK     0x0000c000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_RESERVED1_ALIGN    0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_RESERVED1_BITS     2
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_RESERVED1_SHIFT    14

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OUT_STATUS :: MONITOR_TOTAL [13:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_MONITOR_TOTAL_MASK 0x00003ff0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_MONITOR_TOTAL_ALIGN 0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_MONITOR_TOTAL_BITS 10
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_MONITOR_TOTAL_SHIFT 4

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OUT_STATUS :: reserved2 [03:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_RESERVED2_MASK     0x0000000e
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_RESERVED2_ALIGN    0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_RESERVED2_BITS     3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_RESERVED2_SHIFT    1

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OUT_STATUS :: VALID [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_VALID_MASK         0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_VALID_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_VALID_BITS         1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_VALID_SHIFT        0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OUT_STATUS_CLEAR
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OUT_STATUS_CLEAR :: reserved0 [31:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_CLEAR_RESERVED0_MASK 0xfffffffe
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_CLEAR_RESERVED0_ALIGN 0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_CLEAR_RESERVED0_BITS 31
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_CLEAR_RESERVED0_SHIFT 1

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_MONITOR_OUT_STATUS_CLEAR :: CLEAR [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_CLEAR_CLEAR_MASK   0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_CLEAR_CLEAR_ALIGN  0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_CLEAR_CLEAR_BITS   1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_MONITOR_OUT_STATUS_CLEAR_CLEAR_SHIFT  0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD00
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD00 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD00 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD00 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD00 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD00 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD00 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD00 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD00_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD01
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD01 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD01 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD01 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD01 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD01 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD01 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD01 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD01_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD02
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD02 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD02 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD02 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD02 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD02 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD02 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD02 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD02_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD03
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD03 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD03 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD03 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD03 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD03 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD03 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD03 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD03_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD04
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD04 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD04 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD04 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD04 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD04 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD04 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD04 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD04_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD05
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD05 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD05 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD05 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD05 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD05 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD05 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD05 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD05_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD06
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD06 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD06 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD06 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD06 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD06 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD06 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD06 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD06_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD07
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD07 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD07 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD07 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD07 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD07 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD07 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD07 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD07_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD08
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD08 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD08 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD08 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD08 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD08 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD08 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD08 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD08_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD09
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD09 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD09 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD09 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD09 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD09 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD09 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD09 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD09_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD10
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD10 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD10 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD10 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD10 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD10 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD10 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD10 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD10_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD11
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD11 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD11 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD11 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD11 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD11 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD11 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD11 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD11_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD12
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD12 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD12 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD12 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD12 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD12 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD12 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD12 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD12_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD13
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD13 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD13 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD13 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD13 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD13 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD13 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD13 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD13_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD14
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD14 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD14 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD14 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD14 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD14 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD14 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD14 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD14_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD15
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD15 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD15 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD15 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD15 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD15 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD15 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD15 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD15_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD16
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD16 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD16 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD16 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD16 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD16 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD16 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD16 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD16_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD17
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD17 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD17 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD17 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD17 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD17 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD17 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD17 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD17_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD18
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD18 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD18 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD18 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD18 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD18 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD18 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD18 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD18_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD19
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD19 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD19 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD19 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD19 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD19 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD19 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD19 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD19_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD20
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD20 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD20 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD20 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD20 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD20 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD20 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_AD20 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_AD20_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA0
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA0 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_BUSY_MASK                 0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_BUSY_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_BUSY_BITS                 1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_BUSY_SHIFT                31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA0 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_RESERVED0_MASK            0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_RESERVED0_BITS            14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_RESERVED0_SHIFT           17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA0 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_FORCE_MASK                0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_FORCE_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_FORCE_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_FORCE_SHIFT               16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA0 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_RESERVED1_MASK            0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_RESERVED1_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_RESERVED1_BITS            3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_RESERVED1_SHIFT           13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA0 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_ADJ_EN_MASK               0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_ADJ_EN_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_ADJ_EN_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_ADJ_EN_SHIFT              12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA0 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_RESERVED2_MASK            0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_RESERVED2_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_RESERVED2_BITS            3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_RESERVED2_SHIFT           9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA0 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_VDL_STEP_MASK             0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_VDL_STEP_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_VDL_STEP_BITS             9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA0_VDL_STEP_SHIFT            0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA1
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA1 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_BUSY_MASK                 0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_BUSY_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_BUSY_BITS                 1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_BUSY_SHIFT                31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA1 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_RESERVED0_MASK            0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_RESERVED0_BITS            14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_RESERVED0_SHIFT           17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA1 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_FORCE_MASK                0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_FORCE_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_FORCE_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_FORCE_SHIFT               16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA1 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_RESERVED1_MASK            0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_RESERVED1_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_RESERVED1_BITS            3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_RESERVED1_SHIFT           13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA1 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_ADJ_EN_MASK               0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_ADJ_EN_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_ADJ_EN_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_ADJ_EN_SHIFT              12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA1 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_RESERVED2_MASK            0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_RESERVED2_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_RESERVED2_BITS            3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_RESERVED2_SHIFT           9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA1 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_VDL_STEP_MASK             0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_VDL_STEP_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_VDL_STEP_BITS             9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA1_VDL_STEP_SHIFT            0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA2
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA2 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_BUSY_MASK                 0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_BUSY_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_BUSY_BITS                 1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_BUSY_SHIFT                31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA2 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_RESERVED0_MASK            0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_RESERVED0_BITS            14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_RESERVED0_SHIFT           17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA2 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_FORCE_MASK                0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_FORCE_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_FORCE_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_FORCE_SHIFT               16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA2 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_RESERVED1_MASK            0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_RESERVED1_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_RESERVED1_BITS            3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_RESERVED1_SHIFT           13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA2 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_ADJ_EN_MASK               0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_ADJ_EN_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_ADJ_EN_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_ADJ_EN_SHIFT              12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA2 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_RESERVED2_MASK            0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_RESERVED2_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_RESERVED2_BITS            3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_RESERVED2_SHIFT           9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA2 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_VDL_STEP_MASK             0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_VDL_STEP_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_VDL_STEP_BITS             9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA2_VDL_STEP_SHIFT            0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA3
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA3 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_BUSY_MASK                 0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_BUSY_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_BUSY_BITS                 1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_BUSY_SHIFT                31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA3 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_RESERVED0_MASK            0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_RESERVED0_BITS            14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_RESERVED0_SHIFT           17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA3 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_FORCE_MASK                0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_FORCE_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_FORCE_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_FORCE_SHIFT               16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA3 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_RESERVED1_MASK            0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_RESERVED1_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_RESERVED1_BITS            3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_RESERVED1_SHIFT           13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA3 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_ADJ_EN_MASK               0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_ADJ_EN_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_ADJ_EN_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_ADJ_EN_SHIFT              12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA3 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_RESERVED2_MASK            0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_RESERVED2_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_RESERVED2_BITS            3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_RESERVED2_SHIFT           9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_BA3 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_VDL_STEP_MASK             0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_VDL_STEP_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_VDL_STEP_BITS             9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_BA3_VDL_STEP_SHIFT            0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS0
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS0 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_BUSY_MASK                 0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_BUSY_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_BUSY_BITS                 1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_BUSY_SHIFT                31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS0 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_RESERVED0_MASK            0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_RESERVED0_BITS            14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_RESERVED0_SHIFT           17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS0 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_FORCE_MASK                0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_FORCE_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_FORCE_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_FORCE_SHIFT               16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS0 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_RESERVED1_MASK            0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_RESERVED1_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_RESERVED1_BITS            3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_RESERVED1_SHIFT           13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS0 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_ADJ_EN_MASK               0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_ADJ_EN_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_ADJ_EN_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_ADJ_EN_SHIFT              12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS0 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_RESERVED2_MASK            0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_RESERVED2_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_RESERVED2_BITS            3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_RESERVED2_SHIFT           9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS0 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_VDL_STEP_MASK             0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_VDL_STEP_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_VDL_STEP_BITS             9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS0_VDL_STEP_SHIFT            0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS1
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS1 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_BUSY_MASK                 0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_BUSY_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_BUSY_BITS                 1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_BUSY_SHIFT                31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS1 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_RESERVED0_MASK            0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_RESERVED0_BITS            14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_RESERVED0_SHIFT           17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS1 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_FORCE_MASK                0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_FORCE_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_FORCE_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_FORCE_SHIFT               16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS1 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_RESERVED1_MASK            0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_RESERVED1_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_RESERVED1_BITS            3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_RESERVED1_SHIFT           13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS1 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_ADJ_EN_MASK               0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_ADJ_EN_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_ADJ_EN_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_ADJ_EN_SHIFT              12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS1 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_RESERVED2_MASK            0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_RESERVED2_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_RESERVED2_BITS            3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_RESERVED2_SHIFT           9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS1 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_VDL_STEP_MASK             0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_VDL_STEP_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_VDL_STEP_BITS             9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS1_VDL_STEP_SHIFT            0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS2
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS2 :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_BUSY_MASK                 0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_BUSY_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_BUSY_BITS                 1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_BUSY_SHIFT                31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS2 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_RESERVED0_MASK            0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_RESERVED0_BITS            14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_RESERVED0_SHIFT           17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS2 :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_FORCE_MASK                0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_FORCE_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_FORCE_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_FORCE_SHIFT               16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS2 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_RESERVED1_MASK            0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_RESERVED1_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_RESERVED1_BITS            3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_RESERVED1_SHIFT           13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS2 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_ADJ_EN_MASK               0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_ADJ_EN_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_ADJ_EN_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_ADJ_EN_SHIFT              12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS2 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_RESERVED2_MASK            0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_RESERVED2_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_RESERVED2_BITS            3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_RESERVED2_SHIFT           9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_CS2 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_VDL_STEP_MASK             0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_VDL_STEP_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_VDL_STEP_BITS             9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_CS2_VDL_STEP_SHIFT            0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_REF_N
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_REF_N :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_BUSY_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_BUSY_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_BUSY_SHIFT              31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_REF_N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_RESERVED0_BITS          14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_REF_N :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_FORCE_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_FORCE_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_FORCE_SHIFT             16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_REF_N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_RESERVED1_BITS          3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_REF_N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_REF_N :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_RESERVED2_BITS          3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_REF_N :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_REF_N_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_RST_N
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_RST_N :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_BUSY_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_BUSY_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_BUSY_SHIFT              31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_RST_N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_RESERVED0_BITS          14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_RST_N :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_FORCE_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_FORCE_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_FORCE_SHIFT             16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_RST_N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_RESERVED1_BITS          3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_RST_N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_RST_N :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_RESERVED2_BITS          3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_RST_N :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_RST_N_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_WE_N
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_WE_N :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_BUSY_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_BUSY_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_BUSY_SHIFT               31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_WE_N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_RESERVED0_BITS           14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_WE_N :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_FORCE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_FORCE_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_FORCE_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_WE_N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_RESERVED1_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_WE_N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_WE_N :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_RESERVED2_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_WE_N :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_WE_N_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_DDR_CK
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_DDR_CK :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_BUSY_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_BUSY_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_BUSY_SHIFT             31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_DDR_CK :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_RESERVED0_BITS         14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_DDR_CK :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_FORCE_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_FORCE_BITS             1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_FORCE_SHIFT            16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_DDR_CK :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_RESERVED1_BITS         3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_DDR_CK :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_DDR_CK :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_RESERVED2_MASK         0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_RESERVED2_BITS         3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_RESERVED2_SHIFT        9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CONTROL_DDR_CK :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_VDL_STEP_MASK          0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_VDL_STEP_BITS          9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CONTROL_DDR_CK_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_CLK_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CLK_CONTROL :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_BUSY_MASK                 0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_BUSY_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_BUSY_BITS                 1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_BUSY_SHIFT                31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CLK_CONTROL :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_RESERVED0_MASK            0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_RESERVED0_BITS            14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_RESERVED0_SHIFT           17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CLK_CONTROL :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_FORCE_MASK                0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_FORCE_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_FORCE_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_FORCE_SHIFT               16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CLK_CONTROL :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_RESERVED1_MASK            0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_RESERVED1_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_RESERVED1_BITS            3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_RESERVED1_SHIFT           13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CLK_CONTROL :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_ADJ_EN_MASK               0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_ADJ_EN_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_ADJ_EN_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_ADJ_EN_SHIFT              12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CLK_CONTROL :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_RESERVED2_MASK            0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_RESERVED2_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_RESERVED2_BITS            3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_RESERVED2_SHIFT           9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_CLK_CONTROL :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_VDL_STEP_MASK             0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_VDL_STEP_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_VDL_STEP_BITS             9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_CLK_CONTROL_VDL_STEP_SHIFT            0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VDL_LDE_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_LDE_CONTROL :: BUSY [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_BUSY_MASK                 0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_BUSY_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_BUSY_BITS                 1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_BUSY_SHIFT                31

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_LDE_CONTROL :: reserved0 [30:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_RESERVED0_MASK            0x7ffe0000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_RESERVED0_BITS            14
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_RESERVED0_SHIFT           17

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_LDE_CONTROL :: FORCE [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_FORCE_MASK                0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_FORCE_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_FORCE_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_FORCE_SHIFT               16

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_LDE_CONTROL :: reserved1 [15:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_RESERVED1_MASK            0x0000e000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_RESERVED1_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_RESERVED1_BITS            3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_RESERVED1_SHIFT           13

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_LDE_CONTROL :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_ADJ_EN_MASK               0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_ADJ_EN_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_ADJ_EN_BITS               1
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_ADJ_EN_SHIFT              12

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_LDE_CONTROL :: reserved2 [11:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_RESERVED2_MASK            0x00000e00
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_RESERVED2_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_RESERVED2_BITS            3
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_RESERVED2_SHIFT           9

/* DDR34_RL3_PHY_CONTROL_REGS :: VDL_LDE_CONTROL :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_VDL_STEP_MASK             0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_VDL_STEP_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_VDL_STEP_BITS             9
#define DDR34_RL3_PHY_CONTROL_REGS_VDL_LDE_CONTROL_VDL_STEP_SHIFT            0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: AC_SPARE_REG
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: AC_SPARE_REG :: reserved_for_eco0 [31:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_AC_SPARE_REG_RESERVED_FOR_ECO0_MASK       0xffffffff
#define DDR34_RL3_PHY_CONTROL_REGS_AC_SPARE_REG_RESERVED_FOR_ECO0_ALIGN      0
#define DDR34_RL3_PHY_CONTROL_REGS_AC_SPARE_REG_RESERVED_FOR_ECO0_BITS       32
#define DDR34_RL3_PHY_CONTROL_REGS_AC_SPARE_REG_RESERVED_FOR_ECO0_SHIFT      0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL :: reserved0 [31:06] */
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_RESERVED0_MASK                 0xffffffc0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_RESERVED0_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_RESERVED0_BITS                 26
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_RESERVED0_SHIFT                6

/* DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL :: MODE [05:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_MODE_MASK                      0x00000030
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_MODE_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_MODE_BITS                      2
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_MODE_SHIFT                     4

/* DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL :: reserved1 [03:02] */
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_RESERVED1_MASK                 0x0000000c
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_RESERVED1_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_RESERVED1_BITS                 2
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_RESERVED1_SHIFT                2

/* DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL :: DISABLE_INPUT [01:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_DISABLE_INPUT_MASK             0x00000002
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_DISABLE_INPUT_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_DISABLE_INPUT_BITS             1
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_DISABLE_INPUT_SHIFT            1

/* DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL :: ENABLE [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_ENABLE_MASK                    0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_ENABLE_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_ENABLE_BITS                    1
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_ENABLE_SHIFT                   0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL_SNOOP1
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL_SNOOP1 :: reserved0 [31:30] */
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_RESERVED0_MASK          0xc0000000
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_RESERVED0_BITS          2
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_RESERVED0_SHIFT         30

/* DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL_SNOOP1 :: MODE [29:28] */
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_MODE_MASK               0x30000000
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_MODE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_MODE_BITS               2
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_MODE_SHIFT              28

/* DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL_SNOOP1 :: reserved1 [27:22] */
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_RESERVED1_MASK          0x0fc00000
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_RESERVED1_BITS          6
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_RESERVED1_SHIFT         22

/* DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL_SNOOP1 :: MASK [21:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_MASK_MASK               0x003f0000
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_MASK_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_MASK_BITS               6
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_MASK_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL_SNOOP1 :: reserved2 [15:10] */
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_RESERVED2_MASK          0x0000fc00
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_RESERVED2_BITS          6
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_RESERVED2_SHIFT         10

/* DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL_SNOOP1 :: CMD [09:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_CMD_MASK                0x000003f0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_CMD_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_CMD_BITS                6
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_CMD_SHIFT               4

/* DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL_SNOOP1 :: reserved3 [03:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_RESERVED3_MASK          0x0000000e
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_RESERVED3_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_RESERVED3_BITS          3
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_RESERVED3_SHIFT         1

/* DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL_SNOOP1 :: ENABLE [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_ENABLE_MASK             0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_ENABLE_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_ENABLE_BITS             1
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP1_ENABLE_SHIFT            0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL_SNOOP2
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL_SNOOP2 :: reserved0 [31:30] */
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_RESERVED0_MASK          0xc0000000
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_RESERVED0_BITS          2
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_RESERVED0_SHIFT         30

/* DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL_SNOOP2 :: MODE [29:28] */
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_MODE_MASK               0x30000000
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_MODE_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_MODE_BITS               2
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_MODE_SHIFT              28

/* DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL_SNOOP2 :: reserved1 [27:22] */
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_RESERVED1_MASK          0x0fc00000
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_RESERVED1_BITS          6
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_RESERVED1_SHIFT         22

/* DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL_SNOOP2 :: MASK [21:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_MASK_MASK               0x003f0000
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_MASK_ALIGN              0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_MASK_BITS               6
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_MASK_SHIFT              16

/* DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL_SNOOP2 :: reserved2 [15:10] */
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_RESERVED2_MASK          0x0000fc00
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_RESERVED2_BITS          6
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_RESERVED2_SHIFT         10

/* DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL_SNOOP2 :: CMD [09:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_CMD_MASK                0x000003f0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_CMD_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_CMD_BITS                6
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_CMD_SHIFT               4

/* DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL_SNOOP2 :: reserved3 [03:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_RESERVED3_MASK          0x0000000e
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_RESERVED3_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_RESERVED3_BITS          3
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_RESERVED3_SHIFT         1

/* DDR34_RL3_PHY_CONTROL_REGS :: UPDATE_VDL_SNOOP2 :: ENABLE [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_ENABLE_MASK             0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_ENABLE_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_ENABLE_BITS             1
#define DDR34_RL3_PHY_CONTROL_REGS_UPDATE_VDL_SNOOP2_ENABLE_SHIFT            0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG1
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG1 :: MCP [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_MCP_MASK                     0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_MCP_ALIGN                    0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_MCP_BITS                     1
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_MCP_SHIFT                    31

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG1 :: CS [30:27] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_CS_MASK                      0x78000000
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_CS_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_CS_BITS                      4
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_CS_SHIFT                     27

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG1 :: WE [26:26] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_WE_MASK                      0x04000000
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_WE_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_WE_BITS                      1
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_WE_SHIFT                     26

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG1 :: REF [25:25] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_REF_MASK                     0x02000000
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_REF_ALIGN                    0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_REF_BITS                     1
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_REF_SHIFT                    25

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG1 :: BA [24:21] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_BA_MASK                      0x01e00000
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_BA_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_BA_BITS                      4
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_BA_SHIFT                     21

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG1 :: AD [20:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_AD_MASK                      0x001fffff
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_AD_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_AD_BITS                      21
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG1_AD_SHIFT                     0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG2
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG2 :: MCP [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_MCP_MASK                     0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_MCP_ALIGN                    0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_MCP_BITS                     1
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_MCP_SHIFT                    31

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG2 :: CS [30:27] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_CS_MASK                      0x78000000
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_CS_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_CS_BITS                      4
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_CS_SHIFT                     27

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG2 :: WE [26:26] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_WE_MASK                      0x04000000
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_WE_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_WE_BITS                      1
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_WE_SHIFT                     26

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG2 :: REF [25:25] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_REF_MASK                     0x02000000
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_REF_ALIGN                    0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_REF_BITS                     1
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_REF_SHIFT                    25

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG2 :: BA [24:21] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_BA_MASK                      0x01e00000
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_BA_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_BA_BITS                      4
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_BA_SHIFT                     21

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG2 :: AD [20:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_AD_MASK                      0x001fffff
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_AD_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_AD_BITS                      21
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG2_AD_SHIFT                     0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG3
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG3 :: MCP [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_MCP_MASK                     0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_MCP_ALIGN                    0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_MCP_BITS                     1
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_MCP_SHIFT                    31

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG3 :: CS [30:27] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_CS_MASK                      0x78000000
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_CS_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_CS_BITS                      4
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_CS_SHIFT                     27

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG3 :: WE [26:26] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_WE_MASK                      0x04000000
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_WE_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_WE_BITS                      1
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_WE_SHIFT                     26

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG3 :: REF [25:25] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_REF_MASK                     0x02000000
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_REF_ALIGN                    0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_REF_BITS                     1
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_REF_SHIFT                    25

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG3 :: BA [24:21] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_BA_MASK                      0x01e00000
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_BA_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_BA_BITS                      4
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_BA_SHIFT                     21

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG3 :: AD [20:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_AD_MASK                      0x001fffff
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_AD_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_AD_BITS                      21
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG3_AD_SHIFT                     0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG4
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG4 :: MCP [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_MCP_MASK                     0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_MCP_ALIGN                    0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_MCP_BITS                     1
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_MCP_SHIFT                    31

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG4 :: CS [30:27] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_CS_MASK                      0x78000000
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_CS_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_CS_BITS                      4
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_CS_SHIFT                     27

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG4 :: WE [26:26] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_WE_MASK                      0x04000000
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_WE_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_WE_BITS                      1
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_WE_SHIFT                     26

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG4 :: REF [25:25] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_REF_MASK                     0x02000000
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_REF_ALIGN                    0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_REF_BITS                     1
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_REF_SHIFT                    25

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG4 :: BA [24:21] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_BA_MASK                      0x01e00000
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_BA_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_BA_BITS                      4
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_BA_SHIFT                     21

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG4 :: AD [20:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_AD_MASK                      0x001fffff
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_AD_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_AD_BITS                      21
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG4_AD_SHIFT                     0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG_TIMER
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG_TIMER :: reserved0 [31:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG_TIMER_RESERVED0_MASK          0xffff0000
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG_TIMER_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG_TIMER_RESERVED0_BITS          16
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG_TIMER_RESERVED0_SHIFT         16

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG_TIMER :: INIT_VAL [15:08] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG_TIMER_INIT_VAL_MASK           0x0000ff00
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG_TIMER_INIT_VAL_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG_TIMER_INIT_VAL_BITS           8
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG_TIMER_INIT_VAL_SHIFT          8

/* DDR34_RL3_PHY_CONTROL_REGS :: COMMAND_REG_TIMER :: COUNT [07:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG_TIMER_COUNT_MASK              0x000000ff
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG_TIMER_COUNT_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG_TIMER_COUNT_BITS              8
#define DDR34_RL3_PHY_CONTROL_REGS_COMMAND_REG_TIMER_COUNT_SHIFT             0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: MODE_REG0
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: MODE_REG0 :: reserved0 [31:22] */
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG0_RESERVED0_MASK                  0xffc00000
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG0_RESERVED0_ALIGN                 0
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG0_RESERVED0_BITS                  10
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG0_RESERVED0_SHIFT                 22

/* DDR34_RL3_PHY_CONTROL_REGS :: MODE_REG0 :: VALID [21:21] */
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG0_VALID_MASK                      0x00200000
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG0_VALID_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG0_VALID_BITS                      1
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG0_VALID_SHIFT                     21

/* DDR34_RL3_PHY_CONTROL_REGS :: MODE_REG0 :: AD [20:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG0_AD_MASK                         0x001fffff
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG0_AD_ALIGN                        0
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG0_AD_BITS                         21
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG0_AD_SHIFT                        0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: MODE_REG1
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: MODE_REG1 :: reserved0 [31:22] */
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG1_RESERVED0_MASK                  0xffc00000
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG1_RESERVED0_ALIGN                 0
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG1_RESERVED0_BITS                  10
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG1_RESERVED0_SHIFT                 22

/* DDR34_RL3_PHY_CONTROL_REGS :: MODE_REG1 :: VALID [21:21] */
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG1_VALID_MASK                      0x00200000
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG1_VALID_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG1_VALID_BITS                      1
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG1_VALID_SHIFT                     21

/* DDR34_RL3_PHY_CONTROL_REGS :: MODE_REG1 :: AD [20:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG1_AD_MASK                         0x001fffff
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG1_AD_ALIGN                        0
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG1_AD_BITS                         21
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG1_AD_SHIFT                        0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: MODE_REG2
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: MODE_REG2 :: reserved0 [31:22] */
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG2_RESERVED0_MASK                  0xffc00000
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG2_RESERVED0_ALIGN                 0
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG2_RESERVED0_BITS                  10
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG2_RESERVED0_SHIFT                 22

/* DDR34_RL3_PHY_CONTROL_REGS :: MODE_REG2 :: VALID [21:21] */
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG2_VALID_MASK                      0x00200000
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG2_VALID_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG2_VALID_BITS                      1
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG2_VALID_SHIFT                     21

/* DDR34_RL3_PHY_CONTROL_REGS :: MODE_REG2 :: AD [20:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG2_AD_MASK                         0x001fffff
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG2_AD_ALIGN                        0
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG2_AD_BITS                         21
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG2_AD_SHIFT                        0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: MODE_REG3
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: MODE_REG3 :: reserved0 [31:22] */
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG3_RESERVED0_MASK                  0xffc00000
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG3_RESERVED0_ALIGN                 0
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG3_RESERVED0_BITS                  10
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG3_RESERVED0_SHIFT                 22

/* DDR34_RL3_PHY_CONTROL_REGS :: MODE_REG3 :: VALID [21:21] */
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG3_VALID_MASK                      0x00200000
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG3_VALID_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG3_VALID_BITS                      1
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG3_VALID_SHIFT                     21

/* DDR34_RL3_PHY_CONTROL_REGS :: MODE_REG3 :: AD [20:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG3_AD_MASK                         0x001fffff
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG3_AD_ALIGN                        0
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG3_AD_BITS                         21
#define DDR34_RL3_PHY_CONTROL_REGS_MODE_REG3_AD_SHIFT                        0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: WRITE_LEVELING_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: WRITE_LEVELING_CONTROL :: reserved0 [31:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_RESERVED0_MASK     0xffff0000
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_RESERVED0_ALIGN    0
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_RESERVED0_BITS     16
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_RESERVED0_SHIFT    16

/* DDR34_RL3_PHY_CONTROL_REGS :: WRITE_LEVELING_CONTROL :: COUNT [15:08] */
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_COUNT_MASK         0x0000ff00
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_COUNT_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_COUNT_BITS         8
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_COUNT_SHIFT        8

/* DDR34_RL3_PHY_CONTROL_REGS :: WRITE_LEVELING_CONTROL :: reserved1 [07:03] */
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_RESERVED1_MASK     0x000000f8
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_RESERVED1_ALIGN    0
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_RESERVED1_BITS     5
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_RESERVED1_SHIFT    3

/* DDR34_RL3_PHY_CONTROL_REGS :: WRITE_LEVELING_CONTROL :: SAMPLE [02:02] */
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_SAMPLE_MASK        0x00000004
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_SAMPLE_ALIGN       0
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_SAMPLE_BITS        1
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_SAMPLE_SHIFT       2

/* DDR34_RL3_PHY_CONTROL_REGS :: WRITE_LEVELING_CONTROL :: CONTINUOUS [01:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_CONTINUOUS_MASK    0x00000002
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_CONTINUOUS_ALIGN   0
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_CONTINUOUS_BITS    1
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_CONTINUOUS_SHIFT   1

/* DDR34_RL3_PHY_CONTROL_REGS :: WRITE_LEVELING_CONTROL :: ENABLE [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_ENABLE_MASK        0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_ENABLE_ALIGN       0
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_ENABLE_BITS        1
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_CONTROL_ENABLE_SHIFT       0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: WRITE_LEVELING_STATUS
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: WRITE_LEVELING_STATUS :: reserved0 [31:08] */
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_RESERVED0_MASK      0xffffff00
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_RESERVED0_ALIGN     0
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_RESERVED0_BITS      24
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_RESERVED0_SHIFT     8

/* DDR34_RL3_PHY_CONTROL_REGS :: WRITE_LEVELING_STATUS :: STATUS [07:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_STATUS_MASK         0x000000f0
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_STATUS_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_STATUS_BITS         4
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_STATUS_SHIFT        4

/* DDR34_RL3_PHY_CONTROL_REGS :: WRITE_LEVELING_STATUS :: reserved1 [03:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_RESERVED1_MASK      0x0000000e
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_RESERVED1_ALIGN     0
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_RESERVED1_BITS      3
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_RESERVED1_SHIFT     1

/* DDR34_RL3_PHY_CONTROL_REGS :: WRITE_LEVELING_STATUS :: VALID [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_VALID_MASK          0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_VALID_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_VALID_BITS          1
#define DDR34_RL3_PHY_CONTROL_REGS_WRITE_LEVELING_STATUS_VALID_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_CONTROL :: reserved0 [31:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_RESERVED0_MASK        0xfffff000
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_RESERVED0_ALIGN       0
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_RESERVED0_BITS        20
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_RESERVED0_SHIFT       12

/* DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_CONTROL :: reserved_for_eco1 [11:08] */
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_RESERVED_FOR_ECO1_MASK 0x00000f00
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_RESERVED_FOR_ECO1_ALIGN 0
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_RESERVED_FOR_ECO1_BITS 4
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_RESERVED_FOR_ECO1_SHIFT 8

/* DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_CONTROL :: MAX_NOISE [07:07] */
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_MAX_NOISE_MASK        0x00000080
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_MAX_NOISE_ALIGN       0
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_MAX_NOISE_BITS        1
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_MAX_NOISE_SHIFT       7

/* DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_CONTROL :: LOW_NOISE [06:06] */
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_LOW_NOISE_MASK        0x00000040
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_LOW_NOISE_ALIGN       0
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_LOW_NOISE_BITS        1
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_LOW_NOISE_SHIFT       6

/* DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_CONTROL :: LOW_VTT [05:05] */
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_LOW_VTT_MASK          0x00000020
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_LOW_VTT_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_LOW_VTT_BITS          1
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_LOW_VTT_SHIFT         5

/* DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_CONTROL :: HIGH_VTT [04:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_HIGH_VTT_MASK         0x00000010
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_HIGH_VTT_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_HIGH_VTT_BITS         1
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_HIGH_VTT_SHIFT        4

/* DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_CONTROL :: ERROR_RESET [03:03] */
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ERROR_RESET_MASK      0x00000008
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ERROR_RESET_ALIGN     0
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ERROR_RESET_BITS      1
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ERROR_RESET_SHIFT     3

/* DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_CONTROL :: ENABLE_CTL_IDLE [02:02] */
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CTL_IDLE_MASK  0x00000004
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CTL_IDLE_ALIGN 0
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CTL_IDLE_BITS  1
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CTL_IDLE_SHIFT 2

/* DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_CONTROL :: ENABLE_CS_IDLE [01:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CS_IDLE_MASK   0x00000002
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CS_IDLE_ALIGN  0
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CS_IDLE_BITS   1
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_ENABLE_CS_IDLE_SHIFT  1

/* DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_CONTROL :: reserved2 [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_RESERVED2_MASK        0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_RESERVED2_ALIGN       0
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_RESERVED2_BITS        1
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROL_RESERVED2_SHIFT       0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_STATUS
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_STATUS :: reserved0 [31:19] */
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_RESERVED0_MASK         0xfff80000
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_RESERVED0_BITS         13
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_RESERVED0_SHIFT        19

/* DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_STATUS :: ERROR [18:03] */
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_MASK             0x0007fff8
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_BITS             16
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_SHIFT            3

/* DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_STATUS :: ERROR_LOW [02:02] */
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_LOW_MASK         0x00000004
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_LOW_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_LOW_BITS         1
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_LOW_SHIFT        2

/* DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_STATUS :: ERROR_HIGH [01:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_HIGH_MASK        0x00000002
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_HIGH_ALIGN       0
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_HIGH_BITS        1
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_ERROR_HIGH_SHIFT       1

/* DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_STATUS :: READY [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_READY_MASK             0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_READY_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_READY_BITS             1
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUS_READY_SHIFT            0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_CONNECTIONS
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_CONNECTIONS :: reserved0 [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS_RESERVED0_MASK    0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS_RESERVED0_ALIGN   0
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS_RESERVED0_BITS    1
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS_RESERVED0_SHIFT   31

/* DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_CONNECTIONS :: MASK [30:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS_MASK_MASK         0x7fffffff
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS_MASK_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS_MASK_BITS         31
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONS_MASK_SHIFT        0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_OVERRIDE
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_OVERRIDE :: reserved0 [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE_RESERVED0_MASK       0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE_RESERVED0_ALIGN      0
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE_RESERVED0_BITS       1
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE_RESERVED0_SHIFT      31

/* DDR34_RL3_PHY_CONTROL_REGS :: VIRTUAL_VTT_OVERRIDE :: MASK [30:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE_MASK_MASK            0x7fffffff
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE_MASK_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE_MASK_BITS            31
#define DDR34_RL3_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDE_MASK_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: VREF_DAC_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: VREF_DAC_CONTROL :: reserved0 [31:21] */
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_RESERVED0_MASK           0xffe00000
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_RESERVED0_BITS           11
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_RESERVED0_SHIFT          21

/* DDR34_RL3_PHY_CONTROL_REGS :: VREF_DAC_CONTROL :: AUX_GT_INT [20:20] */
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_AUX_GT_INT_MASK          0x00100000
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_AUX_GT_INT_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_AUX_GT_INT_BITS          1
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_AUX_GT_INT_SHIFT         20

/* DDR34_RL3_PHY_CONTROL_REGS :: VREF_DAC_CONTROL :: TESTOUT_MUX_CTL [19:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_TESTOUT_MUX_CTL_MASK     0x000e0000
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_TESTOUT_MUX_CTL_ALIGN    0
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_TESTOUT_MUX_CTL_BITS     3
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_TESTOUT_MUX_CTL_SHIFT    17

/* DDR34_RL3_PHY_CONTROL_REGS :: VREF_DAC_CONTROL :: TEST [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_TEST_MASK                0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_TEST_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_TEST_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_TEST_SHIFT               16

/* DDR34_RL3_PHY_CONTROL_REGS :: VREF_DAC_CONTROL :: PDN3 [15:15] */
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_PDN3_MASK                0x00008000
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_PDN3_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_PDN3_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_PDN3_SHIFT               15

/* DDR34_RL3_PHY_CONTROL_REGS :: VREF_DAC_CONTROL :: PDN2 [14:14] */
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_PDN2_MASK                0x00004000
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_PDN2_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_PDN2_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_PDN2_SHIFT               14

/* DDR34_RL3_PHY_CONTROL_REGS :: VREF_DAC_CONTROL :: PDN1 [13:13] */
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_PDN1_MASK                0x00002000
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_PDN1_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_PDN1_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_PDN1_SHIFT               13

/* DDR34_RL3_PHY_CONTROL_REGS :: VREF_DAC_CONTROL :: PDN0 [12:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_PDN0_MASK                0x00001000
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_PDN0_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_PDN0_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_PDN0_SHIFT               12

/* DDR34_RL3_PHY_CONTROL_REGS :: VREF_DAC_CONTROL :: DAC1 [11:06] */
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_DAC1_MASK                0x00000fc0
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_DAC1_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_DAC1_BITS                6
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_DAC1_SHIFT               6

/* DDR34_RL3_PHY_CONTROL_REGS :: VREF_DAC_CONTROL :: DAC0 [05:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_DAC0_MASK                0x0000003f
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_DAC0_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_DAC0_BITS                6
#define DDR34_RL3_PHY_CONTROL_REGS_VREF_DAC_CONTROL_DAC0_SHIFT               0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_CNTRL
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_CNTRL :: reserved0 [31:28] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_RESERVED0_MASK              0xf0000000
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_RESERVED0_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_RESERVED0_BITS              4
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_RESERVED0_SHIFT             28

/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_CNTRL :: FORCE_DQ_ERROR_SEL [27:24] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_FORCE_DQ_ERROR_SEL_MASK     0x0f000000
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_FORCE_DQ_ERROR_SEL_ALIGN    0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_FORCE_DQ_ERROR_SEL_BITS     4
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_FORCE_DQ_ERROR_SEL_SHIFT    24

/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_CNTRL :: reserved1 [23:23] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_RESERVED1_MASK              0x00800000
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_RESERVED1_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_RESERVED1_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_RESERVED1_SHIFT             23

/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_CNTRL :: FORCE_BL_ERROR_SEL [22:20] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_FORCE_BL_ERROR_SEL_MASK     0x00700000
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_FORCE_BL_ERROR_SEL_ALIGN    0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_FORCE_BL_ERROR_SEL_BITS     3
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_FORCE_BL_ERROR_SEL_SHIFT    20

/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_CNTRL :: reserved2 [19:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_RESERVED2_MASK              0x000e0000
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_RESERVED2_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_RESERVED2_BITS              3
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_RESERVED2_SHIFT             17

/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_CNTRL :: FORCE_CTL_ERROR_SEL [16:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_FORCE_CTL_ERROR_SEL_MASK    0x0001f000
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_FORCE_CTL_ERROR_SEL_ALIGN   0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_FORCE_CTL_ERROR_SEL_BITS    5
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_FORCE_CTL_ERROR_SEL_SHIFT   12

/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_CNTRL :: reserved3 [11:10] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_RESERVED3_MASK              0x00000c00
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_RESERVED3_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_RESERVED3_BITS              2
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_RESERVED3_SHIFT             10

/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_CNTRL :: FORCE_DAT_ERROR [09:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_FORCE_DAT_ERROR_MASK        0x00000200
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_FORCE_DAT_ERROR_ALIGN       0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_FORCE_DAT_ERROR_BITS        1
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_FORCE_DAT_ERROR_SHIFT       9

/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_CNTRL :: FORCE_CTL_ERROR [08:08] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_FORCE_CTL_ERROR_MASK        0x00000100
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_FORCE_CTL_ERROR_ALIGN       0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_FORCE_CTL_ERROR_BITS        1
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_FORCE_CTL_ERROR_SHIFT       8

/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_CNTRL :: SSO [07:06] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_SSO_MASK                    0x000000c0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_SSO_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_SSO_BITS                    2
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_SSO_SHIFT                   6

/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_CNTRL :: LENGTH [05:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_LENGTH_MASK                 0x00000030
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_LENGTH_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_LENGTH_BITS                 2
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_LENGTH_SHIFT                4

/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_CNTRL :: MODE [03:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_MODE_MASK                   0x0000000e
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_MODE_ALIGN                  0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_MODE_BITS                   3
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_MODE_SHIFT                  1

/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_CNTRL :: ENABLE [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_ENABLE_MASK                 0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_ENABLE_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_ENABLE_BITS                 1
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CNTRL_ENABLE_SHIFT                0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_SEED
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_SEED :: SEED [31:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_SEED_SEED_MASK                    0xffffffff
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_SEED_SEED_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_SEED_SEED_BITS                    32
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_SEED_SEED_SHIFT                   0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_CA_MASK
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_CA_MASK :: MASK [31:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CA_MASK_MASK_MASK                 0xffffffff
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CA_MASK_MASK_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CA_MASK_MASK_BITS                 32
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CA_MASK_MASK_SHIFT                0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_STATUS
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_STATUS :: reserved0 [31:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUS_RESERVED0_MASK             0xfffffff0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUS_RESERVED0_ALIGN            0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUS_RESERVED0_BITS             28
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUS_RESERVED0_SHIFT            4

/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_STATUS :: DAT_PASS [03:03] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUS_DAT_PASS_MASK              0x00000008
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUS_DAT_PASS_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUS_DAT_PASS_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUS_DAT_PASS_SHIFT             3

/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_STATUS :: CTL_PASS [02:02] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUS_CTL_PASS_MASK              0x00000004
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUS_CTL_PASS_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUS_CTL_PASS_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUS_CTL_PASS_SHIFT             2

/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_STATUS :: DAT_DONE [01:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUS_DAT_DONE_MASK              0x00000002
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUS_DAT_DONE_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUS_DAT_DONE_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUS_DAT_DONE_SHIFT             1

/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_STATUS :: CTL_DONE [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUS_CTL_DONE_MASK              0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUS_CTL_DONE_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUS_CTL_DONE_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_STATUS_CTL_DONE_SHIFT             0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_CTL_STATUS
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_CTL_STATUS :: reserved0 [31:31] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CTL_STATUS_RESERVED0_MASK         0x80000000
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CTL_STATUS_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CTL_STATUS_RESERVED0_BITS         1
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CTL_STATUS_RESERVED0_SHIFT        31

/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_CTL_STATUS :: CTL_ERRORS [30:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CTL_STATUS_CTL_ERRORS_MASK        0x7fffffff
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CTL_STATUS_CTL_ERRORS_ALIGN       0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CTL_STATUS_CTL_ERRORS_BITS        31
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_CTL_STATUS_CTL_ERRORS_SHIFT       0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_BL0_STATUS
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_BL0_STATUS :: reserved0 [31:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL0_STATUS_RESERVED0_MASK         0xfffffe00
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL0_STATUS_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL0_STATUS_RESERVED0_BITS         23
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL0_STATUS_RESERVED0_SHIFT        9

/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_BL0_STATUS :: DQ [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL0_STATUS_DQ_MASK                0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL0_STATUS_DQ_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL0_STATUS_DQ_BITS                9
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL0_STATUS_DQ_SHIFT               0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_BL1_STATUS
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_BL1_STATUS :: reserved0 [31:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL1_STATUS_RESERVED0_MASK         0xfffffe00
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL1_STATUS_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL1_STATUS_RESERVED0_BITS         23
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL1_STATUS_RESERVED0_SHIFT        9

/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_BL1_STATUS :: DQ [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL1_STATUS_DQ_MASK                0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL1_STATUS_DQ_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL1_STATUS_DQ_BITS                9
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL1_STATUS_DQ_SHIFT               0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_BL2_STATUS
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_BL2_STATUS :: reserved0 [31:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL2_STATUS_RESERVED0_MASK         0xfffffe00
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL2_STATUS_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL2_STATUS_RESERVED0_BITS         23
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL2_STATUS_RESERVED0_SHIFT        9

/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_BL2_STATUS :: DQ [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL2_STATUS_DQ_MASK                0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL2_STATUS_DQ_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL2_STATUS_DQ_BITS                9
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL2_STATUS_DQ_SHIFT               0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_BL3_STATUS
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_BL3_STATUS :: reserved0 [31:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL3_STATUS_RESERVED0_MASK         0xfffffe00
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL3_STATUS_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL3_STATUS_RESERVED0_BITS         23
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL3_STATUS_RESERVED0_SHIFT        9

/* DDR34_RL3_PHY_CONTROL_REGS :: PHYBIST_BL3_STATUS :: DQ [08:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL3_STATUS_DQ_MASK                0x000001ff
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL3_STATUS_DQ_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL3_STATUS_DQ_BITS                9
#define DDR34_RL3_PHY_CONTROL_REGS_PHYBIST_BL3_STATUS_DQ_SHIFT               0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: DEBUG_FREEZE_ENABLE
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: DEBUG_FREEZE_ENABLE :: reserved0 [31:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_RESERVED0_MASK        0xfffffff0
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_RESERVED0_ALIGN       0
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_RESERVED0_BITS        28
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_RESERVED0_SHIFT       4

/* DDR34_RL3_PHY_CONTROL_REGS :: DEBUG_FREEZE_ENABLE :: WL1_BL1 [03:03] */
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_WL1_BL1_MASK          0x00000008
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_WL1_BL1_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_WL1_BL1_BITS          1
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_WL1_BL1_SHIFT         3

/* DDR34_RL3_PHY_CONTROL_REGS :: DEBUG_FREEZE_ENABLE :: WL1_BL0 [02:02] */
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_WL1_BL0_MASK          0x00000004
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_WL1_BL0_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_WL1_BL0_BITS          1
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_WL1_BL0_SHIFT         2

/* DDR34_RL3_PHY_CONTROL_REGS :: DEBUG_FREEZE_ENABLE :: WL0_BL1 [01:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_WL0_BL1_MASK          0x00000002
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_WL0_BL1_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_WL0_BL1_BITS          1
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_WL0_BL1_SHIFT         1

/* DDR34_RL3_PHY_CONTROL_REGS :: DEBUG_FREEZE_ENABLE :: WL0_BL0 [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_WL0_BL0_MASK          0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_WL0_BL0_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_WL0_BL0_BITS          1
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_WL0_BL0_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: DEBUG_MUX_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: DEBUG_MUX_CONTROL :: reserved0 [31:11] */
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROL_RESERVED0_MASK          0xfffff800
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROL_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROL_RESERVED0_BITS          21
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROL_RESERVED0_SHIFT         11

/* DDR34_RL3_PHY_CONTROL_REGS :: DEBUG_MUX_CONTROL :: BYTE_SEL [10:08] */
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROL_BYTE_SEL_MASK           0x00000700
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROL_BYTE_SEL_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROL_BYTE_SEL_BITS           3
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROL_BYTE_SEL_SHIFT          8

/* DDR34_RL3_PHY_CONTROL_REGS :: DEBUG_MUX_CONTROL :: reserved1 [07:06] */
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROL_RESERVED1_MASK          0x000000c0
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROL_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROL_RESERVED1_BITS          2
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROL_RESERVED1_SHIFT         6

/* DDR34_RL3_PHY_CONTROL_REGS :: DEBUG_MUX_CONTROL :: PHASE_SEL [05:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROL_PHASE_SEL_MASK          0x00000030
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROL_PHASE_SEL_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROL_PHASE_SEL_BITS          2
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROL_PHASE_SEL_SHIFT         4

/* DDR34_RL3_PHY_CONTROL_REGS :: DEBUG_MUX_CONTROL :: SOURCE_SEL [03:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROL_SOURCE_SEL_MASK         0x0000000f
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROL_SOURCE_SEL_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROL_SOURCE_SEL_BITS         4
#define DDR34_RL3_PHY_CONTROL_REGS_DEBUG_MUX_CONTROL_SOURCE_SEL_SHIFT        0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: DFI_CNTRL
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: DFI_CNTRL :: reserved0 [31:10] */
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_RESERVED0_MASK                  0xfffffc00
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_RESERVED0_ALIGN                 0
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_RESERVED0_BITS                  22
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_RESERVED0_SHIFT                 10

/* DDR34_RL3_PHY_CONTROL_REGS :: DFI_CNTRL :: DFI_CS3 [09:09] */
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_DFI_CS3_MASK                    0x00000200
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_DFI_CS3_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_DFI_CS3_BITS                    1
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_DFI_CS3_SHIFT                   9

/* DDR34_RL3_PHY_CONTROL_REGS :: DFI_CNTRL :: DFI_CS2 [08:08] */
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_DFI_CS2_MASK                    0x00000100
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_DFI_CS2_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_DFI_CS2_BITS                    1
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_DFI_CS2_SHIFT                   8

/* DDR34_RL3_PHY_CONTROL_REGS :: DFI_CNTRL :: DFI_CS1 [07:07] */
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_DFI_CS1_MASK                    0x00000080
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_DFI_CS1_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_DFI_CS1_BITS                    1
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_DFI_CS1_SHIFT                   7

/* DDR34_RL3_PHY_CONTROL_REGS :: DFI_CNTRL :: DFI_CS0 [06:06] */
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_DFI_CS0_MASK                    0x00000040
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_DFI_CS0_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_DFI_CS0_BITS                    1
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_DFI_CS0_SHIFT                   6

/* DDR34_RL3_PHY_CONTROL_REGS :: DFI_CNTRL :: DFI_RST_N [05:05] */
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_DFI_RST_N_MASK                  0x00000020
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_DFI_RST_N_ALIGN                 0
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_DFI_RST_N_BITS                  1
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_DFI_RST_N_SHIFT                 5

/* DDR34_RL3_PHY_CONTROL_REGS :: DFI_CNTRL :: reserved1 [04:03] */
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_RESERVED1_MASK                  0x00000018
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_RESERVED1_ALIGN                 0
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_RESERVED1_BITS                  2
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_RESERVED1_SHIFT                 3

/* DDR34_RL3_PHY_CONTROL_REGS :: DFI_CNTRL :: ACK_ENABLE [02:02] */
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_ACK_ENABLE_MASK                 0x00000004
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_ACK_ENABLE_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_ACK_ENABLE_BITS                 1
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_ACK_ENABLE_SHIFT                2

/* DDR34_RL3_PHY_CONTROL_REGS :: DFI_CNTRL :: ACK_STATUS [01:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_ACK_STATUS_MASK                 0x00000002
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_ACK_STATUS_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_ACK_STATUS_BITS                 1
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_ACK_STATUS_SHIFT                1

/* DDR34_RL3_PHY_CONTROL_REGS :: DFI_CNTRL :: ASSERT_REQ [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_ASSERT_REQ_MASK                 0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_ASSERT_REQ_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_ASSERT_REQ_BITS                 1
#define DDR34_RL3_PHY_CONTROL_REGS_DFI_CNTRL_ASSERT_REQ_SHIFT                0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: ZQ_CAL
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: ZQ_CAL :: reserved0 [31:18] */
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_RESERVED0_MASK                     0xfffc0000
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_RESERVED0_ALIGN                    0
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_RESERVED0_BITS                     14
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_RESERVED0_SHIFT                    18

/* DDR34_RL3_PHY_CONTROL_REGS :: ZQ_CAL :: ZQ_STATUS [17:17] */
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_STATUS_MASK                     0x00020000
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_STATUS_ALIGN                    0
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_STATUS_BITS                     1
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_STATUS_SHIFT                    17

/* DDR34_RL3_PHY_CONTROL_REGS :: ZQ_CAL :: ZQ_RXENB [16:16] */
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_RXENB_MASK                      0x00010000
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_RXENB_ALIGN                     0
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_RXENB_BITS                      1
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_RXENB_SHIFT                     16

/* DDR34_RL3_PHY_CONTROL_REGS :: ZQ_CAL :: ZQ_IDDQ [15:15] */
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_IDDQ_MASK                       0x00008000
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_IDDQ_ALIGN                      0
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_IDDQ_BITS                       1
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_IDDQ_SHIFT                      15

/* DDR34_RL3_PHY_CONTROL_REGS :: ZQ_CAL :: ZQ_DRIVE_N [14:11] */
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_DRIVE_N_MASK                    0x00007800
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_DRIVE_N_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_DRIVE_N_BITS                    4
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_DRIVE_N_SHIFT                   11

/* DDR34_RL3_PHY_CONTROL_REGS :: ZQ_CAL :: ZQ_DRIVE_P [10:07] */
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_DRIVE_P_MASK                    0x00000780
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_DRIVE_P_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_DRIVE_P_BITS                    4
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_DRIVE_P_SHIFT                   7

/* DDR34_RL3_PHY_CONTROL_REGS :: ZQ_CAL :: ZQ_TX_MODE [06:03] */
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_TX_MODE_MASK                    0x00000078
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_TX_MODE_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_TX_MODE_BITS                    4
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_TX_MODE_SHIFT                   3

/* DDR34_RL3_PHY_CONTROL_REGS :: ZQ_CAL :: ZQ_RX_MODE [02:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_RX_MODE_MASK                    0x00000007
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_RX_MODE_ALIGN                   0
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_RX_MODE_BITS                    3
#define DDR34_RL3_PHY_CONTROL_REGS_ZQ_CAL_ZQ_RX_MODE_SHIFT                   0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: RO_PROC_MON_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: RO_PROC_MON_CTL :: reserved0 [31:27] */
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_RESERVED0_MASK            0xf8000000
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_RESERVED0_BITS            5
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_RESERVED0_SHIFT           27

/* DDR34_RL3_PHY_CONTROL_REGS :: RO_PROC_MON_CTL :: BUSY [26:26] */
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_BUSY_MASK                 0x04000000
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_BUSY_ALIGN                0
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_BUSY_BITS                 1
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_BUSY_SHIFT                26

/* DDR34_RL3_PHY_CONTROL_REGS :: RO_PROC_MON_CTL :: TRIGGER [25:25] */
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_TRIGGER_MASK              0x02000000
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_TRIGGER_ALIGN             0
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_TRIGGER_BITS              1
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_TRIGGER_SHIFT             25

/* DDR34_RL3_PHY_CONTROL_REGS :: RO_PROC_MON_CTL :: RESET [24:24] */
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_RESET_MASK                0x01000000
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_RESET_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_RESET_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_RESET_SHIFT               24

/* DDR34_RL3_PHY_CONTROL_REGS :: RO_PROC_MON_CTL :: SEL [23:12] */
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_SEL_MASK                  0x00fff000
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_SEL_ALIGN                 0
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_SEL_BITS                  12
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_SEL_SHIFT                 12

/* DDR34_RL3_PHY_CONTROL_REGS :: RO_PROC_MON_CTL :: EN [11:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_EN_MASK                   0x00000fff
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_EN_ALIGN                  0
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_EN_BITS                   12
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_CTL_EN_SHIFT                  0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: RO_PROC_MON_STATUS
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: RO_PROC_MON_STATUS :: CLK_COUNT [31:08] */
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_STATUS_CLK_COUNT_MASK         0xffffff00
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_STATUS_CLK_COUNT_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_STATUS_CLK_COUNT_BITS         24
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_STATUS_CLK_COUNT_SHIFT        8

/* DDR34_RL3_PHY_CONTROL_REGS :: RO_PROC_MON_STATUS :: RO_COUNT [07:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_STATUS_RO_COUNT_MASK          0x000000ff
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_STATUS_RO_COUNT_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_STATUS_RO_COUNT_BITS          8
#define DDR34_RL3_PHY_CONTROL_REGS_RO_PROC_MON_STATUS_RO_COUNT_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: CK_DRIVE_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: CK_DRIVE_PAD_CTL :: reserved0 [31:30] */
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_RESERVED0_MASK           0xc0000000
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_RESERVED0_BITS           2
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_RESERVED0_SHIFT          30

/* DDR34_RL3_PHY_CONTROL_REGS :: CK_DRIVE_PAD_CTL :: PD_IDLE_STRENGTH [29:25] */
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_PD_IDLE_STRENGTH_MASK    0x3e000000
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_PD_IDLE_STRENGTH_ALIGN   0
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_PD_IDLE_STRENGTH_BITS    5
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_PD_IDLE_STRENGTH_SHIFT   25

/* DDR34_RL3_PHY_CONTROL_REGS :: CK_DRIVE_PAD_CTL :: ND_IDLE_STRENGTH [24:20] */
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_ND_IDLE_STRENGTH_MASK    0x01f00000
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_ND_IDLE_STRENGTH_ALIGN   0
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_ND_IDLE_STRENGTH_BITS    5
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_ND_IDLE_STRENGTH_SHIFT   20

/* DDR34_RL3_PHY_CONTROL_REGS :: CK_DRIVE_PAD_CTL :: PD_TERM_STRENGTH [19:15] */
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_PD_TERM_STRENGTH_MASK    0x000f8000
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_PD_TERM_STRENGTH_ALIGN   0
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_PD_TERM_STRENGTH_BITS    5
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_PD_TERM_STRENGTH_SHIFT   15

/* DDR34_RL3_PHY_CONTROL_REGS :: CK_DRIVE_PAD_CTL :: ND_TERM_STRENGTH [14:10] */
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_ND_TERM_STRENGTH_MASK    0x00007c00
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_ND_TERM_STRENGTH_ALIGN   0
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_ND_TERM_STRENGTH_BITS    5
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_ND_TERM_STRENGTH_SHIFT   10

/* DDR34_RL3_PHY_CONTROL_REGS :: CK_DRIVE_PAD_CTL :: PD_STRENGTH [09:05] */
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_PD_STRENGTH_MASK         0x000003e0
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_PD_STRENGTH_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_PD_STRENGTH_BITS         5
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_PD_STRENGTH_SHIFT        5

/* DDR34_RL3_PHY_CONTROL_REGS :: CK_DRIVE_PAD_CTL :: ND_STRENGTH [04:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_ND_STRENGTH_MASK         0x0000001f
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_ND_STRENGTH_ALIGN        0
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_ND_STRENGTH_BITS         5
#define DDR34_RL3_PHY_CONTROL_REGS_CK_DRIVE_PAD_CTL_ND_STRENGTH_SHIFT        0


/****************************************************************************
 * DDR34_RL3_PHY_CONTROL_REGS :: LDO_COMP_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_CONTROL_REGS :: LDO_COMP_CONTROL :: reserved0 [31:05] */
#define DDR34_RL3_PHY_CONTROL_REGS_LDO_COMP_CONTROL_RESERVED0_MASK           0xffffffe0
#define DDR34_RL3_PHY_CONTROL_REGS_LDO_COMP_CONTROL_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_CONTROL_REGS_LDO_COMP_CONTROL_RESERVED0_BITS           27
#define DDR34_RL3_PHY_CONTROL_REGS_LDO_COMP_CONTROL_RESERVED0_SHIFT          5

/* DDR34_RL3_PHY_CONTROL_REGS :: LDO_COMP_CONTROL :: AUX_GT_INT [04:04] */
#define DDR34_RL3_PHY_CONTROL_REGS_LDO_COMP_CONTROL_AUX_GT_INT_MASK          0x00000010
#define DDR34_RL3_PHY_CONTROL_REGS_LDO_COMP_CONTROL_AUX_GT_INT_ALIGN         0
#define DDR34_RL3_PHY_CONTROL_REGS_LDO_COMP_CONTROL_AUX_GT_INT_BITS          1
#define DDR34_RL3_PHY_CONTROL_REGS_LDO_COMP_CONTROL_AUX_GT_INT_SHIFT         4

/* DDR34_RL3_PHY_CONTROL_REGS :: LDO_COMP_CONTROL :: TESTOUT_MUX_CTL [03:01] */
#define DDR34_RL3_PHY_CONTROL_REGS_LDO_COMP_CONTROL_TESTOUT_MUX_CTL_MASK     0x0000000e
#define DDR34_RL3_PHY_CONTROL_REGS_LDO_COMP_CONTROL_TESTOUT_MUX_CTL_ALIGN    0
#define DDR34_RL3_PHY_CONTROL_REGS_LDO_COMP_CONTROL_TESTOUT_MUX_CTL_BITS     3
#define DDR34_RL3_PHY_CONTROL_REGS_LDO_COMP_CONTROL_TESTOUT_MUX_CTL_SHIFT    1

/* DDR34_RL3_PHY_CONTROL_REGS :: LDO_COMP_CONTROL :: TEST [00:00] */
#define DDR34_RL3_PHY_CONTROL_REGS_LDO_COMP_CONTROL_TEST_MASK                0x00000001
#define DDR34_RL3_PHY_CONTROL_REGS_LDO_COMP_CONTROL_TEST_ALIGN               0
#define DDR34_RL3_PHY_CONTROL_REGS_LDO_COMP_CONTROL_TEST_BITS                1
#define DDR34_RL3_PHY_CONTROL_REGS_LDO_COMP_CONTROL_TEST_SHIFT               0


/****************************************************************************
 * DDR34_RL3_PHY_DDR34_RL3_PHY_BYTE_LANE_0
 ***************************************************************************/
/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DK
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DK :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_BUSY_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_BUSY_BITS                1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_BUSY_SHIFT               31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DK :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_RESERVED0_BITS           14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DK :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_FORCE_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_FORCE_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_FORCE_SHIFT              16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DK :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_RESERVED1_BITS           3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DK :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DK :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_RESERVED2_BITS           3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DK :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DK_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ0
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ0 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ0 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ0 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ0 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ0 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ0 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ0 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ0_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ1
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ1 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ1 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ1 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ1 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ1 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ1 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ1 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ1_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ2
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ2 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ2 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ2 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ2 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ2 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ2 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ2 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ2_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ3
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ3 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ3 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ3 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ3 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ3 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ3 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ3 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ3_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ4
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ4 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ4 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ4 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ4 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ4 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ4 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ4 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ4_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ5
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ5 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ5 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ5 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ5 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ5 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ5 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ5 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ5_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ6
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ6 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ6 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ6 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ6 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ6 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ6 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ6 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ6_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ7
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ7 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ7 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ7 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ7 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ7 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ7 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ7 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ7_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ8
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ8 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ8 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ8 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ8 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ8 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ8 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_WR_DQ8 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQ8_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_QKP
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_QKP :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_QKP :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_QKP :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_QKP :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_QKP :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_QKP :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_RESERVED2_MASK          0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_RESERVED2_BITS          4
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_RESERVED2_SHIFT         8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_QKP :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_VDL_STEP_MASK           0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_VDL_STEP_BITS           8
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKP_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_QKN
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_QKN :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_QKN :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_QKN :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_QKN :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_QKN :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_QKN :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_RESERVED2_MASK          0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_RESERVED2_BITS          4
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_RESERVED2_SHIFT         8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_QKN :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_VDL_STEP_MASK           0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_VDL_STEP_BITS           8
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_QKN_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ0P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ0P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ0P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ0P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ0P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ0P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ0P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ0P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ0N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ0N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ0N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ0N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ0N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ0N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ0N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ0N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ0N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ1P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ1P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ1P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ1P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ1P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ1P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ1P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ1P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ1N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ1N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ1N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ1N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ1N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ1N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ1N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ1N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ1N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ2P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ2P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ2P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ2P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ2P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ2P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ2P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ2P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ2N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ2N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ2N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ2N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ2N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ2N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ2N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ2N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ2N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ3P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ3P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ3P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ3P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ3P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ3P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ3P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ3P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ3N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ3N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ3N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ3N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ3N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ3N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ3N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ3N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ3N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ4P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ4P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ4P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ4P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ4P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ4P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ4P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ4P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ4N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ4N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ4N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ4N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ4N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ4N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ4N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ4N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ4N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ5P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ5P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ5P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ5P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ5P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ5P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ5P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ5P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ5N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ5N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ5N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ5N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ5N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ5N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ5N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ5N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ5N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ6P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ6P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ6P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ6P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ6P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ6P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ6P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ6P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ6N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ6N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ6N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ6N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ6N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ6N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ6N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ6N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ6N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ7P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ7P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ7P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ7P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ7P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ7P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ7P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ7P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ7N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ7N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ7N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ7N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ7N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ7N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ7N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ7N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ7N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ8P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ8P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ8P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ8P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ8P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ8P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ8P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ8P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ8N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ8N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ8N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ8N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ8N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ8N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ8N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_DQ8N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_DQ8N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_EN_CS0
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_EN_CS0 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_BUSY_MASK            0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_BUSY_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_BUSY_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_BUSY_SHIFT           31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_EN_CS0 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_RESERVED0_MASK       0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_RESERVED0_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_RESERVED0_BITS       14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_RESERVED0_SHIFT      17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_EN_CS0 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_FORCE_MASK           0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_FORCE_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_FORCE_BITS           1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_FORCE_SHIFT          16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_EN_CS0 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_RESERVED1_MASK       0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_RESERVED1_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_RESERVED1_BITS       3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_RESERVED1_SHIFT      13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_EN_CS0 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_ADJ_EN_MASK          0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_ADJ_EN_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_ADJ_EN_BITS          1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_ADJ_EN_SHIFT         12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_EN_CS0 :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_RESERVED2_MASK       0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_RESERVED2_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_RESERVED2_BITS       4
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_RESERVED2_SHIFT      8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CONTROL_RD_EN_CS0 :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_VDL_STEP_MASK        0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_VDL_STEP_ALIGN       0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_VDL_STEP_BITS        8
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CONTROL_RD_EN_CS0_VDL_STEP_SHIFT       0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CLK_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CLK_CONTROL :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_BUSY_MASK                  0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_BUSY_ALIGN                 0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_BUSY_BITS                  1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_BUSY_SHIFT                 31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CLK_CONTROL :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_RESERVED0_MASK             0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_RESERVED0_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_RESERVED0_BITS             14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_RESERVED0_SHIFT            17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CLK_CONTROL :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_FORCE_MASK                 0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_FORCE_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_FORCE_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_FORCE_SHIFT                16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CLK_CONTROL :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_RESERVED1_MASK             0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_RESERVED1_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_RESERVED1_BITS             3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_RESERVED1_SHIFT            13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CLK_CONTROL :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_ADJ_EN_MASK                0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_ADJ_EN_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_ADJ_EN_BITS                1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_ADJ_EN_SHIFT               12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CLK_CONTROL :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_RESERVED2_MASK             0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_RESERVED2_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_RESERVED2_BITS             3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_RESERVED2_SHIFT            9

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_CLK_CONTROL :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_VDL_STEP_MASK              0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_VDL_STEP_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_VDL_STEP_BITS              9
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_CLK_CONTROL_VDL_STEP_SHIFT             0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_LDE_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_LDE_CONTROL :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_BUSY_MASK                  0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_BUSY_ALIGN                 0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_BUSY_BITS                  1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_BUSY_SHIFT                 31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_LDE_CONTROL :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_RESERVED0_MASK             0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_RESERVED0_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_RESERVED0_BITS             14
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_RESERVED0_SHIFT            17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_LDE_CONTROL :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_FORCE_MASK                 0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_FORCE_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_FORCE_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_FORCE_SHIFT                16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_LDE_CONTROL :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_RESERVED1_MASK             0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_RESERVED1_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_RESERVED1_BITS             3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_RESERVED1_SHIFT            13

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_LDE_CONTROL :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_ADJ_EN_MASK                0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_ADJ_EN_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_ADJ_EN_BITS                1
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_ADJ_EN_SHIFT               12

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_LDE_CONTROL :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_RESERVED2_MASK             0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_RESERVED2_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_RESERVED2_BITS             3
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_RESERVED2_SHIFT            9

/* DDR34_RL3_PHY_BYTE_LANE_0 :: VDL_LDE_CONTROL :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_VDL_STEP_MASK              0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_VDL_STEP_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_VDL_STEP_BITS              9
#define DDR34_RL3_PHY_BYTE_LANE_0_VDL_LDE_CONTROL_VDL_STEP_SHIFT             0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: RD_EN_DLY_CYC
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: RD_EN_DLY_CYC :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_BUSY_MASK                    0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_BUSY_ALIGN                   0
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_BUSY_BITS                    1
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_BUSY_SHIFT                   31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: RD_EN_DLY_CYC :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_RESERVED0_MASK               0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_RESERVED0_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_RESERVED0_BITS               14
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_RESERVED0_SHIFT              17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: RD_EN_DLY_CYC :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_FORCE_MASK                   0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_FORCE_ALIGN                  0
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_FORCE_BITS                   1
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_FORCE_SHIFT                  16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: RD_EN_DLY_CYC :: reserved1 [15:04] */
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_RESERVED1_MASK               0x0000fff0
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_RESERVED1_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_RESERVED1_BITS               12
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_RESERVED1_SHIFT              4

/* DDR34_RL3_PHY_BYTE_LANE_0 :: RD_EN_DLY_CYC :: CS0_CYCLES [03:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_CS0_CYCLES_MASK              0x0000000f
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_CS0_CYCLES_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_CS0_CYCLES_BITS              4
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DLY_CYC_CS0_CYCLES_SHIFT             0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: WR_CHAN_DLY_CYC
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: WR_CHAN_DLY_CYC :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYC_BUSY_MASK                  0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYC_BUSY_ALIGN                 0
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYC_BUSY_BITS                  1
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYC_BUSY_SHIFT                 31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: WR_CHAN_DLY_CYC :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYC_RESERVED0_MASK             0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYC_RESERVED0_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYC_RESERVED0_BITS             14
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYC_RESERVED0_SHIFT            17

/* DDR34_RL3_PHY_BYTE_LANE_0 :: WR_CHAN_DLY_CYC :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYC_FORCE_MASK                 0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYC_FORCE_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYC_FORCE_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYC_FORCE_SHIFT                16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: WR_CHAN_DLY_CYC :: reserved1 [15:03] */
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYC_RESERVED1_MASK             0x0000fff8
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYC_RESERVED1_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYC_RESERVED1_BITS             13
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYC_RESERVED1_SHIFT            3

/* DDR34_RL3_PHY_BYTE_LANE_0 :: WR_CHAN_DLY_CYC :: CYCLES [02:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYC_CYCLES_MASK                0x00000007
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYC_CYCLES_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYC_CYCLES_BITS                3
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_CHAN_DLY_CYC_CYCLES_SHIFT               0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: READ_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: READ_CONTROL :: reserved0 [31:05] */
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_CONTROL_RESERVED0_MASK                0xffffffe0
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_CONTROL_RESERVED0_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_CONTROL_RESERVED0_BITS                27
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_CONTROL_RESERVED0_SHIFT               5

/* DDR34_RL3_PHY_BYTE_LANE_0 :: READ_CONTROL :: MODE [04:04] */
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_CONTROL_MODE_MASK                     0x00000010
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_CONTROL_MODE_ALIGN                    0
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_CONTROL_MODE_BITS                     1
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_CONTROL_MODE_SHIFT                    4

/* DDR34_RL3_PHY_BYTE_LANE_0 :: READ_CONTROL :: RD_EN_MODE [03:03] */
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_CONTROL_RD_EN_MODE_MASK               0x00000008
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_CONTROL_RD_EN_MODE_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_CONTROL_RD_EN_MODE_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_CONTROL_RD_EN_MODE_SHIFT              3

/* DDR34_RL3_PHY_BYTE_LANE_0 :: READ_CONTROL :: RD_DATA_DLY [02:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_CONTROL_RD_DATA_DLY_MASK              0x00000007
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_CONTROL_RD_DATA_DLY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_CONTROL_RD_DATA_DLY_BITS              3
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_CONTROL_RD_DATA_DLY_SHIFT             0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: READ_FIFO_ADDR
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: READ_FIFO_ADDR :: reserved0 [31:05] */
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_ADDR_RESERVED0_MASK              0xffffffe0
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_ADDR_RESERVED0_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_ADDR_RESERVED0_BITS              27
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_ADDR_RESERVED0_SHIFT             5

/* DDR34_RL3_PHY_BYTE_LANE_0 :: READ_FIFO_ADDR :: ADDR [04:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_ADDR_ADDR_MASK                   0x0000001f
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_ADDR_ADDR_ALIGN                  0
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_ADDR_ADDR_BITS                   5
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_ADDR_ADDR_SHIFT                  0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: READ_FIFO_DATA
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: READ_FIFO_DATA :: reserved0 [31:09] */
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_DATA_RESERVED0_MASK              0xfffffe00
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_DATA_RESERVED0_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_DATA_RESERVED0_BITS              23
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_DATA_RESERVED0_SHIFT             9

/* DDR34_RL3_PHY_BYTE_LANE_0 :: READ_FIFO_DATA :: DATA [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_DATA_DATA_MASK                   0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_DATA_DATA_ALIGN                  0
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_DATA_DATA_BITS                   9
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_DATA_DATA_SHIFT                  0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: READ_FIFO_STATUS
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: READ_FIFO_STATUS :: reserved0 [31:02] */
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_STATUS_RESERVED0_MASK            0xfffffffc
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_STATUS_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_STATUS_RESERVED0_BITS            30
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_STATUS_RESERVED0_SHIFT           2

/* DDR34_RL3_PHY_BYTE_LANE_0 :: READ_FIFO_STATUS :: OVERFLOW [01:01] */
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_STATUS_OVERFLOW_MASK             0x00000002
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_STATUS_OVERFLOW_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_STATUS_OVERFLOW_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_STATUS_OVERFLOW_SHIFT            1

/* DDR34_RL3_PHY_BYTE_LANE_0 :: READ_FIFO_STATUS :: UNDERFLOW [00:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_STATUS_UNDERFLOW_MASK            0x00000001
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_STATUS_UNDERFLOW_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_STATUS_UNDERFLOW_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_STATUS_UNDERFLOW_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: READ_FIFO_CLEAR
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: READ_FIFO_CLEAR :: reserved0 [31:01] */
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_CLEAR_RESERVED0_MASK             0xfffffffe
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_CLEAR_RESERVED0_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_CLEAR_RESERVED0_BITS             31
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_CLEAR_RESERVED0_SHIFT            1

/* DDR34_RL3_PHY_BYTE_LANE_0 :: READ_FIFO_CLEAR :: CLEAR [00:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_CLEAR_CLEAR_MASK                 0x00000001
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_CLEAR_CLEAR_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_CLEAR_CLEAR_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_0_READ_FIFO_CLEAR_CLEAR_SHIFT                0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: IDLE_PAD_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: IDLE_PAD_CONTROL :: IDLE [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IDLE_MASK                 0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IDLE_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IDLE_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IDLE_SHIFT                31

/* DDR34_RL3_PHY_BYTE_LANE_0 :: IDLE_PAD_CONTROL :: reserved0 [30:20] */
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_RESERVED0_MASK            0x7ff00000
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_RESERVED0_BITS            11
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_RESERVED0_SHIFT           20

/* DDR34_RL3_PHY_BYTE_LANE_0 :: IDLE_PAD_CONTROL :: AUTO_DQ_RXENB_MODE [19:18] */
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_MASK   0x000c0000
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_ALIGN  0
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_BITS   2
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_SHIFT  18

/* DDR34_RL3_PHY_BYTE_LANE_0 :: IDLE_PAD_CONTROL :: AUTO_DQ_IDDQ_MODE [17:16] */
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_MASK    0x00030000
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_ALIGN   0
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_BITS    2
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_SHIFT   16

/* DDR34_RL3_PHY_BYTE_LANE_0 :: IDLE_PAD_CONTROL :: IO_IDLE_ENABLE [15:04] */
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_MASK       0x0000fff0
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_BITS       12
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_SHIFT      4

/* DDR34_RL3_PHY_BYTE_LANE_0 :: IDLE_PAD_CONTROL :: RXENB [03:03] */
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_RXENB_MASK                0x00000008
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_RXENB_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_RXENB_BITS                1
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_RXENB_SHIFT               3

/* DDR34_RL3_PHY_BYTE_LANE_0 :: IDLE_PAD_CONTROL :: IDDQ [02:02] */
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IDDQ_MASK                 0x00000004
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IDDQ_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IDDQ_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_IDDQ_SHIFT                2

/* DDR34_RL3_PHY_BYTE_LANE_0 :: IDLE_PAD_CONTROL :: DOUT_N [01:01] */
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_DOUT_N_MASK               0x00000002
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_DOUT_N_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_DOUT_N_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_DOUT_N_SHIFT              1

/* DDR34_RL3_PHY_BYTE_LANE_0 :: IDLE_PAD_CONTROL :: DOUT_P [00:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_DOUT_P_MASK               0x00000001
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_DOUT_P_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_DOUT_P_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_0_IDLE_PAD_CONTROL_DOUT_P_SHIFT              0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: DRIVE_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: DRIVE_PAD_CTL :: reserved0 [31:30] */
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_RESERVED0_MASK               0xc0000000
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_RESERVED0_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_RESERVED0_BITS               2
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_RESERVED0_SHIFT              30

/* DDR34_RL3_PHY_BYTE_LANE_0 :: DRIVE_PAD_CTL :: BL_PD_IDLE_STRENGTH [29:25] */
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK     0x3e000000
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN    0
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS     5
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT    25

/* DDR34_RL3_PHY_BYTE_LANE_0 :: DRIVE_PAD_CTL :: BL_ND_IDLE_STRENGTH [24:20] */
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK     0x01f00000
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN    0
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS     5
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT    20

/* DDR34_RL3_PHY_BYTE_LANE_0 :: DRIVE_PAD_CTL :: BL_PD_TERM_STRENGTH [19:15] */
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK     0x000f8000
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN    0
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS     5
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT    15

/* DDR34_RL3_PHY_BYTE_LANE_0 :: DRIVE_PAD_CTL :: BL_ND_TERM_STRENGTH [14:10] */
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK     0x00007c00
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN    0
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS     5
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT    10

/* DDR34_RL3_PHY_BYTE_LANE_0 :: DRIVE_PAD_CTL :: BL_PD_STRENGTH [09:05] */
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK          0x000003e0
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS          5
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT         5

/* DDR34_RL3_PHY_BYTE_LANE_0 :: DRIVE_PAD_CTL :: BL_ND_STRENGTH [04:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK          0x0000001f
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS          5
#define DDR34_RL3_PHY_BYTE_LANE_0_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: RD_EN_DRIVE_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: RD_EN_DRIVE_PAD_CTL :: reserved0 [31:10] */
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DRIVE_PAD_CTL_RESERVED0_MASK         0xfffffc00
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DRIVE_PAD_CTL_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DRIVE_PAD_CTL_RESERVED0_BITS         22
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DRIVE_PAD_CTL_RESERVED0_SHIFT        10

/* DDR34_RL3_PHY_BYTE_LANE_0 :: RD_EN_DRIVE_PAD_CTL :: BL_RD_EN_PD_STRENGTH [09:05] */
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_PD_STRENGTH_MASK 0x000003e0
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_PD_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_PD_STRENGTH_BITS 5
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_PD_STRENGTH_SHIFT 5

/* DDR34_RL3_PHY_BYTE_LANE_0 :: RD_EN_DRIVE_PAD_CTL :: BL_RD_EN_ND_STRENGTH [04:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_ND_STRENGTH_MASK 0x0000001f
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_ND_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_ND_STRENGTH_BITS 5
#define DDR34_RL3_PHY_BYTE_LANE_0_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_ND_STRENGTH_SHIFT 0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: STATIC_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: STATIC_PAD_CTL :: reserved0 [31:10] */
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RESERVED0_MASK              0xfffffc00
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RESERVED0_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RESERVED0_BITS              22
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RESERVED0_SHIFT             10

/* DDR34_RL3_PHY_BYTE_LANE_0 :: STATIC_PAD_CTL :: DK_TX_DIS [09:09] */
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DK_TX_DIS_MASK              0x00000200
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DK_TX_DIS_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DK_TX_DIS_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_DK_TX_DIS_SHIFT             9

/* DDR34_RL3_PHY_BYTE_LANE_0 :: STATIC_PAD_CTL :: reserved1 [08:08] */
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RESERVED1_MASK              0x00000100
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RESERVED1_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RESERVED1_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RESERVED1_SHIFT             8

/* DDR34_RL3_PHY_BYTE_LANE_0 :: STATIC_PAD_CTL :: TX_MODE [07:04] */
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_TX_MODE_MASK                0x000000f0
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_TX_MODE_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_TX_MODE_BITS                4
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_TX_MODE_SHIFT               4

/* DDR34_RL3_PHY_BYTE_LANE_0 :: STATIC_PAD_CTL :: reserved2 [03:03] */
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RESERVED2_MASK              0x00000008
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RESERVED2_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RESERVED2_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RESERVED2_SHIFT             3

/* DDR34_RL3_PHY_BYTE_LANE_0 :: STATIC_PAD_CTL :: RX_MODE [02:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RX_MODE_MASK                0x00000007
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RX_MODE_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RX_MODE_BITS                3
#define DDR34_RL3_PHY_BYTE_LANE_0_STATIC_PAD_CTL_RX_MODE_SHIFT               0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: WR_PREAMBLE_MODE
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: WR_PREAMBLE_MODE :: reserved0 [31:04] */
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_RESERVED0_MASK            0xfffffff0
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_RESERVED0_BITS            28
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_RESERVED0_SHIFT           4

/* DDR34_RL3_PHY_BYTE_LANE_0 :: WR_PREAMBLE_MODE :: DQ_POSTAM_BITS [03:02] */
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_MASK       0x0000000c
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_BITS       2
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_SHIFT      2

/* DDR34_RL3_PHY_BYTE_LANE_0 :: WR_PREAMBLE_MODE :: DQ_PREAM_BITS [01:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQ_PREAM_BITS_MASK        0x00000003
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQ_PREAM_BITS_ALIGN       0
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQ_PREAM_BITS_BITS        2
#define DDR34_RL3_PHY_BYTE_LANE_0_WR_PREAMBLE_MODE_DQ_PREAM_BITS_SHIFT       0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: LDO_CONFIG
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: LDO_CONFIG :: reserved0 [31:06] */
#define DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIG_RESERVED0_MASK                  0xffffffc0
#define DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIG_RESERVED0_ALIGN                 0
#define DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIG_RESERVED0_BITS                  26
#define DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIG_RESERVED0_SHIFT                 6

/* DDR34_RL3_PHY_BYTE_LANE_0 :: LDO_CONFIG :: CK_LDO_PWRDOWN [05:05] */
#define DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIG_CK_LDO_PWRDOWN_MASK             0x00000020
#define DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIG_CK_LDO_PWRDOWN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIG_CK_LDO_PWRDOWN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIG_CK_LDO_PWRDOWN_SHIFT            5

/* DDR34_RL3_PHY_BYTE_LANE_0 :: LDO_CONFIG :: CK_LDO_REF_SEL [04:04] */
#define DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIG_CK_LDO_REF_SEL_MASK             0x00000010
#define DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIG_CK_LDO_REF_SEL_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIG_CK_LDO_REF_SEL_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIG_CK_LDO_REF_SEL_SHIFT            4

/* DDR34_RL3_PHY_BYTE_LANE_0 :: LDO_CONFIG :: CK_LDO_REF_CTRL [03:02] */
#define DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIG_CK_LDO_REF_CTRL_MASK            0x0000000c
#define DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIG_CK_LDO_REF_CTRL_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIG_CK_LDO_REF_CTRL_BITS            2
#define DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIG_CK_LDO_REF_CTRL_SHIFT           2

/* DDR34_RL3_PHY_BYTE_LANE_0 :: LDO_CONFIG :: CK_LDO_BIAS [01:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIG_CK_LDO_BIAS_MASK                0x00000003
#define DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIG_CK_LDO_BIAS_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIG_CK_LDO_BIAS_BITS                2
#define DDR34_RL3_PHY_BYTE_LANE_0_LDO_CONFIG_CK_LDO_BIAS_SHIFT               0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: ODT_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: ODT_CONTROL :: reserved0 [31:10] */
#define DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROL_RESERVED0_MASK                 0xfffffc00
#define DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROL_RESERVED0_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROL_RESERVED0_BITS                 22
#define DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROL_RESERVED0_SHIFT                10

/* DDR34_RL3_PHY_BYTE_LANE_0 :: ODT_CONTROL :: ODT_ENABLE [09:09] */
#define DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_ENABLE_MASK                0x00000200
#define DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_ENABLE_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_ENABLE_BITS                1
#define DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_ENABLE_SHIFT               9

/* DDR34_RL3_PHY_BYTE_LANE_0 :: ODT_CONTROL :: ODT_DELAY [08:06] */
#define DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_DELAY_MASK                 0x000001c0
#define DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_DELAY_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_DELAY_BITS                 3
#define DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_DELAY_SHIFT                6

/* DDR34_RL3_PHY_BYTE_LANE_0 :: ODT_CONTROL :: ODT_POST_LENGTH [05:03] */
#define DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_POST_LENGTH_MASK           0x00000038
#define DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_POST_LENGTH_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_POST_LENGTH_BITS           3
#define DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_POST_LENGTH_SHIFT          3

/* DDR34_RL3_PHY_BYTE_LANE_0 :: ODT_CONTROL :: ODT_PRE_LENGTH [02:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_PRE_LENGTH_MASK            0x00000007
#define DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_PRE_LENGTH_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_PRE_LENGTH_BITS            3
#define DDR34_RL3_PHY_BYTE_LANE_0_ODT_CONTROL_ODT_PRE_LENGTH_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: BL_SPARE_REG
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: BL_SPARE_REG :: reserved_for_eco0 [31:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_BL_SPARE_REG_RESERVED_FOR_ECO0_MASK        0xffffffff
#define DDR34_RL3_PHY_BYTE_LANE_0_BL_SPARE_REG_RESERVED_FOR_ECO0_ALIGN       0
#define DDR34_RL3_PHY_BYTE_LANE_0_BL_SPARE_REG_RESERVED_FOR_ECO0_BITS        32
#define DDR34_RL3_PHY_BYTE_LANE_0_BL_SPARE_REG_RESERVED_FOR_ECO0_SHIFT       0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: QK_DRIVE_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: QK_DRIVE_PAD_CTL :: reserved0 [31:30] */
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_RESERVED0_MASK            0xc0000000
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_RESERVED0_BITS            2
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_RESERVED0_SHIFT           30

/* DDR34_RL3_PHY_BYTE_LANE_0 :: QK_DRIVE_PAD_CTL :: BL_PD_IDLE_STRENGTH [29:25] */
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK  0x3e000000
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25

/* DDR34_RL3_PHY_BYTE_LANE_0 :: QK_DRIVE_PAD_CTL :: BL_ND_IDLE_STRENGTH [24:20] */
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK  0x01f00000
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20

/* DDR34_RL3_PHY_BYTE_LANE_0 :: QK_DRIVE_PAD_CTL :: BL_PD_TERM_STRENGTH [19:15] */
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK  0x000f8000
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15

/* DDR34_RL3_PHY_BYTE_LANE_0 :: QK_DRIVE_PAD_CTL :: BL_ND_TERM_STRENGTH [14:10] */
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK  0x00007c00
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10

/* DDR34_RL3_PHY_BYTE_LANE_0 :: QK_DRIVE_PAD_CTL :: BL_PD_STRENGTH [09:05] */
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK       0x000003e0
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS       5
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT      5

/* DDR34_RL3_PHY_BYTE_LANE_0 :: QK_DRIVE_PAD_CTL :: BL_ND_STRENGTH [04:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK       0x0000001f
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS       5
#define DDR34_RL3_PHY_BYTE_LANE_0_QK_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT      0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_0 :: DK_DRIVE_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_0 :: DK_DRIVE_PAD_CTL :: reserved0 [31:30] */
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_RESERVED0_MASK            0xc0000000
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_RESERVED0_BITS            2
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_RESERVED0_SHIFT           30

/* DDR34_RL3_PHY_BYTE_LANE_0 :: DK_DRIVE_PAD_CTL :: BL_PD_IDLE_STRENGTH [29:25] */
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK  0x3e000000
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25

/* DDR34_RL3_PHY_BYTE_LANE_0 :: DK_DRIVE_PAD_CTL :: BL_ND_IDLE_STRENGTH [24:20] */
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK  0x01f00000
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20

/* DDR34_RL3_PHY_BYTE_LANE_0 :: DK_DRIVE_PAD_CTL :: BL_PD_TERM_STRENGTH [19:15] */
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK  0x000f8000
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15

/* DDR34_RL3_PHY_BYTE_LANE_0 :: DK_DRIVE_PAD_CTL :: BL_ND_TERM_STRENGTH [14:10] */
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK  0x00007c00
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10

/* DDR34_RL3_PHY_BYTE_LANE_0 :: DK_DRIVE_PAD_CTL :: BL_PD_STRENGTH [09:05] */
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK       0x000003e0
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS       5
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT      5

/* DDR34_RL3_PHY_BYTE_LANE_0 :: DK_DRIVE_PAD_CTL :: BL_ND_STRENGTH [04:00] */
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK       0x0000001f
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS       5
#define DDR34_RL3_PHY_BYTE_LANE_0_DK_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT      0


/****************************************************************************
 * DDR34_RL3_PHY_DDR34_RL3_PHY_BYTE_LANE_1
 ***************************************************************************/
/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DK
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DK :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_BUSY_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_BUSY_BITS                1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_BUSY_SHIFT               31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DK :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_RESERVED0_BITS           14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DK :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_FORCE_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_FORCE_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_FORCE_SHIFT              16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DK :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_RESERVED1_BITS           3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DK :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DK :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_RESERVED2_BITS           3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DK :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DK_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ0
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ0 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ0 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ0 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ0 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ0 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ0 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ0 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ0_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ1
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ1 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ1 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ1 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ1 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ1 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ1 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ1 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ1_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ2
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ2 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ2 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ2 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ2 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ2 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ2 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ2 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ2_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ3
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ3 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ3 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ3 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ3 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ3 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ3 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ3 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ3_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ4
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ4 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ4 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ4 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ4 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ4 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ4 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ4 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ4_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ5
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ5 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ5 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ5 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ5 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ5 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ5 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ5 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ5_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ6
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ6 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ6 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ6 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ6 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ6 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ6 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ6 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ6_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ7
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ7 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ7 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ7 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ7 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ7 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ7 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ7 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ7_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ8
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ8 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ8 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ8 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ8 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ8 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ8 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_WR_DQ8 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQ8_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_QKP
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_QKP :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_QKP :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_QKP :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_QKP :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_QKP :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_QKP :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_RESERVED2_MASK          0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_RESERVED2_BITS          4
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_RESERVED2_SHIFT         8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_QKP :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_VDL_STEP_MASK           0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_VDL_STEP_BITS           8
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKP_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_QKN
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_QKN :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_QKN :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_QKN :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_QKN :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_QKN :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_QKN :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_RESERVED2_MASK          0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_RESERVED2_BITS          4
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_RESERVED2_SHIFT         8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_QKN :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_VDL_STEP_MASK           0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_VDL_STEP_BITS           8
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_QKN_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ0P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ0P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ0P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ0P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ0P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ0P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ0P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ0P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ0N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ0N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ0N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ0N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ0N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ0N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ0N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ0N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ0N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ1P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ1P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ1P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ1P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ1P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ1P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ1P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ1P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ1N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ1N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ1N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ1N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ1N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ1N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ1N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ1N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ1N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ2P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ2P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ2P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ2P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ2P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ2P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ2P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ2P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ2N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ2N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ2N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ2N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ2N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ2N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ2N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ2N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ2N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ3P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ3P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ3P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ3P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ3P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ3P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ3P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ3P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ3N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ3N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ3N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ3N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ3N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ3N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ3N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ3N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ3N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ4P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ4P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ4P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ4P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ4P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ4P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ4P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ4P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ4N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ4N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ4N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ4N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ4N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ4N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ4N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ4N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ4N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ5P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ5P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ5P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ5P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ5P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ5P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ5P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ5P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ5N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ5N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ5N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ5N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ5N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ5N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ5N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ5N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ5N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ6P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ6P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ6P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ6P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ6P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ6P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ6P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ6P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ6N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ6N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ6N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ6N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ6N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ6N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ6N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ6N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ6N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ7P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ7P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ7P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ7P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ7P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ7P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ7P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ7P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ7N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ7N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ7N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ7N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ7N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ7N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ7N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ7N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ7N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ8P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ8P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ8P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ8P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ8P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ8P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ8P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ8P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ8N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ8N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ8N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ8N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ8N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ8N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ8N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_DQ8N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_DQ8N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_EN_CS0
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_EN_CS0 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_BUSY_MASK            0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_BUSY_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_BUSY_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_BUSY_SHIFT           31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_EN_CS0 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_RESERVED0_MASK       0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_RESERVED0_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_RESERVED0_BITS       14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_RESERVED0_SHIFT      17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_EN_CS0 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_FORCE_MASK           0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_FORCE_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_FORCE_BITS           1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_FORCE_SHIFT          16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_EN_CS0 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_RESERVED1_MASK       0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_RESERVED1_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_RESERVED1_BITS       3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_RESERVED1_SHIFT      13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_EN_CS0 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_ADJ_EN_MASK          0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_ADJ_EN_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_ADJ_EN_BITS          1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_ADJ_EN_SHIFT         12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_EN_CS0 :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_RESERVED2_MASK       0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_RESERVED2_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_RESERVED2_BITS       4
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_RESERVED2_SHIFT      8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CONTROL_RD_EN_CS0 :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_VDL_STEP_MASK        0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_VDL_STEP_ALIGN       0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_VDL_STEP_BITS        8
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CONTROL_RD_EN_CS0_VDL_STEP_SHIFT       0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CLK_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CLK_CONTROL :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_BUSY_MASK                  0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_BUSY_ALIGN                 0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_BUSY_BITS                  1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_BUSY_SHIFT                 31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CLK_CONTROL :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_RESERVED0_MASK             0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_RESERVED0_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_RESERVED0_BITS             14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_RESERVED0_SHIFT            17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CLK_CONTROL :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_FORCE_MASK                 0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_FORCE_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_FORCE_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_FORCE_SHIFT                16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CLK_CONTROL :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_RESERVED1_MASK             0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_RESERVED1_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_RESERVED1_BITS             3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_RESERVED1_SHIFT            13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CLK_CONTROL :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_ADJ_EN_MASK                0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_ADJ_EN_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_ADJ_EN_BITS                1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_ADJ_EN_SHIFT               12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CLK_CONTROL :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_RESERVED2_MASK             0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_RESERVED2_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_RESERVED2_BITS             3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_RESERVED2_SHIFT            9

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_CLK_CONTROL :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_VDL_STEP_MASK              0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_VDL_STEP_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_VDL_STEP_BITS              9
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_CLK_CONTROL_VDL_STEP_SHIFT             0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_LDE_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_LDE_CONTROL :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_BUSY_MASK                  0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_BUSY_ALIGN                 0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_BUSY_BITS                  1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_BUSY_SHIFT                 31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_LDE_CONTROL :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_RESERVED0_MASK             0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_RESERVED0_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_RESERVED0_BITS             14
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_RESERVED0_SHIFT            17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_LDE_CONTROL :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_FORCE_MASK                 0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_FORCE_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_FORCE_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_FORCE_SHIFT                16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_LDE_CONTROL :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_RESERVED1_MASK             0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_RESERVED1_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_RESERVED1_BITS             3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_RESERVED1_SHIFT            13

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_LDE_CONTROL :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_ADJ_EN_MASK                0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_ADJ_EN_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_ADJ_EN_BITS                1
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_ADJ_EN_SHIFT               12

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_LDE_CONTROL :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_RESERVED2_MASK             0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_RESERVED2_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_RESERVED2_BITS             3
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_RESERVED2_SHIFT            9

/* DDR34_RL3_PHY_BYTE_LANE_1 :: VDL_LDE_CONTROL :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_VDL_STEP_MASK              0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_VDL_STEP_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_VDL_STEP_BITS              9
#define DDR34_RL3_PHY_BYTE_LANE_1_VDL_LDE_CONTROL_VDL_STEP_SHIFT             0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: RD_EN_DLY_CYC
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: RD_EN_DLY_CYC :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_BUSY_MASK                    0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_BUSY_ALIGN                   0
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_BUSY_BITS                    1
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_BUSY_SHIFT                   31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: RD_EN_DLY_CYC :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_RESERVED0_MASK               0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_RESERVED0_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_RESERVED0_BITS               14
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_RESERVED0_SHIFT              17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: RD_EN_DLY_CYC :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_FORCE_MASK                   0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_FORCE_ALIGN                  0
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_FORCE_BITS                   1
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_FORCE_SHIFT                  16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: RD_EN_DLY_CYC :: reserved1 [15:04] */
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_RESERVED1_MASK               0x0000fff0
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_RESERVED1_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_RESERVED1_BITS               12
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_RESERVED1_SHIFT              4

/* DDR34_RL3_PHY_BYTE_LANE_1 :: RD_EN_DLY_CYC :: CS0_CYCLES [03:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_CS0_CYCLES_MASK              0x0000000f
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_CS0_CYCLES_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_CS0_CYCLES_BITS              4
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DLY_CYC_CS0_CYCLES_SHIFT             0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: WR_CHAN_DLY_CYC
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: WR_CHAN_DLY_CYC :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYC_BUSY_MASK                  0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYC_BUSY_ALIGN                 0
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYC_BUSY_BITS                  1
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYC_BUSY_SHIFT                 31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: WR_CHAN_DLY_CYC :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYC_RESERVED0_MASK             0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYC_RESERVED0_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYC_RESERVED0_BITS             14
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYC_RESERVED0_SHIFT            17

/* DDR34_RL3_PHY_BYTE_LANE_1 :: WR_CHAN_DLY_CYC :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYC_FORCE_MASK                 0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYC_FORCE_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYC_FORCE_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYC_FORCE_SHIFT                16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: WR_CHAN_DLY_CYC :: reserved1 [15:03] */
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYC_RESERVED1_MASK             0x0000fff8
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYC_RESERVED1_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYC_RESERVED1_BITS             13
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYC_RESERVED1_SHIFT            3

/* DDR34_RL3_PHY_BYTE_LANE_1 :: WR_CHAN_DLY_CYC :: CYCLES [02:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYC_CYCLES_MASK                0x00000007
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYC_CYCLES_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYC_CYCLES_BITS                3
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_CHAN_DLY_CYC_CYCLES_SHIFT               0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: READ_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: READ_CONTROL :: reserved0 [31:05] */
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_CONTROL_RESERVED0_MASK                0xffffffe0
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_CONTROL_RESERVED0_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_CONTROL_RESERVED0_BITS                27
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_CONTROL_RESERVED0_SHIFT               5

/* DDR34_RL3_PHY_BYTE_LANE_1 :: READ_CONTROL :: MODE [04:04] */
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_CONTROL_MODE_MASK                     0x00000010
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_CONTROL_MODE_ALIGN                    0
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_CONTROL_MODE_BITS                     1
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_CONTROL_MODE_SHIFT                    4

/* DDR34_RL3_PHY_BYTE_LANE_1 :: READ_CONTROL :: RD_EN_MODE [03:03] */
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_CONTROL_RD_EN_MODE_MASK               0x00000008
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_CONTROL_RD_EN_MODE_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_CONTROL_RD_EN_MODE_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_CONTROL_RD_EN_MODE_SHIFT              3

/* DDR34_RL3_PHY_BYTE_LANE_1 :: READ_CONTROL :: RD_DATA_DLY [02:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_CONTROL_RD_DATA_DLY_MASK              0x00000007
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_CONTROL_RD_DATA_DLY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_CONTROL_RD_DATA_DLY_BITS              3
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_CONTROL_RD_DATA_DLY_SHIFT             0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: READ_FIFO_ADDR
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: READ_FIFO_ADDR :: reserved0 [31:05] */
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_ADDR_RESERVED0_MASK              0xffffffe0
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_ADDR_RESERVED0_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_ADDR_RESERVED0_BITS              27
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_ADDR_RESERVED0_SHIFT             5

/* DDR34_RL3_PHY_BYTE_LANE_1 :: READ_FIFO_ADDR :: ADDR [04:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_ADDR_ADDR_MASK                   0x0000001f
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_ADDR_ADDR_ALIGN                  0
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_ADDR_ADDR_BITS                   5
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_ADDR_ADDR_SHIFT                  0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: READ_FIFO_DATA
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: READ_FIFO_DATA :: reserved0 [31:09] */
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_DATA_RESERVED0_MASK              0xfffffe00
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_DATA_RESERVED0_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_DATA_RESERVED0_BITS              23
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_DATA_RESERVED0_SHIFT             9

/* DDR34_RL3_PHY_BYTE_LANE_1 :: READ_FIFO_DATA :: DATA [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_DATA_DATA_MASK                   0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_DATA_DATA_ALIGN                  0
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_DATA_DATA_BITS                   9
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_DATA_DATA_SHIFT                  0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: READ_FIFO_STATUS
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: READ_FIFO_STATUS :: reserved0 [31:02] */
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_STATUS_RESERVED0_MASK            0xfffffffc
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_STATUS_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_STATUS_RESERVED0_BITS            30
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_STATUS_RESERVED0_SHIFT           2

/* DDR34_RL3_PHY_BYTE_LANE_1 :: READ_FIFO_STATUS :: OVERFLOW [01:01] */
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_STATUS_OVERFLOW_MASK             0x00000002
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_STATUS_OVERFLOW_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_STATUS_OVERFLOW_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_STATUS_OVERFLOW_SHIFT            1

/* DDR34_RL3_PHY_BYTE_LANE_1 :: READ_FIFO_STATUS :: UNDERFLOW [00:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_STATUS_UNDERFLOW_MASK            0x00000001
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_STATUS_UNDERFLOW_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_STATUS_UNDERFLOW_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_STATUS_UNDERFLOW_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: READ_FIFO_CLEAR
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: READ_FIFO_CLEAR :: reserved0 [31:01] */
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_CLEAR_RESERVED0_MASK             0xfffffffe
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_CLEAR_RESERVED0_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_CLEAR_RESERVED0_BITS             31
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_CLEAR_RESERVED0_SHIFT            1

/* DDR34_RL3_PHY_BYTE_LANE_1 :: READ_FIFO_CLEAR :: CLEAR [00:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_CLEAR_CLEAR_MASK                 0x00000001
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_CLEAR_CLEAR_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_CLEAR_CLEAR_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_1_READ_FIFO_CLEAR_CLEAR_SHIFT                0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: IDLE_PAD_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: IDLE_PAD_CONTROL :: IDLE [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IDLE_MASK                 0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IDLE_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IDLE_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IDLE_SHIFT                31

/* DDR34_RL3_PHY_BYTE_LANE_1 :: IDLE_PAD_CONTROL :: reserved0 [30:20] */
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_RESERVED0_MASK            0x7ff00000
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_RESERVED0_BITS            11
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_RESERVED0_SHIFT           20

/* DDR34_RL3_PHY_BYTE_LANE_1 :: IDLE_PAD_CONTROL :: AUTO_DQ_RXENB_MODE [19:18] */
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_MASK   0x000c0000
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_ALIGN  0
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_BITS   2
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_SHIFT  18

/* DDR34_RL3_PHY_BYTE_LANE_1 :: IDLE_PAD_CONTROL :: AUTO_DQ_IDDQ_MODE [17:16] */
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_MASK    0x00030000
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_ALIGN   0
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_BITS    2
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_SHIFT   16

/* DDR34_RL3_PHY_BYTE_LANE_1 :: IDLE_PAD_CONTROL :: IO_IDLE_ENABLE [15:04] */
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_MASK       0x0000fff0
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_BITS       12
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_SHIFT      4

/* DDR34_RL3_PHY_BYTE_LANE_1 :: IDLE_PAD_CONTROL :: RXENB [03:03] */
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_RXENB_MASK                0x00000008
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_RXENB_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_RXENB_BITS                1
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_RXENB_SHIFT               3

/* DDR34_RL3_PHY_BYTE_LANE_1 :: IDLE_PAD_CONTROL :: IDDQ [02:02] */
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IDDQ_MASK                 0x00000004
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IDDQ_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IDDQ_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_IDDQ_SHIFT                2

/* DDR34_RL3_PHY_BYTE_LANE_1 :: IDLE_PAD_CONTROL :: DOUT_N [01:01] */
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_DOUT_N_MASK               0x00000002
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_DOUT_N_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_DOUT_N_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_DOUT_N_SHIFT              1

/* DDR34_RL3_PHY_BYTE_LANE_1 :: IDLE_PAD_CONTROL :: DOUT_P [00:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_DOUT_P_MASK               0x00000001
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_DOUT_P_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_DOUT_P_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_1_IDLE_PAD_CONTROL_DOUT_P_SHIFT              0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: DRIVE_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: DRIVE_PAD_CTL :: reserved0 [31:30] */
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_RESERVED0_MASK               0xc0000000
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_RESERVED0_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_RESERVED0_BITS               2
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_RESERVED0_SHIFT              30

/* DDR34_RL3_PHY_BYTE_LANE_1 :: DRIVE_PAD_CTL :: BL_PD_IDLE_STRENGTH [29:25] */
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK     0x3e000000
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN    0
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS     5
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT    25

/* DDR34_RL3_PHY_BYTE_LANE_1 :: DRIVE_PAD_CTL :: BL_ND_IDLE_STRENGTH [24:20] */
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK     0x01f00000
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN    0
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS     5
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT    20

/* DDR34_RL3_PHY_BYTE_LANE_1 :: DRIVE_PAD_CTL :: BL_PD_TERM_STRENGTH [19:15] */
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK     0x000f8000
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN    0
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS     5
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT    15

/* DDR34_RL3_PHY_BYTE_LANE_1 :: DRIVE_PAD_CTL :: BL_ND_TERM_STRENGTH [14:10] */
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK     0x00007c00
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN    0
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS     5
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT    10

/* DDR34_RL3_PHY_BYTE_LANE_1 :: DRIVE_PAD_CTL :: BL_PD_STRENGTH [09:05] */
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK          0x000003e0
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS          5
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT         5

/* DDR34_RL3_PHY_BYTE_LANE_1 :: DRIVE_PAD_CTL :: BL_ND_STRENGTH [04:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK          0x0000001f
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS          5
#define DDR34_RL3_PHY_BYTE_LANE_1_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: RD_EN_DRIVE_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: RD_EN_DRIVE_PAD_CTL :: reserved0 [31:10] */
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DRIVE_PAD_CTL_RESERVED0_MASK         0xfffffc00
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DRIVE_PAD_CTL_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DRIVE_PAD_CTL_RESERVED0_BITS         22
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DRIVE_PAD_CTL_RESERVED0_SHIFT        10

/* DDR34_RL3_PHY_BYTE_LANE_1 :: RD_EN_DRIVE_PAD_CTL :: BL_RD_EN_PD_STRENGTH [09:05] */
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_PD_STRENGTH_MASK 0x000003e0
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_PD_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_PD_STRENGTH_BITS 5
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_PD_STRENGTH_SHIFT 5

/* DDR34_RL3_PHY_BYTE_LANE_1 :: RD_EN_DRIVE_PAD_CTL :: BL_RD_EN_ND_STRENGTH [04:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_ND_STRENGTH_MASK 0x0000001f
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_ND_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_ND_STRENGTH_BITS 5
#define DDR34_RL3_PHY_BYTE_LANE_1_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_ND_STRENGTH_SHIFT 0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: STATIC_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: STATIC_PAD_CTL :: reserved0 [31:10] */
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RESERVED0_MASK              0xfffffc00
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RESERVED0_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RESERVED0_BITS              22
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RESERVED0_SHIFT             10

/* DDR34_RL3_PHY_BYTE_LANE_1 :: STATIC_PAD_CTL :: DK_TX_DIS [09:09] */
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DK_TX_DIS_MASK              0x00000200
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DK_TX_DIS_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DK_TX_DIS_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_DK_TX_DIS_SHIFT             9

/* DDR34_RL3_PHY_BYTE_LANE_1 :: STATIC_PAD_CTL :: reserved1 [08:08] */
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RESERVED1_MASK              0x00000100
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RESERVED1_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RESERVED1_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RESERVED1_SHIFT             8

/* DDR34_RL3_PHY_BYTE_LANE_1 :: STATIC_PAD_CTL :: TX_MODE [07:04] */
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_TX_MODE_MASK                0x000000f0
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_TX_MODE_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_TX_MODE_BITS                4
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_TX_MODE_SHIFT               4

/* DDR34_RL3_PHY_BYTE_LANE_1 :: STATIC_PAD_CTL :: reserved2 [03:03] */
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RESERVED2_MASK              0x00000008
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RESERVED2_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RESERVED2_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RESERVED2_SHIFT             3

/* DDR34_RL3_PHY_BYTE_LANE_1 :: STATIC_PAD_CTL :: RX_MODE [02:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RX_MODE_MASK                0x00000007
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RX_MODE_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RX_MODE_BITS                3
#define DDR34_RL3_PHY_BYTE_LANE_1_STATIC_PAD_CTL_RX_MODE_SHIFT               0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: WR_PREAMBLE_MODE
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: WR_PREAMBLE_MODE :: reserved0 [31:04] */
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_RESERVED0_MASK            0xfffffff0
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_RESERVED0_BITS            28
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_RESERVED0_SHIFT           4

/* DDR34_RL3_PHY_BYTE_LANE_1 :: WR_PREAMBLE_MODE :: DQ_POSTAM_BITS [03:02] */
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_MASK       0x0000000c
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_BITS       2
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_SHIFT      2

/* DDR34_RL3_PHY_BYTE_LANE_1 :: WR_PREAMBLE_MODE :: DQ_PREAM_BITS [01:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQ_PREAM_BITS_MASK        0x00000003
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQ_PREAM_BITS_ALIGN       0
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQ_PREAM_BITS_BITS        2
#define DDR34_RL3_PHY_BYTE_LANE_1_WR_PREAMBLE_MODE_DQ_PREAM_BITS_SHIFT       0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: LDO_CONFIG
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: LDO_CONFIG :: reserved0 [31:06] */
#define DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIG_RESERVED0_MASK                  0xffffffc0
#define DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIG_RESERVED0_ALIGN                 0
#define DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIG_RESERVED0_BITS                  26
#define DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIG_RESERVED0_SHIFT                 6

/* DDR34_RL3_PHY_BYTE_LANE_1 :: LDO_CONFIG :: CK_LDO_PWRDOWN [05:05] */
#define DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIG_CK_LDO_PWRDOWN_MASK             0x00000020
#define DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIG_CK_LDO_PWRDOWN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIG_CK_LDO_PWRDOWN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIG_CK_LDO_PWRDOWN_SHIFT            5

/* DDR34_RL3_PHY_BYTE_LANE_1 :: LDO_CONFIG :: CK_LDO_REF_SEL [04:04] */
#define DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIG_CK_LDO_REF_SEL_MASK             0x00000010
#define DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIG_CK_LDO_REF_SEL_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIG_CK_LDO_REF_SEL_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIG_CK_LDO_REF_SEL_SHIFT            4

/* DDR34_RL3_PHY_BYTE_LANE_1 :: LDO_CONFIG :: CK_LDO_REF_CTRL [03:02] */
#define DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIG_CK_LDO_REF_CTRL_MASK            0x0000000c
#define DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIG_CK_LDO_REF_CTRL_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIG_CK_LDO_REF_CTRL_BITS            2
#define DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIG_CK_LDO_REF_CTRL_SHIFT           2

/* DDR34_RL3_PHY_BYTE_LANE_1 :: LDO_CONFIG :: CK_LDO_BIAS [01:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIG_CK_LDO_BIAS_MASK                0x00000003
#define DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIG_CK_LDO_BIAS_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIG_CK_LDO_BIAS_BITS                2
#define DDR34_RL3_PHY_BYTE_LANE_1_LDO_CONFIG_CK_LDO_BIAS_SHIFT               0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: ODT_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: ODT_CONTROL :: reserved0 [31:10] */
#define DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROL_RESERVED0_MASK                 0xfffffc00
#define DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROL_RESERVED0_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROL_RESERVED0_BITS                 22
#define DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROL_RESERVED0_SHIFT                10

/* DDR34_RL3_PHY_BYTE_LANE_1 :: ODT_CONTROL :: ODT_ENABLE [09:09] */
#define DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_ENABLE_MASK                0x00000200
#define DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_ENABLE_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_ENABLE_BITS                1
#define DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_ENABLE_SHIFT               9

/* DDR34_RL3_PHY_BYTE_LANE_1 :: ODT_CONTROL :: ODT_DELAY [08:06] */
#define DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_DELAY_MASK                 0x000001c0
#define DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_DELAY_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_DELAY_BITS                 3
#define DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_DELAY_SHIFT                6

/* DDR34_RL3_PHY_BYTE_LANE_1 :: ODT_CONTROL :: ODT_POST_LENGTH [05:03] */
#define DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_POST_LENGTH_MASK           0x00000038
#define DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_POST_LENGTH_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_POST_LENGTH_BITS           3
#define DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_POST_LENGTH_SHIFT          3

/* DDR34_RL3_PHY_BYTE_LANE_1 :: ODT_CONTROL :: ODT_PRE_LENGTH [02:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_PRE_LENGTH_MASK            0x00000007
#define DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_PRE_LENGTH_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_PRE_LENGTH_BITS            3
#define DDR34_RL3_PHY_BYTE_LANE_1_ODT_CONTROL_ODT_PRE_LENGTH_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: BL_SPARE_REG
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: BL_SPARE_REG :: reserved_for_eco0 [31:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_BL_SPARE_REG_RESERVED_FOR_ECO0_MASK        0xffffffff
#define DDR34_RL3_PHY_BYTE_LANE_1_BL_SPARE_REG_RESERVED_FOR_ECO0_ALIGN       0
#define DDR34_RL3_PHY_BYTE_LANE_1_BL_SPARE_REG_RESERVED_FOR_ECO0_BITS        32
#define DDR34_RL3_PHY_BYTE_LANE_1_BL_SPARE_REG_RESERVED_FOR_ECO0_SHIFT       0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: QK_DRIVE_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: QK_DRIVE_PAD_CTL :: reserved0 [31:30] */
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_RESERVED0_MASK            0xc0000000
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_RESERVED0_BITS            2
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_RESERVED0_SHIFT           30

/* DDR34_RL3_PHY_BYTE_LANE_1 :: QK_DRIVE_PAD_CTL :: BL_PD_IDLE_STRENGTH [29:25] */
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK  0x3e000000
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25

/* DDR34_RL3_PHY_BYTE_LANE_1 :: QK_DRIVE_PAD_CTL :: BL_ND_IDLE_STRENGTH [24:20] */
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK  0x01f00000
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20

/* DDR34_RL3_PHY_BYTE_LANE_1 :: QK_DRIVE_PAD_CTL :: BL_PD_TERM_STRENGTH [19:15] */
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK  0x000f8000
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15

/* DDR34_RL3_PHY_BYTE_LANE_1 :: QK_DRIVE_PAD_CTL :: BL_ND_TERM_STRENGTH [14:10] */
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK  0x00007c00
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10

/* DDR34_RL3_PHY_BYTE_LANE_1 :: QK_DRIVE_PAD_CTL :: BL_PD_STRENGTH [09:05] */
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK       0x000003e0
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS       5
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT      5

/* DDR34_RL3_PHY_BYTE_LANE_1 :: QK_DRIVE_PAD_CTL :: BL_ND_STRENGTH [04:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK       0x0000001f
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS       5
#define DDR34_RL3_PHY_BYTE_LANE_1_QK_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT      0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_1 :: DK_DRIVE_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_1 :: DK_DRIVE_PAD_CTL :: reserved0 [31:30] */
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_RESERVED0_MASK            0xc0000000
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_RESERVED0_BITS            2
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_RESERVED0_SHIFT           30

/* DDR34_RL3_PHY_BYTE_LANE_1 :: DK_DRIVE_PAD_CTL :: BL_PD_IDLE_STRENGTH [29:25] */
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK  0x3e000000
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25

/* DDR34_RL3_PHY_BYTE_LANE_1 :: DK_DRIVE_PAD_CTL :: BL_ND_IDLE_STRENGTH [24:20] */
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK  0x01f00000
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20

/* DDR34_RL3_PHY_BYTE_LANE_1 :: DK_DRIVE_PAD_CTL :: BL_PD_TERM_STRENGTH [19:15] */
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK  0x000f8000
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15

/* DDR34_RL3_PHY_BYTE_LANE_1 :: DK_DRIVE_PAD_CTL :: BL_ND_TERM_STRENGTH [14:10] */
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK  0x00007c00
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10

/* DDR34_RL3_PHY_BYTE_LANE_1 :: DK_DRIVE_PAD_CTL :: BL_PD_STRENGTH [09:05] */
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK       0x000003e0
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS       5
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT      5

/* DDR34_RL3_PHY_BYTE_LANE_1 :: DK_DRIVE_PAD_CTL :: BL_ND_STRENGTH [04:00] */
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK       0x0000001f
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS       5
#define DDR34_RL3_PHY_BYTE_LANE_1_DK_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT      0


/****************************************************************************
 * DDR34_RL3_PHY_DDR34_RL3_PHY_BYTE_LANE_2
 ***************************************************************************/
/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DK
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DK :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_BUSY_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_BUSY_BITS                1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_BUSY_SHIFT               31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DK :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_RESERVED0_BITS           14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DK :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_FORCE_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_FORCE_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_FORCE_SHIFT              16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DK :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_RESERVED1_BITS           3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DK :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DK :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_RESERVED2_BITS           3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DK :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DK_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ0
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ0 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ0 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ0 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ0 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ0 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ0 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ0 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ0_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ1
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ1 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ1 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ1 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ1 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ1 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ1 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ1 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ1_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ2
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ2 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ2 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ2 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ2 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ2 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ2 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ2 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ2_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ3
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ3 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ3 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ3 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ3 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ3 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ3 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ3 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ3_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ4
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ4 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ4 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ4 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ4 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ4 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ4 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ4 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ4_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ5
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ5 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ5 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ5 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ5 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ5 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ5 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ5 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ5_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ6
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ6 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ6 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ6 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ6 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ6 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ6 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ6 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ6_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ7
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ7 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ7 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ7 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ7 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ7 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ7 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ7 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ7_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ8
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ8 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ8 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ8 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ8 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ8 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ8 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_WR_DQ8 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_WR_DQ8_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_QKP
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_QKP :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_QKP :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_QKP :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_QKP :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_QKP :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_QKP :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_RESERVED2_MASK          0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_RESERVED2_BITS          4
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_RESERVED2_SHIFT         8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_QKP :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_VDL_STEP_MASK           0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_VDL_STEP_BITS           8
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKP_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_QKN
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_QKN :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_QKN :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_QKN :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_QKN :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_QKN :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_QKN :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_RESERVED2_MASK          0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_RESERVED2_BITS          4
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_RESERVED2_SHIFT         8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_QKN :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_VDL_STEP_MASK           0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_VDL_STEP_BITS           8
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_QKN_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ0P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ0P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ0P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ0P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ0P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ0P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ0P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ0P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ0N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ0N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ0N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ0N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ0N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ0N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ0N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ0N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ0N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ1P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ1P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ1P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ1P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ1P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ1P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ1P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ1P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ1N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ1N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ1N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ1N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ1N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ1N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ1N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ1N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ1N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ2P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ2P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ2P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ2P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ2P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ2P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ2P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ2P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ2N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ2N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ2N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ2N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ2N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ2N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ2N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ2N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ2N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ3P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ3P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ3P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ3P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ3P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ3P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ3P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ3P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ3N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ3N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ3N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ3N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ3N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ3N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ3N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ3N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ3N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ4P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ4P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ4P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ4P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ4P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ4P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ4P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ4P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ4N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ4N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ4N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ4N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ4N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ4N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ4N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ4N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ4N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ5P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ5P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ5P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ5P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ5P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ5P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ5P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ5P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ5N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ5N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ5N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ5N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ5N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ5N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ5N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ5N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ5N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ6P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ6P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ6P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ6P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ6P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ6P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ6P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ6P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ6N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ6N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ6N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ6N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ6N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ6N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ6N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ6N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ6N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ7P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ7P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ7P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ7P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ7P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ7P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ7P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ7P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ7N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ7N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ7N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ7N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ7N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ7N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ7N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ7N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ7N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ8P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ8P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ8P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ8P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ8P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ8P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ8P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ8P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ8N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ8N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ8N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ8N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ8N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ8N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ8N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_DQ8N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_DQ8N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_EN_CS0
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_EN_CS0 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_BUSY_MASK            0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_BUSY_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_BUSY_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_BUSY_SHIFT           31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_EN_CS0 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_RESERVED0_MASK       0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_RESERVED0_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_RESERVED0_BITS       14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_RESERVED0_SHIFT      17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_EN_CS0 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_FORCE_MASK           0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_FORCE_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_FORCE_BITS           1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_FORCE_SHIFT          16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_EN_CS0 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_RESERVED1_MASK       0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_RESERVED1_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_RESERVED1_BITS       3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_RESERVED1_SHIFT      13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_EN_CS0 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_ADJ_EN_MASK          0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_ADJ_EN_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_ADJ_EN_BITS          1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_ADJ_EN_SHIFT         12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_EN_CS0 :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_RESERVED2_MASK       0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_RESERVED2_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_RESERVED2_BITS       4
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_RESERVED2_SHIFT      8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CONTROL_RD_EN_CS0 :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_VDL_STEP_MASK        0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_VDL_STEP_ALIGN       0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_VDL_STEP_BITS        8
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CONTROL_RD_EN_CS0_VDL_STEP_SHIFT       0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CLK_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CLK_CONTROL :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_BUSY_MASK                  0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_BUSY_ALIGN                 0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_BUSY_BITS                  1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_BUSY_SHIFT                 31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CLK_CONTROL :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_RESERVED0_MASK             0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_RESERVED0_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_RESERVED0_BITS             14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_RESERVED0_SHIFT            17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CLK_CONTROL :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_FORCE_MASK                 0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_FORCE_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_FORCE_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_FORCE_SHIFT                16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CLK_CONTROL :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_RESERVED1_MASK             0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_RESERVED1_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_RESERVED1_BITS             3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_RESERVED1_SHIFT            13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CLK_CONTROL :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_ADJ_EN_MASK                0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_ADJ_EN_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_ADJ_EN_BITS                1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_ADJ_EN_SHIFT               12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CLK_CONTROL :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_RESERVED2_MASK             0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_RESERVED2_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_RESERVED2_BITS             3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_RESERVED2_SHIFT            9

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_CLK_CONTROL :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_VDL_STEP_MASK              0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_VDL_STEP_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_VDL_STEP_BITS              9
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_CLK_CONTROL_VDL_STEP_SHIFT             0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_LDE_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_LDE_CONTROL :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_BUSY_MASK                  0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_BUSY_ALIGN                 0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_BUSY_BITS                  1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_BUSY_SHIFT                 31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_LDE_CONTROL :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_RESERVED0_MASK             0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_RESERVED0_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_RESERVED0_BITS             14
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_RESERVED0_SHIFT            17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_LDE_CONTROL :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_FORCE_MASK                 0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_FORCE_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_FORCE_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_FORCE_SHIFT                16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_LDE_CONTROL :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_RESERVED1_MASK             0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_RESERVED1_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_RESERVED1_BITS             3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_RESERVED1_SHIFT            13

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_LDE_CONTROL :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_ADJ_EN_MASK                0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_ADJ_EN_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_ADJ_EN_BITS                1
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_ADJ_EN_SHIFT               12

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_LDE_CONTROL :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_RESERVED2_MASK             0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_RESERVED2_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_RESERVED2_BITS             3
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_RESERVED2_SHIFT            9

/* DDR34_RL3_PHY_BYTE_LANE_2 :: VDL_LDE_CONTROL :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_VDL_STEP_MASK              0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_VDL_STEP_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_VDL_STEP_BITS              9
#define DDR34_RL3_PHY_BYTE_LANE_2_VDL_LDE_CONTROL_VDL_STEP_SHIFT             0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: RD_EN_DLY_CYC
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: RD_EN_DLY_CYC :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_BUSY_MASK                    0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_BUSY_ALIGN                   0
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_BUSY_BITS                    1
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_BUSY_SHIFT                   31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: RD_EN_DLY_CYC :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_RESERVED0_MASK               0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_RESERVED0_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_RESERVED0_BITS               14
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_RESERVED0_SHIFT              17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: RD_EN_DLY_CYC :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_FORCE_MASK                   0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_FORCE_ALIGN                  0
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_FORCE_BITS                   1
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_FORCE_SHIFT                  16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: RD_EN_DLY_CYC :: reserved1 [15:04] */
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_RESERVED1_MASK               0x0000fff0
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_RESERVED1_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_RESERVED1_BITS               12
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_RESERVED1_SHIFT              4

/* DDR34_RL3_PHY_BYTE_LANE_2 :: RD_EN_DLY_CYC :: CS0_CYCLES [03:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_CS0_CYCLES_MASK              0x0000000f
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_CS0_CYCLES_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_CS0_CYCLES_BITS              4
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DLY_CYC_CS0_CYCLES_SHIFT             0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: WR_CHAN_DLY_CYC
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: WR_CHAN_DLY_CYC :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYC_BUSY_MASK                  0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYC_BUSY_ALIGN                 0
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYC_BUSY_BITS                  1
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYC_BUSY_SHIFT                 31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: WR_CHAN_DLY_CYC :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYC_RESERVED0_MASK             0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYC_RESERVED0_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYC_RESERVED0_BITS             14
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYC_RESERVED0_SHIFT            17

/* DDR34_RL3_PHY_BYTE_LANE_2 :: WR_CHAN_DLY_CYC :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYC_FORCE_MASK                 0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYC_FORCE_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYC_FORCE_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYC_FORCE_SHIFT                16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: WR_CHAN_DLY_CYC :: reserved1 [15:03] */
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYC_RESERVED1_MASK             0x0000fff8
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYC_RESERVED1_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYC_RESERVED1_BITS             13
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYC_RESERVED1_SHIFT            3

/* DDR34_RL3_PHY_BYTE_LANE_2 :: WR_CHAN_DLY_CYC :: CYCLES [02:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYC_CYCLES_MASK                0x00000007
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYC_CYCLES_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYC_CYCLES_BITS                3
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_CHAN_DLY_CYC_CYCLES_SHIFT               0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: READ_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: READ_CONTROL :: reserved0 [31:05] */
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_CONTROL_RESERVED0_MASK                0xffffffe0
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_CONTROL_RESERVED0_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_CONTROL_RESERVED0_BITS                27
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_CONTROL_RESERVED0_SHIFT               5

/* DDR34_RL3_PHY_BYTE_LANE_2 :: READ_CONTROL :: MODE [04:04] */
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_CONTROL_MODE_MASK                     0x00000010
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_CONTROL_MODE_ALIGN                    0
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_CONTROL_MODE_BITS                     1
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_CONTROL_MODE_SHIFT                    4

/* DDR34_RL3_PHY_BYTE_LANE_2 :: READ_CONTROL :: RD_EN_MODE [03:03] */
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_CONTROL_RD_EN_MODE_MASK               0x00000008
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_CONTROL_RD_EN_MODE_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_CONTROL_RD_EN_MODE_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_CONTROL_RD_EN_MODE_SHIFT              3

/* DDR34_RL3_PHY_BYTE_LANE_2 :: READ_CONTROL :: RD_DATA_DLY [02:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_CONTROL_RD_DATA_DLY_MASK              0x00000007
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_CONTROL_RD_DATA_DLY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_CONTROL_RD_DATA_DLY_BITS              3
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_CONTROL_RD_DATA_DLY_SHIFT             0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: READ_FIFO_ADDR
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: READ_FIFO_ADDR :: reserved0 [31:05] */
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_ADDR_RESERVED0_MASK              0xffffffe0
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_ADDR_RESERVED0_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_ADDR_RESERVED0_BITS              27
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_ADDR_RESERVED0_SHIFT             5

/* DDR34_RL3_PHY_BYTE_LANE_2 :: READ_FIFO_ADDR :: ADDR [04:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_ADDR_ADDR_MASK                   0x0000001f
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_ADDR_ADDR_ALIGN                  0
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_ADDR_ADDR_BITS                   5
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_ADDR_ADDR_SHIFT                  0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: READ_FIFO_DATA
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: READ_FIFO_DATA :: reserved0 [31:09] */
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_DATA_RESERVED0_MASK              0xfffffe00
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_DATA_RESERVED0_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_DATA_RESERVED0_BITS              23
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_DATA_RESERVED0_SHIFT             9

/* DDR34_RL3_PHY_BYTE_LANE_2 :: READ_FIFO_DATA :: DATA [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_DATA_DATA_MASK                   0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_DATA_DATA_ALIGN                  0
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_DATA_DATA_BITS                   9
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_DATA_DATA_SHIFT                  0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: READ_FIFO_STATUS
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: READ_FIFO_STATUS :: reserved0 [31:02] */
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_STATUS_RESERVED0_MASK            0xfffffffc
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_STATUS_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_STATUS_RESERVED0_BITS            30
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_STATUS_RESERVED0_SHIFT           2

/* DDR34_RL3_PHY_BYTE_LANE_2 :: READ_FIFO_STATUS :: OVERFLOW [01:01] */
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_STATUS_OVERFLOW_MASK             0x00000002
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_STATUS_OVERFLOW_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_STATUS_OVERFLOW_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_STATUS_OVERFLOW_SHIFT            1

/* DDR34_RL3_PHY_BYTE_LANE_2 :: READ_FIFO_STATUS :: UNDERFLOW [00:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_STATUS_UNDERFLOW_MASK            0x00000001
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_STATUS_UNDERFLOW_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_STATUS_UNDERFLOW_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_STATUS_UNDERFLOW_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: READ_FIFO_CLEAR
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: READ_FIFO_CLEAR :: reserved0 [31:01] */
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_CLEAR_RESERVED0_MASK             0xfffffffe
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_CLEAR_RESERVED0_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_CLEAR_RESERVED0_BITS             31
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_CLEAR_RESERVED0_SHIFT            1

/* DDR34_RL3_PHY_BYTE_LANE_2 :: READ_FIFO_CLEAR :: CLEAR [00:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_CLEAR_CLEAR_MASK                 0x00000001
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_CLEAR_CLEAR_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_CLEAR_CLEAR_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_2_READ_FIFO_CLEAR_CLEAR_SHIFT                0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: IDLE_PAD_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: IDLE_PAD_CONTROL :: IDLE [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IDLE_MASK                 0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IDLE_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IDLE_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IDLE_SHIFT                31

/* DDR34_RL3_PHY_BYTE_LANE_2 :: IDLE_PAD_CONTROL :: reserved0 [30:20] */
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_RESERVED0_MASK            0x7ff00000
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_RESERVED0_BITS            11
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_RESERVED0_SHIFT           20

/* DDR34_RL3_PHY_BYTE_LANE_2 :: IDLE_PAD_CONTROL :: AUTO_DQ_RXENB_MODE [19:18] */
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_MASK   0x000c0000
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_ALIGN  0
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_BITS   2
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_SHIFT  18

/* DDR34_RL3_PHY_BYTE_LANE_2 :: IDLE_PAD_CONTROL :: AUTO_DQ_IDDQ_MODE [17:16] */
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_MASK    0x00030000
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_ALIGN   0
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_BITS    2
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_SHIFT   16

/* DDR34_RL3_PHY_BYTE_LANE_2 :: IDLE_PAD_CONTROL :: IO_IDLE_ENABLE [15:04] */
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_MASK       0x0000fff0
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_BITS       12
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_SHIFT      4

/* DDR34_RL3_PHY_BYTE_LANE_2 :: IDLE_PAD_CONTROL :: RXENB [03:03] */
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_RXENB_MASK                0x00000008
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_RXENB_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_RXENB_BITS                1
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_RXENB_SHIFT               3

/* DDR34_RL3_PHY_BYTE_LANE_2 :: IDLE_PAD_CONTROL :: IDDQ [02:02] */
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IDDQ_MASK                 0x00000004
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IDDQ_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IDDQ_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_IDDQ_SHIFT                2

/* DDR34_RL3_PHY_BYTE_LANE_2 :: IDLE_PAD_CONTROL :: DOUT_N [01:01] */
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_DOUT_N_MASK               0x00000002
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_DOUT_N_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_DOUT_N_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_DOUT_N_SHIFT              1

/* DDR34_RL3_PHY_BYTE_LANE_2 :: IDLE_PAD_CONTROL :: DOUT_P [00:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_DOUT_P_MASK               0x00000001
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_DOUT_P_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_DOUT_P_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_2_IDLE_PAD_CONTROL_DOUT_P_SHIFT              0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: DRIVE_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: DRIVE_PAD_CTL :: reserved0 [31:30] */
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_RESERVED0_MASK               0xc0000000
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_RESERVED0_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_RESERVED0_BITS               2
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_RESERVED0_SHIFT              30

/* DDR34_RL3_PHY_BYTE_LANE_2 :: DRIVE_PAD_CTL :: BL_PD_IDLE_STRENGTH [29:25] */
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK     0x3e000000
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN    0
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS     5
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT    25

/* DDR34_RL3_PHY_BYTE_LANE_2 :: DRIVE_PAD_CTL :: BL_ND_IDLE_STRENGTH [24:20] */
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK     0x01f00000
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN    0
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS     5
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT    20

/* DDR34_RL3_PHY_BYTE_LANE_2 :: DRIVE_PAD_CTL :: BL_PD_TERM_STRENGTH [19:15] */
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK     0x000f8000
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN    0
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS     5
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT    15

/* DDR34_RL3_PHY_BYTE_LANE_2 :: DRIVE_PAD_CTL :: BL_ND_TERM_STRENGTH [14:10] */
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK     0x00007c00
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN    0
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS     5
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT    10

/* DDR34_RL3_PHY_BYTE_LANE_2 :: DRIVE_PAD_CTL :: BL_PD_STRENGTH [09:05] */
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK          0x000003e0
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS          5
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT         5

/* DDR34_RL3_PHY_BYTE_LANE_2 :: DRIVE_PAD_CTL :: BL_ND_STRENGTH [04:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK          0x0000001f
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS          5
#define DDR34_RL3_PHY_BYTE_LANE_2_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: RD_EN_DRIVE_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: RD_EN_DRIVE_PAD_CTL :: reserved0 [31:10] */
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DRIVE_PAD_CTL_RESERVED0_MASK         0xfffffc00
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DRIVE_PAD_CTL_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DRIVE_PAD_CTL_RESERVED0_BITS         22
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DRIVE_PAD_CTL_RESERVED0_SHIFT        10

/* DDR34_RL3_PHY_BYTE_LANE_2 :: RD_EN_DRIVE_PAD_CTL :: BL_RD_EN_PD_STRENGTH [09:05] */
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_PD_STRENGTH_MASK 0x000003e0
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_PD_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_PD_STRENGTH_BITS 5
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_PD_STRENGTH_SHIFT 5

/* DDR34_RL3_PHY_BYTE_LANE_2 :: RD_EN_DRIVE_PAD_CTL :: BL_RD_EN_ND_STRENGTH [04:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_ND_STRENGTH_MASK 0x0000001f
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_ND_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_ND_STRENGTH_BITS 5
#define DDR34_RL3_PHY_BYTE_LANE_2_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_ND_STRENGTH_SHIFT 0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: STATIC_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: STATIC_PAD_CTL :: reserved0 [31:10] */
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RESERVED0_MASK              0xfffffc00
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RESERVED0_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RESERVED0_BITS              22
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RESERVED0_SHIFT             10

/* DDR34_RL3_PHY_BYTE_LANE_2 :: STATIC_PAD_CTL :: DK_TX_DIS [09:09] */
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DK_TX_DIS_MASK              0x00000200
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DK_TX_DIS_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DK_TX_DIS_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_DK_TX_DIS_SHIFT             9

/* DDR34_RL3_PHY_BYTE_LANE_2 :: STATIC_PAD_CTL :: reserved1 [08:08] */
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RESERVED1_MASK              0x00000100
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RESERVED1_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RESERVED1_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RESERVED1_SHIFT             8

/* DDR34_RL3_PHY_BYTE_LANE_2 :: STATIC_PAD_CTL :: TX_MODE [07:04] */
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_TX_MODE_MASK                0x000000f0
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_TX_MODE_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_TX_MODE_BITS                4
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_TX_MODE_SHIFT               4

/* DDR34_RL3_PHY_BYTE_LANE_2 :: STATIC_PAD_CTL :: reserved2 [03:03] */
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RESERVED2_MASK              0x00000008
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RESERVED2_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RESERVED2_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RESERVED2_SHIFT             3

/* DDR34_RL3_PHY_BYTE_LANE_2 :: STATIC_PAD_CTL :: RX_MODE [02:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RX_MODE_MASK                0x00000007
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RX_MODE_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RX_MODE_BITS                3
#define DDR34_RL3_PHY_BYTE_LANE_2_STATIC_PAD_CTL_RX_MODE_SHIFT               0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: WR_PREAMBLE_MODE
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: WR_PREAMBLE_MODE :: reserved0 [31:04] */
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_RESERVED0_MASK            0xfffffff0
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_RESERVED0_BITS            28
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_RESERVED0_SHIFT           4

/* DDR34_RL3_PHY_BYTE_LANE_2 :: WR_PREAMBLE_MODE :: DQ_POSTAM_BITS [03:02] */
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_MASK       0x0000000c
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_BITS       2
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_SHIFT      2

/* DDR34_RL3_PHY_BYTE_LANE_2 :: WR_PREAMBLE_MODE :: DQ_PREAM_BITS [01:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQ_PREAM_BITS_MASK        0x00000003
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQ_PREAM_BITS_ALIGN       0
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQ_PREAM_BITS_BITS        2
#define DDR34_RL3_PHY_BYTE_LANE_2_WR_PREAMBLE_MODE_DQ_PREAM_BITS_SHIFT       0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: LDO_CONFIG
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: LDO_CONFIG :: reserved0 [31:06] */
#define DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIG_RESERVED0_MASK                  0xffffffc0
#define DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIG_RESERVED0_ALIGN                 0
#define DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIG_RESERVED0_BITS                  26
#define DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIG_RESERVED0_SHIFT                 6

/* DDR34_RL3_PHY_BYTE_LANE_2 :: LDO_CONFIG :: CK_LDO_PWRDOWN [05:05] */
#define DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIG_CK_LDO_PWRDOWN_MASK             0x00000020
#define DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIG_CK_LDO_PWRDOWN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIG_CK_LDO_PWRDOWN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIG_CK_LDO_PWRDOWN_SHIFT            5

/* DDR34_RL3_PHY_BYTE_LANE_2 :: LDO_CONFIG :: CK_LDO_REF_SEL [04:04] */
#define DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIG_CK_LDO_REF_SEL_MASK             0x00000010
#define DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIG_CK_LDO_REF_SEL_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIG_CK_LDO_REF_SEL_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIG_CK_LDO_REF_SEL_SHIFT            4

/* DDR34_RL3_PHY_BYTE_LANE_2 :: LDO_CONFIG :: CK_LDO_REF_CTRL [03:02] */
#define DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIG_CK_LDO_REF_CTRL_MASK            0x0000000c
#define DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIG_CK_LDO_REF_CTRL_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIG_CK_LDO_REF_CTRL_BITS            2
#define DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIG_CK_LDO_REF_CTRL_SHIFT           2

/* DDR34_RL3_PHY_BYTE_LANE_2 :: LDO_CONFIG :: CK_LDO_BIAS [01:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIG_CK_LDO_BIAS_MASK                0x00000003
#define DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIG_CK_LDO_BIAS_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIG_CK_LDO_BIAS_BITS                2
#define DDR34_RL3_PHY_BYTE_LANE_2_LDO_CONFIG_CK_LDO_BIAS_SHIFT               0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: ODT_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: ODT_CONTROL :: reserved0 [31:10] */
#define DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROL_RESERVED0_MASK                 0xfffffc00
#define DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROL_RESERVED0_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROL_RESERVED0_BITS                 22
#define DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROL_RESERVED0_SHIFT                10

/* DDR34_RL3_PHY_BYTE_LANE_2 :: ODT_CONTROL :: ODT_ENABLE [09:09] */
#define DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_ENABLE_MASK                0x00000200
#define DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_ENABLE_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_ENABLE_BITS                1
#define DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_ENABLE_SHIFT               9

/* DDR34_RL3_PHY_BYTE_LANE_2 :: ODT_CONTROL :: ODT_DELAY [08:06] */
#define DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_DELAY_MASK                 0x000001c0
#define DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_DELAY_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_DELAY_BITS                 3
#define DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_DELAY_SHIFT                6

/* DDR34_RL3_PHY_BYTE_LANE_2 :: ODT_CONTROL :: ODT_POST_LENGTH [05:03] */
#define DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_POST_LENGTH_MASK           0x00000038
#define DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_POST_LENGTH_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_POST_LENGTH_BITS           3
#define DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_POST_LENGTH_SHIFT          3

/* DDR34_RL3_PHY_BYTE_LANE_2 :: ODT_CONTROL :: ODT_PRE_LENGTH [02:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_PRE_LENGTH_MASK            0x00000007
#define DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_PRE_LENGTH_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_PRE_LENGTH_BITS            3
#define DDR34_RL3_PHY_BYTE_LANE_2_ODT_CONTROL_ODT_PRE_LENGTH_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: BL_SPARE_REG
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: BL_SPARE_REG :: reserved_for_eco0 [31:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_BL_SPARE_REG_RESERVED_FOR_ECO0_MASK        0xffffffff
#define DDR34_RL3_PHY_BYTE_LANE_2_BL_SPARE_REG_RESERVED_FOR_ECO0_ALIGN       0
#define DDR34_RL3_PHY_BYTE_LANE_2_BL_SPARE_REG_RESERVED_FOR_ECO0_BITS        32
#define DDR34_RL3_PHY_BYTE_LANE_2_BL_SPARE_REG_RESERVED_FOR_ECO0_SHIFT       0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: QK_DRIVE_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: QK_DRIVE_PAD_CTL :: reserved0 [31:30] */
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_RESERVED0_MASK            0xc0000000
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_RESERVED0_BITS            2
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_RESERVED0_SHIFT           30

/* DDR34_RL3_PHY_BYTE_LANE_2 :: QK_DRIVE_PAD_CTL :: BL_PD_IDLE_STRENGTH [29:25] */
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK  0x3e000000
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25

/* DDR34_RL3_PHY_BYTE_LANE_2 :: QK_DRIVE_PAD_CTL :: BL_ND_IDLE_STRENGTH [24:20] */
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK  0x01f00000
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20

/* DDR34_RL3_PHY_BYTE_LANE_2 :: QK_DRIVE_PAD_CTL :: BL_PD_TERM_STRENGTH [19:15] */
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK  0x000f8000
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15

/* DDR34_RL3_PHY_BYTE_LANE_2 :: QK_DRIVE_PAD_CTL :: BL_ND_TERM_STRENGTH [14:10] */
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK  0x00007c00
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10

/* DDR34_RL3_PHY_BYTE_LANE_2 :: QK_DRIVE_PAD_CTL :: BL_PD_STRENGTH [09:05] */
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK       0x000003e0
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS       5
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT      5

/* DDR34_RL3_PHY_BYTE_LANE_2 :: QK_DRIVE_PAD_CTL :: BL_ND_STRENGTH [04:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK       0x0000001f
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS       5
#define DDR34_RL3_PHY_BYTE_LANE_2_QK_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT      0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_2 :: DK_DRIVE_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_2 :: DK_DRIVE_PAD_CTL :: reserved0 [31:30] */
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_RESERVED0_MASK            0xc0000000
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_RESERVED0_BITS            2
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_RESERVED0_SHIFT           30

/* DDR34_RL3_PHY_BYTE_LANE_2 :: DK_DRIVE_PAD_CTL :: BL_PD_IDLE_STRENGTH [29:25] */
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK  0x3e000000
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25

/* DDR34_RL3_PHY_BYTE_LANE_2 :: DK_DRIVE_PAD_CTL :: BL_ND_IDLE_STRENGTH [24:20] */
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK  0x01f00000
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20

/* DDR34_RL3_PHY_BYTE_LANE_2 :: DK_DRIVE_PAD_CTL :: BL_PD_TERM_STRENGTH [19:15] */
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK  0x000f8000
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15

/* DDR34_RL3_PHY_BYTE_LANE_2 :: DK_DRIVE_PAD_CTL :: BL_ND_TERM_STRENGTH [14:10] */
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK  0x00007c00
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10

/* DDR34_RL3_PHY_BYTE_LANE_2 :: DK_DRIVE_PAD_CTL :: BL_PD_STRENGTH [09:05] */
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK       0x000003e0
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS       5
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT      5

/* DDR34_RL3_PHY_BYTE_LANE_2 :: DK_DRIVE_PAD_CTL :: BL_ND_STRENGTH [04:00] */
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK       0x0000001f
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS       5
#define DDR34_RL3_PHY_BYTE_LANE_2_DK_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT      0


/****************************************************************************
 * DDR34_RL3_PHY_DDR34_RL3_PHY_BYTE_LANE_3
 ***************************************************************************/
/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DK
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DK :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_BUSY_MASK                0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_BUSY_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_BUSY_BITS                1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_BUSY_SHIFT               31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DK :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_RESERVED0_MASK           0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_RESERVED0_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_RESERVED0_BITS           14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_RESERVED0_SHIFT          17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DK :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_FORCE_MASK               0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_FORCE_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_FORCE_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_FORCE_SHIFT              16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DK :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_RESERVED1_MASK           0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_RESERVED1_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_RESERVED1_BITS           3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_RESERVED1_SHIFT          13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DK :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_ADJ_EN_MASK              0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_ADJ_EN_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_ADJ_EN_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_ADJ_EN_SHIFT             12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DK :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_RESERVED2_MASK           0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_RESERVED2_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_RESERVED2_BITS           3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_RESERVED2_SHIFT          9

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DK :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_VDL_STEP_MASK            0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_VDL_STEP_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_VDL_STEP_BITS            9
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DK_VDL_STEP_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ0
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ0 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ0 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ0 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ0 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ0 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ0 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ0 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ0_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ1
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ1 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ1 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ1 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ1 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ1 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ1 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ1 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ1_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ2
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ2 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ2 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ2 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ2 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ2 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ2 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ2 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ2_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ3
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ3 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ3 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ3 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ3 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ3 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ3 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ3 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ3_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ4
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ4 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ4 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ4 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ4 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ4 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ4 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ4 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ4_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ5
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ5 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ5 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ5 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ5 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ5 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ5 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ5 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ5_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ6
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ6 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ6 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ6 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ6 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ6 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ6 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ6 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ6_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ7
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ7 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ7 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ7 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ7 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ7 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ7 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ7 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ7_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ8
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ8 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ8 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ8 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ8 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ8 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ8 :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_RESERVED2_MASK          0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_RESERVED2_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_RESERVED2_SHIFT         9

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_WR_DQ8 :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_VDL_STEP_MASK           0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_VDL_STEP_BITS           9
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_WR_DQ8_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_QKP
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_QKP :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_QKP :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_QKP :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_QKP :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_QKP :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_QKP :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_RESERVED2_MASK          0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_RESERVED2_BITS          4
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_RESERVED2_SHIFT         8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_QKP :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_VDL_STEP_MASK           0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_VDL_STEP_BITS           8
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKP_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_QKN
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_QKN :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_BUSY_MASK               0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_BUSY_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_BUSY_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_BUSY_SHIFT              31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_QKN :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_RESERVED0_MASK          0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_RESERVED0_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_RESERVED0_BITS          14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_RESERVED0_SHIFT         17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_QKN :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_FORCE_MASK              0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_FORCE_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_FORCE_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_FORCE_SHIFT             16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_QKN :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_RESERVED1_MASK          0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_RESERVED1_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_RESERVED1_BITS          3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_RESERVED1_SHIFT         13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_QKN :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_ADJ_EN_MASK             0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_ADJ_EN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_ADJ_EN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_ADJ_EN_SHIFT            12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_QKN :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_RESERVED2_MASK          0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_RESERVED2_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_RESERVED2_BITS          4
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_RESERVED2_SHIFT         8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_QKN :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_VDL_STEP_MASK           0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_VDL_STEP_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_VDL_STEP_BITS           8
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_QKN_VDL_STEP_SHIFT          0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ0P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ0P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ0P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ0P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ0P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ0P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ0P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ0P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ0N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ0N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ0N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ0N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ0N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ0N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ0N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ0N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ0N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ1P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ1P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ1P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ1P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ1P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ1P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ1P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ1P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ1N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ1N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ1N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ1N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ1N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ1N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ1N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ1N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ1N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ2P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ2P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ2P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ2P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ2P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ2P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ2P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ2P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ2N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ2N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ2N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ2N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ2N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ2N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ2N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ2N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ2N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ3P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ3P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ3P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ3P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ3P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ3P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ3P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ3P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ3N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ3N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ3N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ3N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ3N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ3N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ3N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ3N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ3N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ4P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ4P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ4P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ4P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ4P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ4P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ4P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ4P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ4N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ4N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ4N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ4N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ4N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ4N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ4N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ4N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ4N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ5P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ5P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ5P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ5P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ5P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ5P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ5P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ5P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ5N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ5N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ5N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ5N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ5N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ5N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ5N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ5N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ5N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ6P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ6P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ6P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ6P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ6P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ6P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ6P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ6P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ6N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ6N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ6N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ6N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ6N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ6N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ6N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ6N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ6N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ7P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ7P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ7P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ7P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ7P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ7P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ7P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ7P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ7N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ7N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ7N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ7N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ7N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ7N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ7N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ7N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ7N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ8P
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ8P :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ8P :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ8P :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ8P :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ8P :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ8P :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ8P :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8P_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ8N
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ8N :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_BUSY_MASK              0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_BUSY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_BUSY_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_BUSY_SHIFT             31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ8N :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_RESERVED0_MASK         0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_RESERVED0_BITS         14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_RESERVED0_SHIFT        17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ8N :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_FORCE_MASK             0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_FORCE_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_FORCE_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_FORCE_SHIFT            16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ8N :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_RESERVED1_MASK         0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_RESERVED1_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_RESERVED1_BITS         3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_RESERVED1_SHIFT        13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ8N :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_ADJ_EN_MASK            0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_ADJ_EN_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_ADJ_EN_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_ADJ_EN_SHIFT           12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ8N :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_RESERVED2_MASK         0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_RESERVED2_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_RESERVED2_BITS         4
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_RESERVED2_SHIFT        8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_DQ8N :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_VDL_STEP_MASK          0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_VDL_STEP_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_VDL_STEP_BITS          8
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_DQ8N_VDL_STEP_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_EN_CS0
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_EN_CS0 :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_BUSY_MASK            0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_BUSY_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_BUSY_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_BUSY_SHIFT           31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_EN_CS0 :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_RESERVED0_MASK       0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_RESERVED0_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_RESERVED0_BITS       14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_RESERVED0_SHIFT      17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_EN_CS0 :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_FORCE_MASK           0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_FORCE_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_FORCE_BITS           1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_FORCE_SHIFT          16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_EN_CS0 :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_RESERVED1_MASK       0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_RESERVED1_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_RESERVED1_BITS       3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_RESERVED1_SHIFT      13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_EN_CS0 :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_ADJ_EN_MASK          0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_ADJ_EN_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_ADJ_EN_BITS          1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_ADJ_EN_SHIFT         12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_EN_CS0 :: reserved2 [11:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_RESERVED2_MASK       0x00000f00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_RESERVED2_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_RESERVED2_BITS       4
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_RESERVED2_SHIFT      8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CONTROL_RD_EN_CS0 :: VDL_STEP [07:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_VDL_STEP_MASK        0x000000ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_VDL_STEP_ALIGN       0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_VDL_STEP_BITS        8
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CONTROL_RD_EN_CS0_VDL_STEP_SHIFT       0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CLK_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CLK_CONTROL :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_BUSY_MASK                  0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_BUSY_ALIGN                 0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_BUSY_BITS                  1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_BUSY_SHIFT                 31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CLK_CONTROL :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_RESERVED0_MASK             0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_RESERVED0_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_RESERVED0_BITS             14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_RESERVED0_SHIFT            17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CLK_CONTROL :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_FORCE_MASK                 0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_FORCE_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_FORCE_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_FORCE_SHIFT                16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CLK_CONTROL :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_RESERVED1_MASK             0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_RESERVED1_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_RESERVED1_BITS             3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_RESERVED1_SHIFT            13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CLK_CONTROL :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_ADJ_EN_MASK                0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_ADJ_EN_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_ADJ_EN_BITS                1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_ADJ_EN_SHIFT               12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CLK_CONTROL :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_RESERVED2_MASK             0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_RESERVED2_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_RESERVED2_BITS             3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_RESERVED2_SHIFT            9

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_CLK_CONTROL :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_VDL_STEP_MASK              0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_VDL_STEP_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_VDL_STEP_BITS              9
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_CLK_CONTROL_VDL_STEP_SHIFT             0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_LDE_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_LDE_CONTROL :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_BUSY_MASK                  0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_BUSY_ALIGN                 0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_BUSY_BITS                  1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_BUSY_SHIFT                 31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_LDE_CONTROL :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_RESERVED0_MASK             0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_RESERVED0_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_RESERVED0_BITS             14
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_RESERVED0_SHIFT            17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_LDE_CONTROL :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_FORCE_MASK                 0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_FORCE_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_FORCE_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_FORCE_SHIFT                16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_LDE_CONTROL :: reserved1 [15:13] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_RESERVED1_MASK             0x0000e000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_RESERVED1_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_RESERVED1_BITS             3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_RESERVED1_SHIFT            13

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_LDE_CONTROL :: ADJ_EN [12:12] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_ADJ_EN_MASK                0x00001000
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_ADJ_EN_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_ADJ_EN_BITS                1
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_ADJ_EN_SHIFT               12

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_LDE_CONTROL :: reserved2 [11:09] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_RESERVED2_MASK             0x00000e00
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_RESERVED2_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_RESERVED2_BITS             3
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_RESERVED2_SHIFT            9

/* DDR34_RL3_PHY_BYTE_LANE_3 :: VDL_LDE_CONTROL :: VDL_STEP [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_VDL_STEP_MASK              0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_VDL_STEP_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_VDL_STEP_BITS              9
#define DDR34_RL3_PHY_BYTE_LANE_3_VDL_LDE_CONTROL_VDL_STEP_SHIFT             0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: RD_EN_DLY_CYC
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: RD_EN_DLY_CYC :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_BUSY_MASK                    0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_BUSY_ALIGN                   0
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_BUSY_BITS                    1
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_BUSY_SHIFT                   31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: RD_EN_DLY_CYC :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_RESERVED0_MASK               0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_RESERVED0_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_RESERVED0_BITS               14
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_RESERVED0_SHIFT              17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: RD_EN_DLY_CYC :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_FORCE_MASK                   0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_FORCE_ALIGN                  0
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_FORCE_BITS                   1
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_FORCE_SHIFT                  16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: RD_EN_DLY_CYC :: reserved1 [15:04] */
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_RESERVED1_MASK               0x0000fff0
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_RESERVED1_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_RESERVED1_BITS               12
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_RESERVED1_SHIFT              4

/* DDR34_RL3_PHY_BYTE_LANE_3 :: RD_EN_DLY_CYC :: CS0_CYCLES [03:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_CS0_CYCLES_MASK              0x0000000f
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_CS0_CYCLES_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_CS0_CYCLES_BITS              4
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DLY_CYC_CS0_CYCLES_SHIFT             0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: WR_CHAN_DLY_CYC
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: WR_CHAN_DLY_CYC :: BUSY [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYC_BUSY_MASK                  0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYC_BUSY_ALIGN                 0
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYC_BUSY_BITS                  1
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYC_BUSY_SHIFT                 31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: WR_CHAN_DLY_CYC :: reserved0 [30:17] */
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYC_RESERVED0_MASK             0x7ffe0000
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYC_RESERVED0_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYC_RESERVED0_BITS             14
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYC_RESERVED0_SHIFT            17

/* DDR34_RL3_PHY_BYTE_LANE_3 :: WR_CHAN_DLY_CYC :: FORCE [16:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYC_FORCE_MASK                 0x00010000
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYC_FORCE_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYC_FORCE_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYC_FORCE_SHIFT                16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: WR_CHAN_DLY_CYC :: reserved1 [15:03] */
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYC_RESERVED1_MASK             0x0000fff8
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYC_RESERVED1_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYC_RESERVED1_BITS             13
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYC_RESERVED1_SHIFT            3

/* DDR34_RL3_PHY_BYTE_LANE_3 :: WR_CHAN_DLY_CYC :: CYCLES [02:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYC_CYCLES_MASK                0x00000007
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYC_CYCLES_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYC_CYCLES_BITS                3
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_CHAN_DLY_CYC_CYCLES_SHIFT               0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: READ_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: READ_CONTROL :: reserved0 [31:05] */
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_CONTROL_RESERVED0_MASK                0xffffffe0
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_CONTROL_RESERVED0_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_CONTROL_RESERVED0_BITS                27
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_CONTROL_RESERVED0_SHIFT               5

/* DDR34_RL3_PHY_BYTE_LANE_3 :: READ_CONTROL :: MODE [04:04] */
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_CONTROL_MODE_MASK                     0x00000010
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_CONTROL_MODE_ALIGN                    0
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_CONTROL_MODE_BITS                     1
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_CONTROL_MODE_SHIFT                    4

/* DDR34_RL3_PHY_BYTE_LANE_3 :: READ_CONTROL :: RD_EN_MODE [03:03] */
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_CONTROL_RD_EN_MODE_MASK               0x00000008
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_CONTROL_RD_EN_MODE_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_CONTROL_RD_EN_MODE_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_CONTROL_RD_EN_MODE_SHIFT              3

/* DDR34_RL3_PHY_BYTE_LANE_3 :: READ_CONTROL :: RD_DATA_DLY [02:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_CONTROL_RD_DATA_DLY_MASK              0x00000007
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_CONTROL_RD_DATA_DLY_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_CONTROL_RD_DATA_DLY_BITS              3
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_CONTROL_RD_DATA_DLY_SHIFT             0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: READ_FIFO_ADDR
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: READ_FIFO_ADDR :: reserved0 [31:05] */
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_ADDR_RESERVED0_MASK              0xffffffe0
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_ADDR_RESERVED0_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_ADDR_RESERVED0_BITS              27
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_ADDR_RESERVED0_SHIFT             5

/* DDR34_RL3_PHY_BYTE_LANE_3 :: READ_FIFO_ADDR :: ADDR [04:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_ADDR_ADDR_MASK                   0x0000001f
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_ADDR_ADDR_ALIGN                  0
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_ADDR_ADDR_BITS                   5
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_ADDR_ADDR_SHIFT                  0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: READ_FIFO_DATA
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: READ_FIFO_DATA :: reserved0 [31:09] */
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_DATA_RESERVED0_MASK              0xfffffe00
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_DATA_RESERVED0_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_DATA_RESERVED0_BITS              23
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_DATA_RESERVED0_SHIFT             9

/* DDR34_RL3_PHY_BYTE_LANE_3 :: READ_FIFO_DATA :: DATA [08:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_DATA_DATA_MASK                   0x000001ff
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_DATA_DATA_ALIGN                  0
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_DATA_DATA_BITS                   9
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_DATA_DATA_SHIFT                  0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: READ_FIFO_STATUS
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: READ_FIFO_STATUS :: reserved0 [31:02] */
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_STATUS_RESERVED0_MASK            0xfffffffc
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_STATUS_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_STATUS_RESERVED0_BITS            30
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_STATUS_RESERVED0_SHIFT           2

/* DDR34_RL3_PHY_BYTE_LANE_3 :: READ_FIFO_STATUS :: OVERFLOW [01:01] */
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_STATUS_OVERFLOW_MASK             0x00000002
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_STATUS_OVERFLOW_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_STATUS_OVERFLOW_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_STATUS_OVERFLOW_SHIFT            1

/* DDR34_RL3_PHY_BYTE_LANE_3 :: READ_FIFO_STATUS :: UNDERFLOW [00:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_STATUS_UNDERFLOW_MASK            0x00000001
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_STATUS_UNDERFLOW_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_STATUS_UNDERFLOW_BITS            1
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_STATUS_UNDERFLOW_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: READ_FIFO_CLEAR
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: READ_FIFO_CLEAR :: reserved0 [31:01] */
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_CLEAR_RESERVED0_MASK             0xfffffffe
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_CLEAR_RESERVED0_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_CLEAR_RESERVED0_BITS             31
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_CLEAR_RESERVED0_SHIFT            1

/* DDR34_RL3_PHY_BYTE_LANE_3 :: READ_FIFO_CLEAR :: CLEAR [00:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_CLEAR_CLEAR_MASK                 0x00000001
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_CLEAR_CLEAR_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_CLEAR_CLEAR_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_3_READ_FIFO_CLEAR_CLEAR_SHIFT                0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: IDLE_PAD_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: IDLE_PAD_CONTROL :: IDLE [31:31] */
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IDLE_MASK                 0x80000000
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IDLE_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IDLE_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IDLE_SHIFT                31

/* DDR34_RL3_PHY_BYTE_LANE_3 :: IDLE_PAD_CONTROL :: reserved0 [30:20] */
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_RESERVED0_MASK            0x7ff00000
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_RESERVED0_BITS            11
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_RESERVED0_SHIFT           20

/* DDR34_RL3_PHY_BYTE_LANE_3 :: IDLE_PAD_CONTROL :: AUTO_DQ_RXENB_MODE [19:18] */
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_MASK   0x000c0000
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_ALIGN  0
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_BITS   2
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_SHIFT  18

/* DDR34_RL3_PHY_BYTE_LANE_3 :: IDLE_PAD_CONTROL :: AUTO_DQ_IDDQ_MODE [17:16] */
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_MASK    0x00030000
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_ALIGN   0
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_BITS    2
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_SHIFT   16

/* DDR34_RL3_PHY_BYTE_LANE_3 :: IDLE_PAD_CONTROL :: IO_IDLE_ENABLE [15:04] */
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_MASK       0x0000fff0
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_BITS       12
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IO_IDLE_ENABLE_SHIFT      4

/* DDR34_RL3_PHY_BYTE_LANE_3 :: IDLE_PAD_CONTROL :: RXENB [03:03] */
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_RXENB_MASK                0x00000008
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_RXENB_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_RXENB_BITS                1
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_RXENB_SHIFT               3

/* DDR34_RL3_PHY_BYTE_LANE_3 :: IDLE_PAD_CONTROL :: IDDQ [02:02] */
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IDDQ_MASK                 0x00000004
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IDDQ_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IDDQ_BITS                 1
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_IDDQ_SHIFT                2

/* DDR34_RL3_PHY_BYTE_LANE_3 :: IDLE_PAD_CONTROL :: DOUT_N [01:01] */
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_DOUT_N_MASK               0x00000002
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_DOUT_N_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_DOUT_N_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_DOUT_N_SHIFT              1

/* DDR34_RL3_PHY_BYTE_LANE_3 :: IDLE_PAD_CONTROL :: DOUT_P [00:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_DOUT_P_MASK               0x00000001
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_DOUT_P_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_DOUT_P_BITS               1
#define DDR34_RL3_PHY_BYTE_LANE_3_IDLE_PAD_CONTROL_DOUT_P_SHIFT              0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: DRIVE_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: DRIVE_PAD_CTL :: reserved0 [31:30] */
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_RESERVED0_MASK               0xc0000000
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_RESERVED0_ALIGN              0
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_RESERVED0_BITS               2
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_RESERVED0_SHIFT              30

/* DDR34_RL3_PHY_BYTE_LANE_3 :: DRIVE_PAD_CTL :: BL_PD_IDLE_STRENGTH [29:25] */
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK     0x3e000000
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN    0
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS     5
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT    25

/* DDR34_RL3_PHY_BYTE_LANE_3 :: DRIVE_PAD_CTL :: BL_ND_IDLE_STRENGTH [24:20] */
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK     0x01f00000
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN    0
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS     5
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT    20

/* DDR34_RL3_PHY_BYTE_LANE_3 :: DRIVE_PAD_CTL :: BL_PD_TERM_STRENGTH [19:15] */
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK     0x000f8000
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN    0
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS     5
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT    15

/* DDR34_RL3_PHY_BYTE_LANE_3 :: DRIVE_PAD_CTL :: BL_ND_TERM_STRENGTH [14:10] */
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK     0x00007c00
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN    0
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS     5
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT    10

/* DDR34_RL3_PHY_BYTE_LANE_3 :: DRIVE_PAD_CTL :: BL_PD_STRENGTH [09:05] */
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK          0x000003e0
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS          5
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT         5

/* DDR34_RL3_PHY_BYTE_LANE_3 :: DRIVE_PAD_CTL :: BL_ND_STRENGTH [04:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK          0x0000001f
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN         0
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS          5
#define DDR34_RL3_PHY_BYTE_LANE_3_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT         0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: RD_EN_DRIVE_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: RD_EN_DRIVE_PAD_CTL :: reserved0 [31:10] */
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DRIVE_PAD_CTL_RESERVED0_MASK         0xfffffc00
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DRIVE_PAD_CTL_RESERVED0_ALIGN        0
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DRIVE_PAD_CTL_RESERVED0_BITS         22
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DRIVE_PAD_CTL_RESERVED0_SHIFT        10

/* DDR34_RL3_PHY_BYTE_LANE_3 :: RD_EN_DRIVE_PAD_CTL :: BL_RD_EN_PD_STRENGTH [09:05] */
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_PD_STRENGTH_MASK 0x000003e0
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_PD_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_PD_STRENGTH_BITS 5
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_PD_STRENGTH_SHIFT 5

/* DDR34_RL3_PHY_BYTE_LANE_3 :: RD_EN_DRIVE_PAD_CTL :: BL_RD_EN_ND_STRENGTH [04:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_ND_STRENGTH_MASK 0x0000001f
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_ND_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_ND_STRENGTH_BITS 5
#define DDR34_RL3_PHY_BYTE_LANE_3_RD_EN_DRIVE_PAD_CTL_BL_RD_EN_ND_STRENGTH_SHIFT 0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: STATIC_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: STATIC_PAD_CTL :: reserved0 [31:10] */
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RESERVED0_MASK              0xfffffc00
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RESERVED0_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RESERVED0_BITS              22
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RESERVED0_SHIFT             10

/* DDR34_RL3_PHY_BYTE_LANE_3 :: STATIC_PAD_CTL :: DK_TX_DIS [09:09] */
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DK_TX_DIS_MASK              0x00000200
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DK_TX_DIS_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DK_TX_DIS_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_DK_TX_DIS_SHIFT             9

/* DDR34_RL3_PHY_BYTE_LANE_3 :: STATIC_PAD_CTL :: reserved1 [08:08] */
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RESERVED1_MASK              0x00000100
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RESERVED1_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RESERVED1_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RESERVED1_SHIFT             8

/* DDR34_RL3_PHY_BYTE_LANE_3 :: STATIC_PAD_CTL :: TX_MODE [07:04] */
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_TX_MODE_MASK                0x000000f0
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_TX_MODE_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_TX_MODE_BITS                4
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_TX_MODE_SHIFT               4

/* DDR34_RL3_PHY_BYTE_LANE_3 :: STATIC_PAD_CTL :: reserved2 [03:03] */
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RESERVED2_MASK              0x00000008
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RESERVED2_ALIGN             0
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RESERVED2_BITS              1
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RESERVED2_SHIFT             3

/* DDR34_RL3_PHY_BYTE_LANE_3 :: STATIC_PAD_CTL :: RX_MODE [02:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RX_MODE_MASK                0x00000007
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RX_MODE_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RX_MODE_BITS                3
#define DDR34_RL3_PHY_BYTE_LANE_3_STATIC_PAD_CTL_RX_MODE_SHIFT               0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: WR_PREAMBLE_MODE
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: WR_PREAMBLE_MODE :: reserved0 [31:04] */
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_RESERVED0_MASK            0xfffffff0
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_RESERVED0_BITS            28
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_RESERVED0_SHIFT           4

/* DDR34_RL3_PHY_BYTE_LANE_3 :: WR_PREAMBLE_MODE :: DQ_POSTAM_BITS [03:02] */
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_MASK       0x0000000c
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_BITS       2
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQ_POSTAM_BITS_SHIFT      2

/* DDR34_RL3_PHY_BYTE_LANE_3 :: WR_PREAMBLE_MODE :: DQ_PREAM_BITS [01:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQ_PREAM_BITS_MASK        0x00000003
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQ_PREAM_BITS_ALIGN       0
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQ_PREAM_BITS_BITS        2
#define DDR34_RL3_PHY_BYTE_LANE_3_WR_PREAMBLE_MODE_DQ_PREAM_BITS_SHIFT       0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: LDO_CONFIG
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: LDO_CONFIG :: reserved0 [31:06] */
#define DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIG_RESERVED0_MASK                  0xffffffc0
#define DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIG_RESERVED0_ALIGN                 0
#define DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIG_RESERVED0_BITS                  26
#define DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIG_RESERVED0_SHIFT                 6

/* DDR34_RL3_PHY_BYTE_LANE_3 :: LDO_CONFIG :: CK_LDO_PWRDOWN [05:05] */
#define DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIG_CK_LDO_PWRDOWN_MASK             0x00000020
#define DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIG_CK_LDO_PWRDOWN_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIG_CK_LDO_PWRDOWN_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIG_CK_LDO_PWRDOWN_SHIFT            5

/* DDR34_RL3_PHY_BYTE_LANE_3 :: LDO_CONFIG :: CK_LDO_REF_SEL [04:04] */
#define DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIG_CK_LDO_REF_SEL_MASK             0x00000010
#define DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIG_CK_LDO_REF_SEL_ALIGN            0
#define DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIG_CK_LDO_REF_SEL_BITS             1
#define DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIG_CK_LDO_REF_SEL_SHIFT            4

/* DDR34_RL3_PHY_BYTE_LANE_3 :: LDO_CONFIG :: CK_LDO_REF_CTRL [03:02] */
#define DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIG_CK_LDO_REF_CTRL_MASK            0x0000000c
#define DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIG_CK_LDO_REF_CTRL_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIG_CK_LDO_REF_CTRL_BITS            2
#define DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIG_CK_LDO_REF_CTRL_SHIFT           2

/* DDR34_RL3_PHY_BYTE_LANE_3 :: LDO_CONFIG :: CK_LDO_BIAS [01:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIG_CK_LDO_BIAS_MASK                0x00000003
#define DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIG_CK_LDO_BIAS_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIG_CK_LDO_BIAS_BITS                2
#define DDR34_RL3_PHY_BYTE_LANE_3_LDO_CONFIG_CK_LDO_BIAS_SHIFT               0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: ODT_CONTROL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: ODT_CONTROL :: reserved0 [31:10] */
#define DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROL_RESERVED0_MASK                 0xfffffc00
#define DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROL_RESERVED0_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROL_RESERVED0_BITS                 22
#define DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROL_RESERVED0_SHIFT                10

/* DDR34_RL3_PHY_BYTE_LANE_3 :: ODT_CONTROL :: ODT_ENABLE [09:09] */
#define DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_ENABLE_MASK                0x00000200
#define DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_ENABLE_ALIGN               0
#define DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_ENABLE_BITS                1
#define DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_ENABLE_SHIFT               9

/* DDR34_RL3_PHY_BYTE_LANE_3 :: ODT_CONTROL :: ODT_DELAY [08:06] */
#define DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_DELAY_MASK                 0x000001c0
#define DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_DELAY_ALIGN                0
#define DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_DELAY_BITS                 3
#define DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_DELAY_SHIFT                6

/* DDR34_RL3_PHY_BYTE_LANE_3 :: ODT_CONTROL :: ODT_POST_LENGTH [05:03] */
#define DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_POST_LENGTH_MASK           0x00000038
#define DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_POST_LENGTH_ALIGN          0
#define DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_POST_LENGTH_BITS           3
#define DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_POST_LENGTH_SHIFT          3

/* DDR34_RL3_PHY_BYTE_LANE_3 :: ODT_CONTROL :: ODT_PRE_LENGTH [02:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_PRE_LENGTH_MASK            0x00000007
#define DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_PRE_LENGTH_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_PRE_LENGTH_BITS            3
#define DDR34_RL3_PHY_BYTE_LANE_3_ODT_CONTROL_ODT_PRE_LENGTH_SHIFT           0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: BL_SPARE_REG
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: BL_SPARE_REG :: reserved_for_eco0 [31:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_BL_SPARE_REG_RESERVED_FOR_ECO0_MASK        0xffffffff
#define DDR34_RL3_PHY_BYTE_LANE_3_BL_SPARE_REG_RESERVED_FOR_ECO0_ALIGN       0
#define DDR34_RL3_PHY_BYTE_LANE_3_BL_SPARE_REG_RESERVED_FOR_ECO0_BITS        32
#define DDR34_RL3_PHY_BYTE_LANE_3_BL_SPARE_REG_RESERVED_FOR_ECO0_SHIFT       0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: QK_DRIVE_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: QK_DRIVE_PAD_CTL :: reserved0 [31:30] */
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_RESERVED0_MASK            0xc0000000
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_RESERVED0_BITS            2
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_RESERVED0_SHIFT           30

/* DDR34_RL3_PHY_BYTE_LANE_3 :: QK_DRIVE_PAD_CTL :: BL_PD_IDLE_STRENGTH [29:25] */
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK  0x3e000000
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25

/* DDR34_RL3_PHY_BYTE_LANE_3 :: QK_DRIVE_PAD_CTL :: BL_ND_IDLE_STRENGTH [24:20] */
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK  0x01f00000
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20

/* DDR34_RL3_PHY_BYTE_LANE_3 :: QK_DRIVE_PAD_CTL :: BL_PD_TERM_STRENGTH [19:15] */
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK  0x000f8000
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15

/* DDR34_RL3_PHY_BYTE_LANE_3 :: QK_DRIVE_PAD_CTL :: BL_ND_TERM_STRENGTH [14:10] */
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK  0x00007c00
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10

/* DDR34_RL3_PHY_BYTE_LANE_3 :: QK_DRIVE_PAD_CTL :: BL_PD_STRENGTH [09:05] */
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK       0x000003e0
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS       5
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT      5

/* DDR34_RL3_PHY_BYTE_LANE_3 :: QK_DRIVE_PAD_CTL :: BL_ND_STRENGTH [04:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK       0x0000001f
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS       5
#define DDR34_RL3_PHY_BYTE_LANE_3_QK_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT      0


/****************************************************************************
 * DDR34_RL3_PHY_BYTE_LANE_3 :: DK_DRIVE_PAD_CTL
 ***************************************************************************/
/* DDR34_RL3_PHY_BYTE_LANE_3 :: DK_DRIVE_PAD_CTL :: reserved0 [31:30] */
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_RESERVED0_MASK            0xc0000000
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_RESERVED0_ALIGN           0
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_RESERVED0_BITS            2
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_RESERVED0_SHIFT           30

/* DDR34_RL3_PHY_BYTE_LANE_3 :: DK_DRIVE_PAD_CTL :: BL_PD_IDLE_STRENGTH [29:25] */
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK  0x3e000000
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25

/* DDR34_RL3_PHY_BYTE_LANE_3 :: DK_DRIVE_PAD_CTL :: BL_ND_IDLE_STRENGTH [24:20] */
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK  0x01f00000
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20

/* DDR34_RL3_PHY_BYTE_LANE_3 :: DK_DRIVE_PAD_CTL :: BL_PD_TERM_STRENGTH [19:15] */
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK  0x000f8000
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15

/* DDR34_RL3_PHY_BYTE_LANE_3 :: DK_DRIVE_PAD_CTL :: BL_ND_TERM_STRENGTH [14:10] */
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK  0x00007c00
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_ALIGN 0
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_BITS  5
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10

/* DDR34_RL3_PHY_BYTE_LANE_3 :: DK_DRIVE_PAD_CTL :: BL_PD_STRENGTH [09:05] */
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK       0x000003e0
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_PD_STRENGTH_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_PD_STRENGTH_BITS       5
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT      5

/* DDR34_RL3_PHY_BYTE_LANE_3 :: DK_DRIVE_PAD_CTL :: BL_ND_STRENGTH [04:00] */
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK       0x0000001f
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_ND_STRENGTH_ALIGN      0
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_ND_STRENGTH_BITS       5
#define DDR34_RL3_PHY_BYTE_LANE_3_DK_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT      0


/****************************************************************************
 * Datatype Definitions.
 ***************************************************************************/
#endif /* #ifndef DDR34_RL3_H__ */

/* End of File */

