

================================================================
== Vitis HLS Report for 'load_weights_Pipeline_load_edge_emb_weights_load_edge_emb_weights_feat_load_edge_emb_weights_dim'
================================================================
* Date:           Fri May  3 00:15:51 2024

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        example-4
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6577|     6577|  21.921 us|  21.921 us|  6577|  6577|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                   Loop Name                                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- load_edge_emb_weights_load_edge_emb_weights_feat_load_edge_emb_weights_dim  |     6575|     6575|        77|          1|          1|  6500|       yes|
        +------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 78


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 78
* Pipeline : 1
  Pipeline-0 : II = 1, D = 78, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%dim = alloca i32 1"   --->   Operation 80 'alloca' 'dim' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 81 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%indvar_flatten671 = alloca i32 1"   --->   Operation 82 'alloca' 'indvar_flatten671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%l = alloca i32 1"   --->   Operation 83 'alloca' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%indvar_flatten689 = alloca i32 1"   --->   Operation 84 'alloca' 'indvar_flatten689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_3_7, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 85 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_3_6, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 86 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_3_5, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 87 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_3_4, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 88 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_3_3, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 89 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_3_2, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 90 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_3_1, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 91 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_3_0, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 92 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_2_7, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 93 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_2_6, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 94 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_2_5, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 95 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_2_4, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 96 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_2_3, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 97 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_2_2, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 98 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_2_1, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 99 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_2_0, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 100 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_1_7, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 101 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_1_6, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 102 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_1_5, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 103 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_1_4, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 104 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_1_3, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 105 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_1_2, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 106 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_1_1, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 107 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_1_0, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 108 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_0_7, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 109 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_0_6, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 110 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_0_5, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 111 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_0_4, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 112 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_0_3, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 113 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_0_2, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 114 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_0_1, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 115 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %edge_embedding_weights_V_0_0, i64 666, i64 206, i64 18446744073709551615"   --->   Operation 116 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %mem, void @empty_30, i32 0, i32 0, void @empty_8, i32 64, i32 1, void @empty_13, void @empty_12, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln14_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %trunc_ln14"   --->   Operation 118 'read' 'trunc_ln14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%edge_embedding_weight_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_embedding_weight_in"   --->   Operation 119 'read' 'edge_embedding_weight_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten689"   --->   Operation 120 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 121 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %l"   --->   Operation 121 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 122 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten671"   --->   Operation 122 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 123 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 123 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 124 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %dim"   --->   Operation 124 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 125 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i" [example-4/src/load_inputs.cc:59]   --->   Operation 126 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%indvar_flatten689_load = load i13 %indvar_flatten689" [example-4/src/load_inputs.cc:57]   --->   Operation 127 'load' 'indvar_flatten689_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.64ns)   --->   "%icmp_ln57 = icmp_eq  i13 %indvar_flatten689_load, i13 6500" [example-4/src/load_inputs.cc:57]   --->   Operation 128 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.75ns)   --->   "%add_ln57_1 = add i13 %indvar_flatten689_load, i13 1" [example-4/src/load_inputs.cc:57]   --->   Operation 129 'add' 'add_ln57_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %.preheader, void %.exitStub" [example-4/src/load_inputs.cc:57]   --->   Operation 130 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%dim_load = load i7 %dim" [example-4/src/load_inputs.cc:61]   --->   Operation 131 'load' 'dim_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%indvar_flatten671_load_1 = load i11 %indvar_flatten671" [example-4/src/load_inputs.cc:59]   --->   Operation 132 'load' 'indvar_flatten671_load_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%l_load = load i3 %l" [example-4/src/load_inputs.cc:57]   --->   Operation 133 'load' 'l_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.57ns)   --->   "%add_ln57 = add i3 %l_load, i3 1" [example-4/src/load_inputs.cc:57]   --->   Operation 134 'add' 'add_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.61ns)   --->   "%icmp_ln59 = icmp_eq  i11 %indvar_flatten671_load_1, i11 1300" [example-4/src/load_inputs.cc:59]   --->   Operation 135 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.35ns)   --->   "%select_ln57 = select i1 %icmp_ln59, i4 0, i4 %i_4" [example-4/src/load_inputs.cc:57]   --->   Operation 136 'select' 'select_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.27ns)   --->   "%select_ln57_1 = select i1 %icmp_ln59, i3 %add_ln57, i3 %l_load" [example-4/src/load_inputs.cc:57]   --->   Operation 137 'select' 'select_ln57_1' <Predicate = (!icmp_ln57)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i3 %select_ln57_1" [example-4/src/load_inputs.cc:57]   --->   Operation 138 'zext' 'zext_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 139 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln57 = mul i13 %zext_ln57, i13 1300" [example-4/src/load_inputs.cc:57]   --->   Operation 139 'mul' 'mul_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln57)   --->   "%xor_ln57 = xor i1 %icmp_ln59, i1 1" [example-4/src/load_inputs.cc:57]   --->   Operation 140 'xor' 'xor_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.59ns)   --->   "%icmp_ln61 = icmp_eq  i7 %dim_load, i7 100" [example-4/src/load_inputs.cc:61]   --->   Operation 141 'icmp' 'icmp_ln61' <Predicate = (!icmp_ln57)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln57 = and i1 %icmp_ln61, i1 %xor_ln57" [example-4/src/load_inputs.cc:57]   --->   Operation 142 'and' 'and_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.70ns)   --->   "%add_ln59 = add i4 %select_ln57, i4 1" [example-4/src/load_inputs.cc:59]   --->   Operation 143 'add' 'add_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln59)   --->   "%or_ln59 = or i1 %and_ln57, i1 %icmp_ln59" [example-4/src/load_inputs.cc:59]   --->   Operation 144 'or' 'or_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln59 = select i1 %or_ln59, i7 0, i7 %dim_load" [example-4/src/load_inputs.cc:59]   --->   Operation 145 'select' 'select_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.35ns)   --->   "%select_ln59_1 = select i1 %and_ln57, i4 %add_ln59, i4 %select_ln57" [example-4/src/load_inputs.cc:59]   --->   Operation 146 'select' 'select_ln59_1' <Predicate = (!icmp_ln57)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i7 %select_ln59" [example-4/src/load_inputs.cc:67]   --->   Operation 147 'trunc' 'trunc_ln67_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln59, i32 3, i32 6" [example-4/src/load_inputs.cc:67]   --->   Operation 148 'partselect' 'lshr_ln' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.63ns)   --->   "%switch_ln67 = switch i3 %trunc_ln67_1, void %branch1311, i3 0, void %branch1304, i3 1, void %branch1305, i3 2, void %branch1306, i3 3, void %branch1307, i3 4, void %branch1308, i3 5, void %branch1309, i3 6, void %branch1310" [example-4/src/load_inputs.cc:67]   --->   Operation 149 'switch' 'switch_ln67' <Predicate = (!icmp_ln57)> <Delay = 0.63>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%indvar_flatten671_load = load i11 %indvar_flatten671" [example-4/src/load_inputs.cc:59]   --->   Operation 150 'load' 'indvar_flatten671_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.70ns)   --->   "%add_ln61 = add i7 %select_ln59, i7 1" [example-4/src/load_inputs.cc:61]   --->   Operation 151 'add' 'add_ln61' <Predicate = (!icmp_ln57)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.73ns)   --->   "%add_ln59_1 = add i11 %indvar_flatten671_load, i11 1" [example-4/src/load_inputs.cc:59]   --->   Operation 152 'add' 'add_ln59_1' <Predicate = (!icmp_ln57)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.30ns)   --->   "%select_ln59_3 = select i1 %icmp_ln59, i11 1, i11 %add_ln59_1" [example-4/src/load_inputs.cc:59]   --->   Operation 153 'select' 'select_ln59_3' <Predicate = (!icmp_ln57)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.38ns)   --->   "%store_ln57 = store i13 %add_ln57_1, i13 %indvar_flatten689" [example-4/src/load_inputs.cc:57]   --->   Operation 154 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.38>
ST_2 : Operation 155 [1/1] (0.38ns)   --->   "%store_ln57 = store i3 %select_ln57_1, i3 %l" [example-4/src/load_inputs.cc:57]   --->   Operation 155 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.38>
ST_2 : Operation 156 [1/1] (0.38ns)   --->   "%store_ln59 = store i11 %select_ln59_3, i11 %indvar_flatten671" [example-4/src/load_inputs.cc:59]   --->   Operation 156 'store' 'store_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.38>
ST_2 : Operation 157 [1/1] (0.38ns)   --->   "%store_ln59 = store i4 %select_ln59_1, i4 %i" [example-4/src/load_inputs.cc:59]   --->   Operation 157 'store' 'store_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.38>
ST_2 : Operation 158 [1/1] (0.38ns)   --->   "%store_ln61 = store i7 %add_ln61, i7 %dim" [example-4/src/load_inputs.cc:61]   --->   Operation 158 'store' 'store_ln61' <Predicate = (!icmp_ln57)> <Delay = 0.38>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 159 'br' 'br_ln0' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.28>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i4 %i_4" [example-4/src/load_inputs.cc:59]   --->   Operation 160 'zext' 'zext_ln59' <Predicate = (!icmp_ln59 & !and_ln57)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (1.55ns)   --->   "%mul_ln61 = mul i11 %zext_ln59, i11 100" [example-4/src/load_inputs.cc:61]   --->   Operation 161 'mul' 'mul_ln61' <Predicate = (!icmp_ln59 & !and_ln57)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 162 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln57 = mul i13 %zext_ln57, i13 1300" [example-4/src/load_inputs.cc:57]   --->   Operation 163 'mul' 'mul_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln63)   --->   "%select_ln57_2 = select i1 %icmp_ln59, i11 0, i11 %mul_ln61" [example-4/src/load_inputs.cc:57]   --->   Operation 164 'select' 'select_ln57_2' <Predicate = (!icmp_ln57 & !and_ln57)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i4 %add_ln59" [example-4/src/load_inputs.cc:59]   --->   Operation 165 'zext' 'zext_ln59_1' <Predicate = (!icmp_ln57 & and_ln57)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (1.55ns)   --->   "%mul_ln61_1 = mul i11 %zext_ln59_1, i11 100" [example-4/src/load_inputs.cc:61]   --->   Operation 166 'mul' 'mul_ln61_1' <Predicate = (!icmp_ln57 & and_ln57)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln63)   --->   "%select_ln59_2 = select i1 %and_ln57, i11 %mul_ln61_1, i11 %select_ln57_2" [example-4/src/load_inputs.cc:59]   --->   Operation 167 'select' 'select_ln59_2' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln63)   --->   "%zext_ln63 = zext i7 %select_ln59" [example-4/src/load_inputs.cc:63]   --->   Operation 168 'zext' 'zext_ln63' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.73ns) (out node of the LUT)   --->   "%add_ln63 = add i11 %select_ln59_2, i11 %zext_ln63" [example-4/src/load_inputs.cc:63]   --->   Operation 169 'add' 'add_ln63' <Predicate = (!icmp_ln57)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 170 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln57 = mul i13 %zext_ln57, i13 1300" [example-4/src/load_inputs.cc:57]   --->   Operation 170 'mul' 'mul_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i11 %add_ln63" [example-4/src/load_inputs.cc:63]   --->   Operation 171 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_1 = add i13 %zext_ln63_1, i13 %mul_ln57" [example-4/src/load_inputs.cc:63]   --->   Operation 172 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.79>
ST_5 : Operation 173 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_1 = add i13 %zext_ln63_1, i13 %mul_ln57" [example-4/src/load_inputs.cc:63]   --->   Operation 173 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %add_ln63_1, i1 0" [example-4/src/load_inputs.cc:63]   --->   Operation 174 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i14 %shl_ln3" [example-4/src/load_inputs.cc:63]   --->   Operation 175 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i13 %add_ln63_1" [example-4/src/load_inputs.cc:63]   --->   Operation 176 'trunc' 'trunc_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (1.14ns)   --->   "%add_ln63_2 = add i64 %zext_ln63_2, i64 %edge_embedding_weight_in_read" [example-4/src/load_inputs.cc:63]   --->   Operation 177 'add' 'add_ln63_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln63_3 = partselect i57 @_ssdm_op_PartSelect.i57.i64.i32.i32, i64 %add_ln63_2, i32 7, i32 63" [example-4/src/load_inputs.cc:63]   --->   Operation 178 'partselect' 'trunc_ln63_3' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i57 %trunc_ln63_3" [example-4/src/load_inputs.cc:63]   --->   Operation 179 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i1024 %mem, i64 %sext_ln63" [example-4/src/load_inputs.cc:63]   --->   Operation 180 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [70/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 181 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 182 [69/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 182 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 183 [68/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 183 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 184 [67/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 184 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 185 [66/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 185 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 186 [65/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 186 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 187 [64/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 187 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 188 [63/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 188 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 189 [62/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 189 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 190 [61/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 190 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 191 [60/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 191 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 192 [59/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 192 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 193 [58/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 193 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 194 [57/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 194 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 195 [56/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 195 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 196 [55/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 196 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 197 [54/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 197 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 198 [53/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 198 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 199 [52/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 199 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 200 [51/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 200 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 201 [50/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 201 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 202 [49/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 202 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 203 [48/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 203 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 204 [47/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 204 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 205 [46/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 205 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 206 [45/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 206 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 207 [44/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 207 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 208 [43/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 208 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 209 [42/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 209 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 210 [41/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 210 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 211 [40/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 211 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 212 [39/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 212 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 213 [38/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 213 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 214 [37/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 214 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 215 [36/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 215 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 216 [35/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 216 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 217 [34/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 217 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 218 [33/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 218 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 219 [32/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 219 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 220 [31/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 220 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 221 [30/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 221 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 222 [29/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 222 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 223 [28/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 223 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 224 [27/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 224 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 225 [26/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 225 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 226 [25/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 226 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 227 [24/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 227 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 228 [23/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 228 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 229 [22/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 229 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 230 [21/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 230 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 231 [20/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 231 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 232 [19/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 232 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 233 [18/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 233 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 234 [17/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 234 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 235 [16/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 235 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 236 [15/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 236 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 237 [14/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 237 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 238 [13/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 238 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 239 [12/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 239 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 240 [11/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 240 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 241 [10/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 241 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 242 [9/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 242 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 243 [8/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 243 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 244 [7/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 244 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 245 [6/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 245 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 246 [5/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 246 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i3 %select_ln57_1" [example-4/src/load_inputs.cc:67]   --->   Operation 247 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 248 [3/3] (0.99ns) (grouped into DSP with root node add_ln67)   --->   "%mul_ln67 = mul i7 %zext_ln67, i7 13" [example-4/src/load_inputs.cc:67]   --->   Operation 248 'mul' 'mul_ln67' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 249 [4/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 249 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 250 [2/3] (0.99ns) (grouped into DSP with root node add_ln67)   --->   "%mul_ln67 = mul i7 %zext_ln67, i7 13" [example-4/src/load_inputs.cc:67]   --->   Operation 250 'mul' 'mul_ln67' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 251 [3/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 251 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.43>
ST_74 : Operation 252 [1/3] (0.00ns) (grouped into DSP with root node add_ln67)   --->   "%mul_ln67 = mul i7 %zext_ln67, i7 13" [example-4/src/load_inputs.cc:67]   --->   Operation 252 'mul' 'mul_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i4 %select_ln59_1" [example-4/src/load_inputs.cc:67]   --->   Operation 253 'zext' 'zext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 254 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln67 = add i7 %mul_ln67, i7 %zext_ln67_1" [example-4/src/load_inputs.cc:67]   --->   Operation 254 'add' 'add_ln67' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 255 [2/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 255 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 2.43>
ST_75 : Operation 256 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln67 = add i7 %mul_ln67, i7 %zext_ln67_1" [example-4/src/load_inputs.cc:67]   --->   Operation 256 'add' 'add_ln67' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i7 %add_ln67" [example-4/src/load_inputs.cc:67]   --->   Operation 257 'zext' 'zext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 258 [3/3] (0.99ns) (grouped into DSP with root node add_ln67_1)   --->   "%mul_ln67_1 = mul i10 %zext_ln67_2, i10 13" [example-4/src/load_inputs.cc:67]   --->   Operation 258 'mul' 'mul_ln67_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i7 %add_ln67" [example-4/src/load_inputs.cc:67]   --->   Operation 259 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 260 [1/70] (2.43ns)   --->   "%mem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i1024P1A, i1024 %mem_addr, i32 1" [example-4/src/load_inputs.cc:63]   --->   Operation 260 'readreq' 'mem_load_6_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 2.43>
ST_76 : Operation 261 [2/3] (0.99ns) (grouped into DSP with root node add_ln67_1)   --->   "%mul_ln67_1 = mul i10 %zext_ln67_2, i10 13" [example-4/src/load_inputs.cc:67]   --->   Operation 261 'mul' 'mul_ln67_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 262 [1/1] (2.43ns)   --->   "%mem_addr_read = read i1024 @_ssdm_op_Read.m_axi.i1024P1A, i1024 %mem_addr" [example-4/src/load_inputs.cc:63]   --->   Operation 262 'read' 'mem_addr_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 2.14>
ST_77 : Operation 263 [1/3] (0.00ns) (grouped into DSP with root node add_ln67_1)   --->   "%mul_ln67_1 = mul i10 %zext_ln67_2, i10 13" [example-4/src/load_inputs.cc:67]   --->   Operation 263 'mul' 'mul_ln67_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 264 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln67, i4 0" [example-4/src/load_inputs.cc:67]   --->   Operation 264 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 265 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln67, i2 0" [example-4/src/load_inputs.cc:67]   --->   Operation 265 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln67_3 = zext i9 %tmp" [example-4/src/load_inputs.cc:67]   --->   Operation 266 'zext' 'zext_ln67_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln67 = sub i10 %p_shl_cast, i10 %zext_ln67_3" [example-4/src/load_inputs.cc:67]   --->   Operation 267 'sub' 'sub_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln63_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln63, i1 0" [example-4/src/load_inputs.cc:63]   --->   Operation 268 'bitconcatenate' 'trunc_ln63_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 269 [1/1] (0.70ns)   --->   "%add_ln63_3 = add i7 %trunc_ln63_2, i7 %trunc_ln14_read" [example-4/src/load_inputs.cc:63]   --->   Operation 269 'add' 'add_ln63_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 270 [1/1] (0.00ns)   --->   "%shl_ln63_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %add_ln63_3, i3 0" [example-4/src/load_inputs.cc:63]   --->   Operation 270 'bitconcatenate' 'shl_ln63_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i10 %shl_ln63_1" [example-4/src/load_inputs.cc:63]   --->   Operation 271 'zext' 'zext_ln63_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 272 [1/1] (1.44ns)   --->   "%lshr_ln63 = lshr i1024 %mem_addr_read, i1024 %zext_ln63_3" [example-4/src/load_inputs.cc:63]   --->   Operation 272 'lshr' 'lshr_ln63' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln63_1 = trunc i1024 %lshr_ln63" [example-4/src/load_inputs.cc:63]   --->   Operation 273 'trunc' 'trunc_ln63_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln67_4 = zext i4 %lshr_ln" [example-4/src/load_inputs.cc:67]   --->   Operation 274 'zext' 'zext_ln67_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 275 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln67_1 = add i10 %mul_ln67_1, i10 %zext_ln67_4" [example-4/src/load_inputs.cc:67]   --->   Operation 275 'add' 'add_ln67_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 276 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln67_2 = add i10 %sub_ln67, i10 %zext_ln67_4" [example-4/src/load_inputs.cc:67]   --->   Operation 276 'add' 'add_ln67_2' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 358 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 358 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 78 <SV = 77> <Delay = 1.82>
ST_78 : Operation 277 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @load_edge_emb_weights_load_edge_emb_weights_feat_load_edge_emb_weights_dim_str"   --->   Operation 277 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 278 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6500, i64 6500, i64 6500"   --->   Operation 278 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 279 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 279 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 280 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @load_edge_emb_weights_feat_load_edge_emb_weights_dim_str"   --->   Operation 280 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 281 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 281 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 282 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [example-4/src/load_inputs.cc:61]   --->   Operation 282 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 283 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln67_1 = add i10 %mul_ln67_1, i10 %zext_ln67_4" [example-4/src/load_inputs.cc:67]   --->   Operation 283 'add' 'add_ln67_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln67_5 = zext i10 %add_ln67_1" [example-4/src/load_inputs.cc:67]   --->   Operation 284 'zext' 'zext_ln67_5' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 285 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_0_0_addr = getelementptr i16 %edge_embedding_weights_V_0_0, i64 0, i64 %zext_ln67_5" [example-4/src/load_inputs.cc:67]   --->   Operation 285 'getelementptr' 'edge_embedding_weights_V_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 286 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_0_1_addr = getelementptr i16 %edge_embedding_weights_V_0_1, i64 0, i64 %zext_ln67_5" [example-4/src/load_inputs.cc:67]   --->   Operation 286 'getelementptr' 'edge_embedding_weights_V_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 287 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_0_2_addr = getelementptr i16 %edge_embedding_weights_V_0_2, i64 0, i64 %zext_ln67_5" [example-4/src/load_inputs.cc:67]   --->   Operation 287 'getelementptr' 'edge_embedding_weights_V_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 288 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_0_3_addr = getelementptr i16 %edge_embedding_weights_V_0_3, i64 0, i64 %zext_ln67_5" [example-4/src/load_inputs.cc:67]   --->   Operation 288 'getelementptr' 'edge_embedding_weights_V_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln67_6 = zext i10 %add_ln67_2" [example-4/src/load_inputs.cc:67]   --->   Operation 289 'zext' 'zext_ln67_6' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 290 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_0_4_addr = getelementptr i16 %edge_embedding_weights_V_0_4, i64 0, i64 %zext_ln67_6" [example-4/src/load_inputs.cc:67]   --->   Operation 290 'getelementptr' 'edge_embedding_weights_V_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 291 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_0_5_addr = getelementptr i16 %edge_embedding_weights_V_0_5, i64 0, i64 %zext_ln67_6" [example-4/src/load_inputs.cc:67]   --->   Operation 291 'getelementptr' 'edge_embedding_weights_V_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 292 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_0_6_addr = getelementptr i16 %edge_embedding_weights_V_0_6, i64 0, i64 %zext_ln67_6" [example-4/src/load_inputs.cc:67]   --->   Operation 292 'getelementptr' 'edge_embedding_weights_V_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 293 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_0_7_addr = getelementptr i16 %edge_embedding_weights_V_0_7, i64 0, i64 %zext_ln67_6" [example-4/src/load_inputs.cc:67]   --->   Operation 293 'getelementptr' 'edge_embedding_weights_V_0_7_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 294 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_0_addr = getelementptr i16 %edge_embedding_weights_V_1_0, i64 0, i64 %zext_ln67_5" [example-4/src/load_inputs.cc:67]   --->   Operation 294 'getelementptr' 'edge_embedding_weights_V_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 295 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_1_addr = getelementptr i16 %edge_embedding_weights_V_1_1, i64 0, i64 %zext_ln67_5" [example-4/src/load_inputs.cc:67]   --->   Operation 295 'getelementptr' 'edge_embedding_weights_V_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 296 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_2_addr = getelementptr i16 %edge_embedding_weights_V_1_2, i64 0, i64 %zext_ln67_5" [example-4/src/load_inputs.cc:67]   --->   Operation 296 'getelementptr' 'edge_embedding_weights_V_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 297 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_3_addr = getelementptr i16 %edge_embedding_weights_V_1_3, i64 0, i64 %zext_ln67_5" [example-4/src/load_inputs.cc:67]   --->   Operation 297 'getelementptr' 'edge_embedding_weights_V_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 298 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_4_addr = getelementptr i16 %edge_embedding_weights_V_1_4, i64 0, i64 %zext_ln67_6" [example-4/src/load_inputs.cc:67]   --->   Operation 298 'getelementptr' 'edge_embedding_weights_V_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 299 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_5_addr = getelementptr i16 %edge_embedding_weights_V_1_5, i64 0, i64 %zext_ln67_6" [example-4/src/load_inputs.cc:67]   --->   Operation 299 'getelementptr' 'edge_embedding_weights_V_1_5_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 300 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_6_addr = getelementptr i16 %edge_embedding_weights_V_1_6, i64 0, i64 %zext_ln67_6" [example-4/src/load_inputs.cc:67]   --->   Operation 300 'getelementptr' 'edge_embedding_weights_V_1_6_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 301 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_1_7_addr = getelementptr i16 %edge_embedding_weights_V_1_7, i64 0, i64 %zext_ln67_6" [example-4/src/load_inputs.cc:67]   --->   Operation 301 'getelementptr' 'edge_embedding_weights_V_1_7_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 302 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_2_0_addr = getelementptr i16 %edge_embedding_weights_V_2_0, i64 0, i64 %zext_ln67_5" [example-4/src/load_inputs.cc:67]   --->   Operation 302 'getelementptr' 'edge_embedding_weights_V_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 303 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_2_1_addr = getelementptr i16 %edge_embedding_weights_V_2_1, i64 0, i64 %zext_ln67_5" [example-4/src/load_inputs.cc:67]   --->   Operation 303 'getelementptr' 'edge_embedding_weights_V_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 304 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_2_2_addr = getelementptr i16 %edge_embedding_weights_V_2_2, i64 0, i64 %zext_ln67_5" [example-4/src/load_inputs.cc:67]   --->   Operation 304 'getelementptr' 'edge_embedding_weights_V_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 305 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_2_3_addr = getelementptr i16 %edge_embedding_weights_V_2_3, i64 0, i64 %zext_ln67_5" [example-4/src/load_inputs.cc:67]   --->   Operation 305 'getelementptr' 'edge_embedding_weights_V_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 306 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_2_4_addr = getelementptr i16 %edge_embedding_weights_V_2_4, i64 0, i64 %zext_ln67_6" [example-4/src/load_inputs.cc:67]   --->   Operation 306 'getelementptr' 'edge_embedding_weights_V_2_4_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 307 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_2_5_addr = getelementptr i16 %edge_embedding_weights_V_2_5, i64 0, i64 %zext_ln67_6" [example-4/src/load_inputs.cc:67]   --->   Operation 307 'getelementptr' 'edge_embedding_weights_V_2_5_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 308 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_2_6_addr = getelementptr i16 %edge_embedding_weights_V_2_6, i64 0, i64 %zext_ln67_6" [example-4/src/load_inputs.cc:67]   --->   Operation 308 'getelementptr' 'edge_embedding_weights_V_2_6_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 309 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_2_7_addr = getelementptr i16 %edge_embedding_weights_V_2_7, i64 0, i64 %zext_ln67_6" [example-4/src/load_inputs.cc:67]   --->   Operation 309 'getelementptr' 'edge_embedding_weights_V_2_7_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 310 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_3_0_addr = getelementptr i16 %edge_embedding_weights_V_3_0, i64 0, i64 %zext_ln67_5" [example-4/src/load_inputs.cc:67]   --->   Operation 310 'getelementptr' 'edge_embedding_weights_V_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 311 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_3_1_addr = getelementptr i16 %edge_embedding_weights_V_3_1, i64 0, i64 %zext_ln67_5" [example-4/src/load_inputs.cc:67]   --->   Operation 311 'getelementptr' 'edge_embedding_weights_V_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 312 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_3_2_addr = getelementptr i16 %edge_embedding_weights_V_3_2, i64 0, i64 %zext_ln67_5" [example-4/src/load_inputs.cc:67]   --->   Operation 312 'getelementptr' 'edge_embedding_weights_V_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 313 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_3_3_addr = getelementptr i16 %edge_embedding_weights_V_3_3, i64 0, i64 %zext_ln67_5" [example-4/src/load_inputs.cc:67]   --->   Operation 313 'getelementptr' 'edge_embedding_weights_V_3_3_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 314 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_3_4_addr = getelementptr i16 %edge_embedding_weights_V_3_4, i64 0, i64 %zext_ln67_6" [example-4/src/load_inputs.cc:67]   --->   Operation 314 'getelementptr' 'edge_embedding_weights_V_3_4_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 315 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_3_5_addr = getelementptr i16 %edge_embedding_weights_V_3_5, i64 0, i64 %zext_ln67_6" [example-4/src/load_inputs.cc:67]   --->   Operation 315 'getelementptr' 'edge_embedding_weights_V_3_5_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 316 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_3_6_addr = getelementptr i16 %edge_embedding_weights_V_3_6, i64 0, i64 %zext_ln67_6" [example-4/src/load_inputs.cc:67]   --->   Operation 316 'getelementptr' 'edge_embedding_weights_V_3_6_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 317 [1/1] (0.00ns)   --->   "%edge_embedding_weights_V_3_7_addr = getelementptr i16 %edge_embedding_weights_V_3_7, i64 0, i64 %zext_ln67_6" [example-4/src/load_inputs.cc:67]   --->   Operation 317 'getelementptr' 'edge_embedding_weights_V_3_7_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 318 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_0_6_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 318 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 6)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_78 : Operation 319 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_1_6_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 319 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 6)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_78 : Operation 320 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_2_6_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 320 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 6)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_78 : Operation 321 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_3_6_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 321 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 6)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_78 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split22151216321752187"   --->   Operation 322 'br' 'br_ln0' <Predicate = (trunc_ln67_1 == 6)> <Delay = 0.00>
ST_78 : Operation 323 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_0_5_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 323 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 5)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_78 : Operation 324 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_1_5_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 324 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 5)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_78 : Operation 325 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_2_5_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 325 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 5)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_78 : Operation 326 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_3_5_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 326 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 5)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_78 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split22151216321752187"   --->   Operation 327 'br' 'br_ln0' <Predicate = (trunc_ln67_1 == 5)> <Delay = 0.00>
ST_78 : Operation 328 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_0_4_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 328 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 4)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_78 : Operation 329 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_1_4_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 329 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 4)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_78 : Operation 330 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_2_4_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 330 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 4)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_78 : Operation 331 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_3_4_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 331 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 4)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_78 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split22151216321752187"   --->   Operation 332 'br' 'br_ln0' <Predicate = (trunc_ln67_1 == 4)> <Delay = 0.00>
ST_78 : Operation 333 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_0_3_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 333 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 3)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_78 : Operation 334 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_1_3_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 334 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 3)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_78 : Operation 335 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_2_3_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 335 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 3)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_78 : Operation 336 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_3_3_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 336 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 3)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_78 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split22151216321752187"   --->   Operation 337 'br' 'br_ln0' <Predicate = (trunc_ln67_1 == 3)> <Delay = 0.00>
ST_78 : Operation 338 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_0_2_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 338 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 2)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_78 : Operation 339 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_1_2_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 339 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 2)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_78 : Operation 340 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_2_2_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 340 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 2)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_78 : Operation 341 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_3_2_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 341 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 2)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_78 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split22151216321752187"   --->   Operation 342 'br' 'br_ln0' <Predicate = (trunc_ln67_1 == 2)> <Delay = 0.00>
ST_78 : Operation 343 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_0_1_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 343 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 1)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_78 : Operation 344 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_1_1_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 344 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 1)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_78 : Operation 345 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_2_1_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 345 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 1)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_78 : Operation 346 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_3_1_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 346 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 1)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_78 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split22151216321752187"   --->   Operation 347 'br' 'br_ln0' <Predicate = (trunc_ln67_1 == 1)> <Delay = 0.00>
ST_78 : Operation 348 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_0_0_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 348 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 0)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_78 : Operation 349 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_1_0_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 349 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 0)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_78 : Operation 350 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_2_0_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 350 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 0)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_78 : Operation 351 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_3_0_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 351 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 0)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 845> <RAM>
ST_78 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split22151216321752187"   --->   Operation 352 'br' 'br_ln0' <Predicate = (trunc_ln67_1 == 0)> <Delay = 0.00>
ST_78 : Operation 353 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_0_7_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 353 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 7)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_78 : Operation 354 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_1_7_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 354 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 7)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_78 : Operation 355 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_2_7_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 355 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 7)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_78 : Operation 356 [1/1] (1.17ns)   --->   "%store_ln67 = store i16 %trunc_ln63_1, i10 %edge_embedding_weights_V_3_7_addr" [example-4/src/load_inputs.cc:67]   --->   Operation 356 'store' 'store_ln67' <Predicate = (trunc_ln67_1 == 7)> <Delay = 1.17> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 780> <RAM>
ST_78 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split22151216321752187"   --->   Operation 357 'br' 'br_ln0' <Predicate = (trunc_ln67_1 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten689') [40]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten689' [76]  (0.387 ns)

 <State 2>: 2.41ns
The critical path consists of the following:
	'load' operation ('indvar_flatten671_load_1', example-4/src/load_inputs.cc:59) on local variable 'indvar_flatten671' [93]  (0 ns)
	'icmp' operation ('icmp_ln59', example-4/src/load_inputs.cc:59) [98]  (0.617 ns)
	'select' operation ('select_ln57', example-4/src/load_inputs.cc:57) [99]  (0.351 ns)
	'add' operation ('add_ln59', example-4/src/load_inputs.cc:59) [110]  (0.708 ns)
	'select' operation ('select_ln59_1', example-4/src/load_inputs.cc:59) [114]  (0.351 ns)
	'store' operation ('store_ln59', example-4/src/load_inputs.cc:59) of variable 'select_ln59_1', example-4/src/load_inputs.cc:59 on local variable 'i' [244]  (0.387 ns)

 <State 3>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln61', example-4/src/load_inputs.cc:61) [86]  (1.55 ns)
	'select' operation ('select_ln57_2', example-4/src/load_inputs.cc:57) [105]  (0 ns)
	'select' operation ('select_ln59_2', example-4/src/load_inputs.cc:59) [126]  (0 ns)
	'add' operation ('add_ln63', example-4/src/load_inputs.cc:63) [130]  (0.735 ns)

 <State 4>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[132] ('mul_ln57', example-4/src/load_inputs.cc:57) [104]  (0 ns)
	'add' operation of DSP[132] ('add_ln63_1', example-4/src/load_inputs.cc:63) [132]  (0.645 ns)

 <State 5>: 1.79ns
The critical path consists of the following:
	'add' operation of DSP[132] ('add_ln63_1', example-4/src/load_inputs.cc:63) [132]  (0.645 ns)
	'add' operation ('add_ln63_2', example-4/src/load_inputs.cc:63) [137]  (1.15 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', example-4/src/load_inputs.cc:63) [140]  (0 ns)
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 74>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 75>: 2.43ns
The critical path consists of the following:
	bus request operation ('mem_load_6_req', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [141]  (2.43 ns)

 <State 76>: 2.43ns
The critical path consists of the following:
	bus read operation ('mem_addr_read', example-4/src/load_inputs.cc:63) on port 'mem' (example-4/src/load_inputs.cc:63) [142]  (2.43 ns)

 <State 77>: 2.15ns
The critical path consists of the following:
	'add' operation ('add_ln63_3', example-4/src/load_inputs.cc:63) [143]  (0.706 ns)
	'lshr' operation ('lshr_ln63', example-4/src/load_inputs.cc:63) [146]  (1.44 ns)

 <State 78>: 1.82ns
The critical path consists of the following:
	'add' operation of DSP[151] ('add_ln67_1', example-4/src/load_inputs.cc:67) [151]  (0.645 ns)
	'getelementptr' operation ('edge_embedding_weights_V_0_2_addr', example-4/src/load_inputs.cc:67) [155]  (0 ns)
	'store' operation ('store_ln67', example-4/src/load_inputs.cc:67) of variable 'trunc_ln63_1', example-4/src/load_inputs.cc:63 on array 'edge_embedding_weights_V_0_2' [213]  (1.18 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
