design_geral_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_geral/ip/design_geral_processing_system7_0_0/sim/design_geral_processing_system7_0_0.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
mem_itemlist.v,verilog,xil_defaultlib,../../../bd/design_geral/ip/design_geral_scheduler_0_0/src/mem_itemlist/sim/mem_itemlist.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
mem_commandlist.v,verilog,xil_defaultlib,../../../bd/design_geral/ip/design_geral_scheduler_0_0/src/mem_commandlist/sim/mem_commandlist.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
mem_prioritylist.v,verilog,xil_defaultlib,../../../bd/design_geral/ip/design_geral_scheduler_0_0/src/mem_prioritylist/sim/mem_prioritylist.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
mem_delaylist.v,verilog,xil_defaultlib,../../../bd/design_geral/ip/design_geral_scheduler_0_0/src/mem_delaylist/sim/mem_delaylist.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
scheduler_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_geral/ipshared/ef77/hdl/scheduler_v1_0_S00_AXI.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
delaylist_module.v,verilog,xil_defaultlib,../../../bd/design_geral/ipshared/ef77/src/delaylist_module.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
highpriority_selector.v,verilog,xil_defaultlib,../../../bd/design_geral/ipshared/ef77/src/highpriority_selector.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
insert_item.v,verilog,xil_defaultlib,../../../bd/design_geral/ipshared/ef77/src/insert_item.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
listmanager_module.v,verilog,xil_defaultlib,../../../bd/design_geral/ipshared/ef77/src/listmanager_module.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
readylist_module.v,verilog,xil_defaultlib,../../../bd/design_geral/ipshared/ef77/src/readylist_module.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
remove_item.v,verilog,xil_defaultlib,../../../bd/design_geral/ipshared/ef77/src/remove_item.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
scheduler.v,verilog,xil_defaultlib,../../../bd/design_geral/ipshared/ef77/src/scheduler.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
scheduler_v1_0.v,verilog,xil_defaultlib,../../../bd/design_geral/ipshared/ef77/hdl/scheduler_v1_0.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
design_geral_scheduler_0_0.v,verilog,xil_defaultlib,../../../bd/design_geral/ip/design_geral_scheduler_0_0/sim/design_geral_scheduler_0_0.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
design_geral_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_geral/ip/design_geral_xlconstant_0_0/sim/design_geral_xlconstant_0_0.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
design_geral_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_geral/ip/design_geral_rst_ps7_0_100M_0/sim/design_geral_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
design_geral_xlconstant_1_0.v,verilog,xil_defaultlib,../../../bd/design_geral/ip/design_geral_xlconstant_1_0/sim/design_geral_xlconstant_1_0.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
design_geral.v,verilog,xil_defaultlib,../../../bd/design_geral/sim/design_geral.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
design_geral_axi_timer_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_geral/ip/design_geral_axi_timer_0_0/sim/design_geral_axi_timer_0_0.vhd,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
design_geral_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_geral/ip/design_geral_xlconcat_0_0/sim/design_geral_xlconcat_0_0.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
design_geral_c_counter_binary_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_geral/ip/design_geral_c_counter_binary_0_0/sim/design_geral_c_counter_binary_0_0.vhd,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
design_geral_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_geral/ip/design_geral_xbar_0/sim/design_geral_xbar_0.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
mem_timers.v,verilog,xil_defaultlib,../../../bd/design_geral/ip/design_geral_timers_ip_0_0/src/mem_timers/sim/mem_timers.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
mem_info.v,verilog,xil_defaultlib,../../../bd/design_geral/ip/design_geral_timers_ip_0_0/src/mem_info/sim/mem_info.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
timers_ip_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_geral/ipshared/72b8/hdl/timers_ip_v1_0_S00_AXI.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
timers_module.v,verilog,xil_defaultlib,../../../bd/design_geral/ipshared/72b8/src/timers_module.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
timers_ip_v1_0.v,verilog,xil_defaultlib,../../../bd/design_geral/ipshared/72b8/hdl/timers_ip_v1_0.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
design_geral_timers_ip_0_0.v,verilog,xil_defaultlib,../../../bd/design_geral/ip/design_geral_timers_ip_0_0/sim/design_geral_timers_ip_0_0.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
design_geral_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_geral/ip/design_geral_auto_pc_0/sim/design_geral_auto_pc_0.v,incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/ec67/hdl"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/5bb9/hdl/verilog"incdir="../../../../project_srtos.srcs/sources_1/bd/design_geral/ipshared/70fd/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
