# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project apb_to_fifo
# Compile of top_level_tb.v was successful.
# Compile of top_level.v was successful.
# Compile of tb.v was successful.
# Compile of fifo_top.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_slave.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# 7 compiles, 0 failed with no errors.
vsim work.tb_top
# vsim work.tb_top 
# Start time: 17:53:45 on Feb 27,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:/Users/PC/Documents/Chung_training/code/I2C_APB/apb_to_fifo_top.v(58): (vopt-2241) Connection width does not match width of port 'read_address'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(8).
# ** Warning: C:/Users/PC/Documents/Chung_training/code/I2C_APB/apb_to_fifo_top.v(68): (vopt-2241) Connection width does not match width of port 'read_address'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(73).
# Loading work.tb_top(fast)
quit -sim
# End time: 17:53:53 on Feb 27,2024, Elapsed time: 0:00:08
# Errors: 0, Warnings: 2
vsim work.tb_top -voptargs=+acc
# vsim work.tb_top -voptargs="+acc" 
# Start time: 17:54:04 on Feb 27,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_top(fast)
# Loading work.apb_to_fifo(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (8) for port 'read_address'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/fifomem File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/apb_to_fifo_top.v Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (8) for port 'read_address'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(73).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/read_pointer_empty File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/apb_to_fifo_top.v Line: 68
add wave -position insertpoint sim:/tb_top/dut/apb/*
add wave -position insertpoint sim:/tb_top/dut/fifomem/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_level_tb.v(117)
#    Time: 170 ns  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_level_tb.v line 117
quit -sim
# End time: 17:56:31 on Feb 27,2024, Elapsed time: 0:02:27
# Errors: 0, Warnings: 2
# Compile of top_level_tb.v was successful.
# Compile of top_level.v was successful.
# Compile of tb.v was successful.
# Compile of fifo_top.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_slave.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_top
# vsim -voptargs="+acc" work.tb_top 
# Start time: 17:56:40 on Feb 27,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_top(fast)
# Loading work.apb_to_fifo(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (8) for port 'read_address'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/fifomem File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/apb_to_fifo_top.v Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (8) for port 'read_address'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(73).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/read_pointer_empty File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/apb_to_fifo_top.v Line: 68
add wave -position insertpoint sim:/tb_top/dut/apb/*
add wave -position insertpoint sim:/tb_top/dut/fifomem/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_level_tb.v(117)
#    Time: 170 ns  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_level_tb.v line 117
quit -sim
# End time: 17:59:05 on Feb 27,2024, Elapsed time: 0:02:25
# Errors: 0, Warnings: 2
# Compile of top_level_tb.v was successful.
# Compile of top_level.v was successful.
# Compile of tb.v was successful.
# Compile of fifo_top.v was successful.
# Compile of fifo.v was successful.
# Compile of apb_slave.v was successful.
# Compile of apb_to_fifo_top.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_top
# vsim -voptargs="+acc" work.tb_top 
# Start time: 17:59:11 on Feb 27,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_top(fast)
# Loading work.apb_to_fifo(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (8) for port 'read_address'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/fifomem File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/apb_to_fifo_top.v Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (8) for port 'read_address'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(73).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/read_pointer_empty File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/apb_to_fifo_top.v Line: 68
add wave -position insertpoint sim:/tb_top/dut/apb/*
add wave -position insertpoint sim:/tb_top/dut/fifomem/*
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_level_tb.v(147)
#    Time: 250 ns  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_level_tb.v line 147
add wave -position insertpoint sim:/tb_top/dut/write_pointer_full/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_top(fast)
# Loading work.apb_to_fifo(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (8) for port 'read_address'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/fifomem File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/apb_to_fifo_top.v Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (8) for port 'read_address'. The port definition is at: C:/Users/PC/Documents/Chung_training/code/I2C_APB/fifo.v(73).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/read_pointer_empty File: C:/Users/PC/Documents/Chung_training/code/I2C_APB/apb_to_fifo_top.v Line: 68
run -all
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_level_tb.v(147)
#    Time: 250 ns  Iteration: 0  Instance: /tb_top
# 1
# Break in Module tb_top at C:/Users/PC/Documents/Chung_training/code/I2C_APB/top_level_tb.v line 147
