{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644928910631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644928910644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 15 18:11:50 2022 " "Processing started: Tue Feb 15 18:11:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644928910644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644928910644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off line_follow_algo -c line_follow_algo " "Command: quartus_map --read_settings_files=on --write_settings_files=off line_follow_algo -c line_follow_algo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644928910645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644928911511 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644928911511 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sm_0535_ADC_CONVERT.v(36) " "Verilog HDL information at sm_0535_ADC_CONVERT.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "sm_0535_ADC_CONVERT.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_ADC_CONVERT.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1644928925100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_0535_adc_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_0535_adc_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_0535_ADC_CONVERT " "Found entity 1: sm_0535_ADC_CONVERT" {  } { { "sm_0535_ADC_CONVERT.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_ADC_CONVERT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644928925109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644928925109 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" sm_0535_sm_bot_core.v(1) " "Verilog HDL syntax error at sm_0535_sm_bot_core.v(1) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "sm_0535_sm_bot_core.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_sm_bot_core.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1644928925144 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects sm_0535_sm_bot_core.v(1) " "Verilog HDL error at sm_0535_sm_bot_core.v(1): declaring global objects is a SystemVerilog feature" {  } { { "sm_0535_sm_bot_core.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_sm_bot_core.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1644928925144 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects sm_0535_sm_bot_core.v(59) " "Verilog HDL error at sm_0535_sm_bot_core.v(59): declaring global objects is a SystemVerilog feature" {  } { { "sm_0535_sm_bot_core.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_sm_bot_core.v" 59 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1644928925144 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects sm_0535_sm_bot_core.v(60) " "Verilog HDL error at sm_0535_sm_bot_core.v(60): declaring global objects is a SystemVerilog feature" {  } { { "sm_0535_sm_bot_core.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_sm_bot_core.v" 60 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1644928925144 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects sm_0535_sm_bot_core.v(61) " "Verilog HDL error at sm_0535_sm_bot_core.v(61): declaring global objects is a SystemVerilog feature" {  } { { "sm_0535_sm_bot_core.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_sm_bot_core.v" 61 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1644928925144 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects sm_0535_sm_bot_core.v(62) " "Verilog HDL error at sm_0535_sm_bot_core.v(62): declaring global objects is a SystemVerilog feature" {  } { { "sm_0535_sm_bot_core.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_sm_bot_core.v" 62 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1644928925145 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects sm_0535_sm_bot_core.v(64) " "Verilog HDL error at sm_0535_sm_bot_core.v(64): declaring global objects is a SystemVerilog feature" {  } { { "sm_0535_sm_bot_core.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_sm_bot_core.v" 64 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1644928925145 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects sm_0535_sm_bot_core.v(68) " "Verilog HDL error at sm_0535_sm_bot_core.v(68): declaring global objects is a SystemVerilog feature" {  } { { "sm_0535_sm_bot_core.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_sm_bot_core.v" 68 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1644928925145 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects sm_0535_sm_bot_core.v(71) " "Verilog HDL error at sm_0535_sm_bot_core.v(71): declaring global objects is a SystemVerilog feature" {  } { { "sm_0535_sm_bot_core.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_sm_bot_core.v" 71 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1644928925145 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects sm_0535_sm_bot_core.v(72) " "Verilog HDL error at sm_0535_sm_bot_core.v(72): declaring global objects is a SystemVerilog feature" {  } { { "sm_0535_sm_bot_core.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_sm_bot_core.v" 72 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1644928925145 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects sm_0535_sm_bot_core.v(73) " "Verilog HDL error at sm_0535_sm_bot_core.v(73): declaring global objects is a SystemVerilog feature" {  } { { "sm_0535_sm_bot_core.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_sm_bot_core.v" 73 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1644928925145 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects sm_0535_sm_bot_core.v(76) " "Verilog HDL error at sm_0535_sm_bot_core.v(76): declaring global objects is a SystemVerilog feature" {  } { { "sm_0535_sm_bot_core.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_sm_bot_core.v" 76 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1644928925145 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects sm_0535_sm_bot_core.v(77) " "Verilog HDL error at sm_0535_sm_bot_core.v(77): declaring global objects is a SystemVerilog feature" {  } { { "sm_0535_sm_bot_core.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_sm_bot_core.v" 77 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1644928925145 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects sm_0535_sm_bot_core.v(80) " "Verilog HDL error at sm_0535_sm_bot_core.v(80): declaring global objects is a SystemVerilog feature" {  } { { "sm_0535_sm_bot_core.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_sm_bot_core.v" 80 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1644928925145 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects sm_0535_sm_bot_core.v(81) " "Verilog HDL error at sm_0535_sm_bot_core.v(81): declaring global objects is a SystemVerilog feature" {  } { { "sm_0535_sm_bot_core.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_sm_bot_core.v" 81 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1644928925145 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects sm_0535_sm_bot_core.v(82) " "Verilog HDL error at sm_0535_sm_bot_core.v(82): declaring global objects is a SystemVerilog feature" {  } { { "sm_0535_sm_bot_core.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_sm_bot_core.v" 82 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1644928925145 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects sm_0535_sm_bot_core.v(85) " "Verilog HDL error at sm_0535_sm_bot_core.v(85): declaring global objects is a SystemVerilog feature" {  } { { "sm_0535_sm_bot_core.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_sm_bot_core.v" 85 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1644928925145 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects sm_0535_sm_bot_core.v(88) " "Verilog HDL error at sm_0535_sm_bot_core.v(88): declaring global objects is a SystemVerilog feature" {  } { { "sm_0535_sm_bot_core.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_sm_bot_core.v" 88 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1644928925146 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects sm_0535_sm_bot_core.v(89) " "Verilog HDL error at sm_0535_sm_bot_core.v(89): declaring global objects is a SystemVerilog feature" {  } { { "sm_0535_sm_bot_core.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_sm_bot_core.v" 89 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1644928925146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_0535_sm_bot_core.v 0 0 " "Found 0 design units, including 0 entities, in source file sm_0535_sm_bot_core.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644928925147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_adc " "Found entity 1: pll_adc" {  } { { "pll_adc.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/pll_adc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644928925150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644928925150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_0535_uart_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_0535_uart_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_0535_uart_controller " "Found entity 1: sm_0535_uart_controller" {  } { { "sm_0535_uart_controller.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_uart_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644928925173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644928925173 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sm_0535UART_TRANSMITTER.v(44) " "Verilog HDL information at sm_0535UART_TRANSMITTER.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "sm_0535UART_TRANSMITTER.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535UART_TRANSMITTER.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1644928925194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_0535uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_0535uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_0535UART_TRANSMITTER " "Found entity 1: sm_0535UART_TRANSMITTER" {  } { { "sm_0535UART_TRANSMITTER.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535UART_TRANSMITTER.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644928925195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644928925195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_0535_colour_sensor_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_0535_colour_sensor_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_0535_colour_sensor_detection " "Found entity 1: sm_0535_colour_sensor_detection" {  } { { "sm_0535_colour_sensor_detection.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_colour_sensor_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644928925216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644928925216 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sm_0535_SM_TOTALL.v(128) " "Verilog HDL Module Instantiation warning at sm_0535_SM_TOTALL.v(128): ignored dangling comma in List of Port Connections" {  } { { "sm_0535_SM_TOTALL.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_SM_TOTALL.v" 128 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1644928925235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_0535_sm_totall.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_0535_sm_totall.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_0535_SM_TOTALL " "Found entity 1: sm_0535_SM_TOTALL" {  } { { "sm_0535_SM_TOTALL.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_SM_TOTALL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644928925235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644928925235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_tot_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sm_tot_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sm_tot_block " "Found entity 1: sm_tot_block" {  } { { "sm_tot_block.bdf" "" { Schematic "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_tot_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644928925247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644928925247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_0535_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_0535_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_0535_pwm " "Found entity 1: sm_0535_pwm" {  } { { "sm_0535_pwm.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644928925265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644928925265 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sm_0535_UART_Receiver.v(28) " "Verilog HDL information at sm_0535_UART_Receiver.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "sm_0535_UART_Receiver.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_UART_Receiver.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1644928925286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_0535_uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_0535_uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_0535_UART_Receiver " "Found entity 1: sm_0535_UART_Receiver" {  } { { "sm_0535_UART_Receiver.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_UART_Receiver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644928925286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644928925286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_0535_uart_rx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_0535_uart_rx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_0535_uart_rx_controller " "Found entity 1: sm_0535_uart_rx_controller" {  } { { "sm_0535_uart_rx_controller.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/sm_0535_uart_rx_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644928925304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644928925304 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/output_files/line_follow_algo.map.smsg " "Generated suppressed messages file C:/Users/Nipun/Desktop/Eyantra/sm_bot_total/output_files/line_follow_algo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644928925374 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644928925570 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 15 18:12:05 2022 " "Processing ended: Tue Feb 15 18:12:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644928925570 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644928925570 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644928925570 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644928925570 ""}
