###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon May 24 18:19:22 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.313 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.312 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.272 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.044 |  0.009 |  -0.084 |   -0.263 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.052 |  -0.031 |   -0.210 | 
     | sb_wide/out_3_2_id1_bar_reg_3_             |                  | DFQD0BWP40            | 0.049 |  0.000 |  -0.031 |   -0.210 | 
     | sb_wide/out_3_2_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.057 |  0.099 |   0.068 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.050 | -0.003 |   0.065 |   -0.114 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd2_2i_8b | 0.145 |  0.100 |   0.165 |   -0.014 | 
     |                                            |                  | pe_tile_new_unq1      | 0.146 |  0.004 |   0.169 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.170
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.314 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.313 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.273 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.041 |  0.001 |  -0.092 |   -0.272 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.050 |  0.053 |  -0.039 |   -0.219 | 
     | sb_wide/out_2_4_id1_bar_reg_14_            |                  | DFQD2BWP40            | 0.050 |  0.000 |  -0.039 |   -0.218 | 
     | sb_wide/out_2_4_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD2BWP40            | 0.032 |  0.090 |   0.051 |   -0.128 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.029 | -0.002 |   0.050 |   -0.130 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd2_2i_8b | 0.197 |  0.108 |   0.158 |   -0.022 | 
     |                                            |                  | pe_tile_new_unq1      | 0.198 |  0.012 |   0.170 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.170
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.314 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.313 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.273 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.044 |  0.009 |  -0.084 |   -0.264 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.052 |  -0.031 |   -0.211 | 
     | sb_wide/out_3_2_id1_bar_reg_1_             |                  | DFQD0BWP40            | 0.049 |  0.000 |  -0.031 |   -0.211 | 
     | sb_wide/out_3_2_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.059 |  0.100 |   0.069 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.051 | -0.003 |   0.066 |   -0.114 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd2_2i_8b | 0.144 |  0.100 |   0.166 |   -0.014 | 
     |                                            |                  | pe_tile_new_unq1      | 0.145 |  0.004 |   0.170 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.170
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.315 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.314 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.274 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.044 |  0.009 |  -0.084 |   -0.264 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.052 |  -0.031 |   -0.212 | 
     | sb_wide/out_3_2_id1_bar_reg_6_             |                  | DFQD0BWP40            | 0.049 |  0.000 |  -0.031 |   -0.211 | 
     | sb_wide/out_3_2_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.059 |  0.100 |   0.069 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.052 | -0.003 |   0.066 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd2_2i_8b | 0.145 |  0.100 |   0.166 |   -0.014 | 
     |                                            |                  | pe_tile_new_unq1      | 0.146 |  0.004 |   0.170 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T2[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_2_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.171
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.039 |       |  -0.134 |   -0.315 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.039 | 0.001 |  -0.133 |   -0.314 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.033 | 0.036 |  -0.097 |   -0.278 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.036 | 0.007 |  -0.090 |   -0.271 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.065 | 0.052 |  -0.038 |   -0.219 | 
     | sb_1b/out_0_2_id1_reg_0_ |             | EDFQD0BWP40      | 0.066 | 0.004 |  -0.034 |   -0.215 | 
     | sb_1b/out_0_2_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.030 | 0.121 |   0.087 |   -0.093 | 
     | sb_1b/FE_RC_3_0          |             | MUX2D1BWP40      | 0.030 | 0.000 |   0.087 |   -0.093 | 
     | sb_1b/FE_RC_3_0          | I1 v -> Z v | MUX2D1BWP40      | 0.079 | 0.082 |   0.169 |   -0.012 | 
     |                          |             | pe_tile_new_unq1 | 0.079 | 0.001 |   0.171 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.171
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.315 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.314 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.274 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.044 |  0.009 |  -0.084 |   -0.265 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.052 |  -0.031 |   -0.212 | 
     | sb_wide/out_3_2_id1_bar_reg_5_             |                  | DFQD0BWP40            | 0.049 |  0.000 |  -0.031 |   -0.212 | 
     | sb_wide/out_3_2_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.059 |  0.100 |   0.069 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.051 | -0.003 |   0.066 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd2_2i_8b | 0.146 |  0.100 |   0.166 |   -0.015 | 
     |                                            |                  | pe_tile_new_unq1      | 0.147 |  0.005 |   0.171 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.174
  Slack Time                    0.184
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.319 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.318 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.278 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.044 |  0.009 |  -0.084 |   -0.268 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.052 |  -0.031 |   -0.216 | 
     | sb_wide/out_3_2_id1_bar_reg_9_             |                  | DFQD0BWP40            | 0.049 |  0.000 |  -0.031 |   -0.215 | 
     | sb_wide/out_3_2_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.065 |  0.103 |   0.072 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.057 | -0.003 |   0.069 |   -0.116 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd2_2i_8b | 0.140 |  0.103 |   0.172 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.140 |  0.003 |   0.174 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.174
  Slack Time                    0.184
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.319 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.318 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.278 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.041 |  0.001 |  -0.092 |   -0.276 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.050 |  0.053 |  -0.039 |   -0.224 | 
     | sb_wide/out_2_4_id1_bar_reg_15_            |                  | DFQD2BWP40            | 0.050 |  0.001 |  -0.039 |   -0.223 | 
     | sb_wide/out_2_4_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD2BWP40            | 0.030 |  0.089 |   0.050 |   -0.135 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.026 | -0.001 |   0.048 |   -0.136 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd2_2i_8b | 0.201 |  0.113 |   0.161 |   -0.023 | 
     |                                            |                  | pe_tile_new_unq1      | 0.203 |  0.013 |   0.174 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.175
  Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.319 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.318 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.278 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.044 |  0.009 |  -0.084 |   -0.269 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.052 |  -0.031 |   -0.216 | 
     | sb_wide/out_3_2_id1_bar_reg_13_            |                  | DFQD0BWP40            | 0.049 |  0.001 |  -0.031 |   -0.216 | 
     | sb_wide/out_3_2_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.068 |  0.102 |   0.071 |   -0.113 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.059 | -0.003 |   0.068 |   -0.117 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd2_2i_8b | 0.141 |  0.104 |   0.172 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.141 |  0.003 |   0.175 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.175
  Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.319 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.039 |  0.001 |  -0.133 |   -0.318 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.033 |  0.036 |  -0.097 |   -0.282 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.036 |  0.007 |  -0.090 |   -0.275 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.052 |  -0.038 |   -0.223 | 
     | sb_wide/out_0_4_id1_bar_reg_7_             |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.037 |   -0.222 | 
     | sb_wide/out_0_4_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.065 |  0.104 |   0.066 |   -0.119 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.057 | -0.003 |   0.063 |   -0.122 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd2_2i_8b | 0.170 |  0.101 |   0.164 |   -0.021 | 
     |                                            |                  | pe_tile_new_unq1      | 0.171 |  0.011 |   0.175 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.175
  Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.319 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.318 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.278 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.044 |  0.009 |  -0.084 |   -0.269 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.052 |  -0.031 |   -0.216 | 
     | sb_wide/out_3_2_id1_bar_reg_15_            |                  | DFQD0BWP40            | 0.049 |  0.000 |  -0.031 |   -0.216 | 
     | sb_wide/out_3_2_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.066 |  0.104 |   0.073 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.057 | -0.003 |   0.069 |   -0.116 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd2_2i_8b | 0.144 |  0.103 |   0.172 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.145 |  0.003 |   0.175 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.176
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.320 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.319 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.279 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.044 |  0.009 |  -0.084 |   -0.269 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.052 |  -0.031 |   -0.217 | 
     | sb_wide/out_3_2_id1_bar_reg_0_             |                  | DFQD0BWP40            | 0.049 |  0.000 |  -0.031 |   -0.216 | 
     | sb_wide/out_3_2_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.066 |  0.104 |   0.073 |   -0.113 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.058 | -0.003 |   0.069 |   -0.116 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd2_2i_8b | 0.144 |  0.103 |   0.172 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.145 |  0.003 |   0.176 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.176
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.321 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.320 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.279 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.044 |  0.009 |  -0.084 |   -0.270 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.052 |  -0.031 |   -0.218 | 
     | sb_wide/out_3_2_id1_bar_reg_2_             |                  | DFQD0BWP40            | 0.049 |  0.000 |  -0.031 |   -0.217 | 
     | sb_wide/out_3_2_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.068 |  0.105 |   0.074 |   -0.113 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.059 | -0.004 |   0.070 |   -0.116 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd2_2i_8b | 0.144 |  0.103 |   0.173 |   -0.014 | 
     |                                            |                  | pe_tile_new_unq1      | 0.144 |  0.004 |   0.176 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.177
  Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.321 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.039 |  0.001 |  -0.133 |   -0.320 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.033 |  0.036 |  -0.097 |   -0.284 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.036 |  0.007 |  -0.090 |   -0.276 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.052 |  -0.038 |   -0.224 | 
     | sb_wide/out_0_4_id1_bar_reg_1_             |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.037 |   -0.224 | 
     | sb_wide/out_0_4_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.070 |  0.106 |   0.069 |   -0.118 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.061 | -0.004 |   0.065 |   -0.121 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd2_2i_8b | 0.166 |  0.101 |   0.166 |   -0.021 | 
     |                                            |                  | pe_tile_new_unq1      | 0.168 |  0.010 |   0.177 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T0[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_0_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.177
  Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.039 |       |  -0.134 |   -0.321 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.039 | 0.001 |  -0.133 |   -0.320 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.033 | 0.036 |  -0.097 |   -0.284 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.036 | 0.007 |  -0.090 |   -0.277 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.065 | 0.052 |  -0.038 |   -0.225 | 
     | sb_1b/out_2_0_id1_reg_0_ |             | EDFQD0BWP40      | 0.066 | 0.004 |  -0.034 |   -0.220 | 
     | sb_1b/out_2_0_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.027 | 0.120 |   0.086 |   -0.101 | 
     | sb_1b/U242               |             | CKMUX2D2BWP40    | 0.027 | 0.000 |   0.086 |   -0.101 | 
     | sb_1b/U242               | I1 v -> Z v | CKMUX2D2BWP40    | 0.084 | 0.081 |   0.168 |   -0.019 | 
     |                          |             | pe_tile_new_unq1 | 0.086 | 0.009 |   0.177 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[11]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.177
  Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.321 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.320 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.280 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.043 |  0.004 |  -0.089 |   -0.276 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.070 |  0.060 |  -0.029 |   -0.216 | 
     | sb_wide/out_3_0_id1_bar_reg_11_            |                  | DFQD0BWP40            | 0.070 |  0.000 |  -0.029 |   -0.216 | 
     | sb_wide/out_3_0_id1_bar_reg_11_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.061 |  0.105 |   0.076 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.053 | -0.003 |   0.073 |   -0.114 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_3 ^ -> ZN_3 v | nem_ohmux_invd2_2i_8b | 0.142 |  0.100 |   0.173 |   -0.014 | 
     |                                            |                  | pe_tile_new_unq1      | 0.142 |  0.004 |   0.177 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.177
  Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.322 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.321 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.280 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.044 |  0.009 |  -0.084 |   -0.271 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.052 |  -0.031 |   -0.219 | 
     | sb_wide/out_3_2_id1_bar_reg_4_             |                  | DFQD0BWP40            | 0.049 |  0.000 |  -0.031 |   -0.218 | 
     | sb_wide/out_3_2_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.068 |  0.105 |   0.074 |   -0.114 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.059 | -0.004 |   0.070 |   -0.117 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd2_2i_8b | 0.145 |  0.104 |   0.174 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.146 |  0.003 |   0.177 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[11]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.177
  Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.322 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.321 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.281 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.044 |  0.009 |  -0.084 |   -0.271 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.052 |  -0.031 |   -0.219 | 
     | sb_wide/out_3_2_id1_bar_reg_11_            |                  | DFQD0BWP40            | 0.049 |  0.000 |  -0.031 |   -0.218 | 
     | sb_wide/out_3_2_id1_bar_reg_11_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.072 |  0.105 |   0.074 |   -0.114 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.063 | -0.004 |   0.070 |   -0.118 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_3 ^ -> ZN_3 v | nem_ohmux_invd2_2i_8b | 0.140 |  0.105 |   0.175 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.140 |  0.002 |   0.177 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.178
  Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.322 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.321 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.281 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.044 |  0.009 |  -0.084 |   -0.271 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.052 |  -0.031 |   -0.219 | 
     | sb_wide/out_3_2_id1_bar_reg_10_            |                  | DFQD0BWP40            | 0.049 |  0.000 |  -0.031 |   -0.219 | 
     | sb_wide/out_3_2_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.068 |  0.105 |   0.074 |   -0.114 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.060 | -0.004 |   0.070 |   -0.117 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd2_2i_8b | 0.141 |  0.104 |   0.175 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.141 |  0.003 |   0.178 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.179
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.323 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.039 |  0.001 |  -0.133 |   -0.322 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.033 |  0.036 |  -0.097 |   -0.286 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.036 |  0.007 |  -0.090 |   -0.278 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.052 |  -0.038 |   -0.226 | 
     | sb_wide/out_0_4_id1_bar_reg_5_             |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.037 |   -0.226 | 
     | sb_wide/out_0_4_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.070 |  0.106 |   0.069 |   -0.120 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.061 | -0.004 |   0.065 |   -0.123 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd2_2i_8b | 0.170 |  0.102 |   0.168 |   -0.021 | 
     |                                            |                  | pe_tile_new_unq1      | 0.170 |  0.011 |   0.179 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.179
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.323 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.322 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.282 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.043 |  0.004 |  -0.089 |   -0.278 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.070 |  0.060 |  -0.029 |   -0.218 | 
     | sb_wide/out_3_0_id1_bar_reg_4_             |                  | DFQD0BWP40            | 0.070 |  0.001 |  -0.029 |   -0.217 | 
     | sb_wide/out_3_0_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.062 |  0.106 |   0.077 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.054 | -0.003 |   0.074 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd2_2i_8b | 0.138 |  0.102 |   0.176 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.138 |  0.003 |   0.179 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.179
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.323 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.322 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.282 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.044 |  0.009 |  -0.084 |   -0.273 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.052 |  -0.031 |   -0.220 | 
     | sb_wide/out_3_2_id1_bar_reg_8_             |                  | DFQD0BWP40            | 0.049 |  0.000 |  -0.031 |   -0.220 | 
     | sb_wide/out_3_2_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.073 |  0.105 |   0.074 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.063 | -0.004 |   0.070 |   -0.119 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd2_2i_8b | 0.141 |  0.106 |   0.176 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.141 |  0.003 |   0.179 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.179
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.323 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.322 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.282 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.044 |  0.009 |  -0.084 |   -0.273 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.049 |  0.052 |  -0.031 |   -0.220 | 
     | sb_wide/out_3_2_id1_bar_reg_7_             |                  | DFQD0BWP40            | 0.049 |  0.000 |  -0.031 |   -0.220 | 
     | sb_wide/out_3_2_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.070 |  0.106 |   0.075 |   -0.114 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.061 | -0.004 |   0.071 |   -0.118 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd2_2i_8b | 0.145 |  0.104 |   0.175 |   -0.014 | 
     |                                            |                  | pe_tile_new_unq1      | 0.145 |  0.004 |   0.179 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.179
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.324 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.323 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.282 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.043 |  0.004 |  -0.089 |   -0.278 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.070 |  0.060 |  -0.029 |   -0.219 | 
     | sb_wide/out_3_0_id1_bar_reg_3_             |                  | DFQD0BWP40            | 0.070 |  0.000 |  -0.029 |   -0.218 | 
     | sb_wide/out_3_0_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.062 |  0.106 |   0.077 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.054 | -0.003 |   0.074 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd2_2i_8b | 0.139 |  0.102 |   0.176 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.139 |  0.003 |   0.179 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.180
  Slack Time                    0.190
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.324 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.323 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.283 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.043 |  0.006 |  -0.087 |   -0.277 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.068 |  0.058 |  -0.029 |   -0.218 | 
     | sb_wide/out_3_1_id1_bar_reg_13_            |                  | DFQD0BWP40            | 0.068 |  0.001 |  -0.028 |   -0.218 | 
     | sb_wide/out_3_1_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.063 |  0.106 |   0.078 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.055 | -0.003 |   0.075 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd2_2i_8b | 0.144 |  0.102 |   0.176 |   -0.014 | 
     |                                            |                  | pe_tile_new_unq1      | 0.144 |  0.004 |   0.180 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[12]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.180
  Slack Time                    0.190
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.325 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.324 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.283 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.043 |  0.004 |  -0.089 |   -0.279 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.070 |  0.060 |  -0.029 |   -0.220 | 
     | sb_wide/out_3_0_id1_bar_reg_12_            |                  | DFQD0BWP40            | 0.070 |  0.000 |  -0.029 |   -0.219 | 
     | sb_wide/out_3_0_id1_bar_reg_12_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.065 |  0.108 |   0.079 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.057 | -0.003 |   0.075 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_4 ^ -> ZN_4 v | nem_ohmux_invd2_2i_8b | 0.140 |  0.102 |   0.177 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.141 |  0.003 |   0.180 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.180
  Slack Time                    0.190
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.325 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.324 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.284 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.043 |  0.004 |  -0.089 |   -0.279 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.070 |  0.060 |  -0.029 |   -0.220 | 
     | sb_wide/out_3_0_id1_bar_reg_15_            |                  | DFQD0BWP40            | 0.070 |  0.000 |  -0.029 |   -0.219 | 
     | sb_wide/out_3_0_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.067 |  0.107 |   0.078 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.058 | -0.003 |   0.074 |   -0.116 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd2_2i_8b | 0.141 |  0.102 |   0.177 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.142 |  0.003 |   0.180 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.181
  Slack Time                    0.191
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.325 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.324 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.284 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.043 |  0.006 |  -0.087 |   -0.278 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.068 |  0.058 |  -0.029 |   -0.220 | 
     | sb_wide/out_3_1_id1_bar_reg_8_             |                  | DFQD0BWP40            | 0.068 |  0.001 |  -0.028 |   -0.219 | 
     | sb_wide/out_3_1_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.062 |  0.105 |   0.077 |   -0.114 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.054 | -0.003 |   0.074 |   -0.117 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd2_2i_8b | 0.147 |  0.102 |   0.176 |   -0.015 | 
     |                                            |                  | pe_tile_new_unq1      | 0.147 |  0.005 |   0.181 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.182
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.326 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.325 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.285 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.043 |  0.004 |  -0.089 |   -0.281 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.070 |  0.060 |  -0.029 |   -0.221 | 
     | sb_wide/out_3_0_id1_bar_reg_13_            |                  | DFQD0BWP40            | 0.070 |  0.000 |  -0.029 |   -0.221 | 
     | sb_wide/out_3_0_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.067 |  0.108 |   0.079 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.058 | -0.003 |   0.076 |   -0.116 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd2_2i_8b | 0.141 |  0.103 |   0.179 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.142 |  0.003 |   0.182 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.182
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.327 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.326 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.285 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.043 |  0.004 |  -0.089 |   -0.281 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.070 |  0.060 |  -0.029 |   -0.222 | 
     | sb_wide/out_3_0_id1_bar_reg_8_             |                  | DFQD0BWP40            | 0.070 |  0.000 |  -0.029 |   -0.221 | 
     | sb_wide/out_3_0_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.067 |  0.109 |   0.080 |   -0.113 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.058 | -0.004 |   0.076 |   -0.116 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd2_2i_8b | 0.141 |  0.103 |   0.179 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.142 |  0.003 |   0.182 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T3[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_3_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.182
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.039 |       |  -0.134 |   -0.327 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.039 | 0.001 |  -0.133 |   -0.325 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.033 | 0.036 |  -0.097 |   -0.289 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.036 | 0.007 |  -0.090 |   -0.283 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.065 | 0.052 |  -0.038 |   -0.230 | 
     | sb_1b/out_1_3_id1_reg_0_ |             | EDFQD0BWP40      | 0.066 | 0.004 |  -0.034 |   -0.226 | 
     | sb_1b/out_1_3_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.030 | 0.122 |   0.088 |   -0.104 | 
     | sb_1b/U244               |             | MUX2D1BWP40      | 0.030 | 0.000 |   0.088 |   -0.104 | 
     | sb_1b/U244               | I1 v -> Z v | MUX2D1BWP40      | 0.106 | 0.091 |   0.179 |   -0.013 | 
     |                          |             | pe_tile_new_unq1 | 0.106 | 0.003 |   0.182 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[11]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.183
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.327 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.039 |  0.001 |  -0.133 |   -0.326 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.033 |  0.036 |  -0.097 |   -0.290 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.036 |  0.007 |  -0.090 |   -0.283 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.052 |  -0.038 |   -0.231 | 
     | sb_wide/out_0_4_id1_bar_reg_11_            |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.037 |   -0.230 | 
     | sb_wide/out_0_4_id1_bar_reg_11_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.068 |  0.105 |   0.068 |   -0.125 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.059 | -0.004 |   0.064 |   -0.129 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          | I1_3 ^ -> ZN_3 v | nem_ohmux_invd2_2i_8b | 0.163 |  0.111 |   0.175 |   -0.018 | 
     |                                            |                  | pe_tile_new_unq1      | 0.164 |  0.008 |   0.183 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.183
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.328 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.039 |  0.001 |  -0.133 |   -0.326 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.033 |  0.036 |  -0.097 |   -0.290 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.036 |  0.007 |  -0.090 |   -0.283 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.052 |  -0.038 |   -0.231 | 
     | sb_wide/out_0_4_id1_bar_reg_10_            |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.037 |   -0.231 | 
     | sb_wide/out_0_4_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.075 |  0.109 |   0.072 |   -0.122 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.065 | -0.004 |   0.068 |   -0.126 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd2_2i_8b | 0.166 |  0.107 |   0.175 |   -0.019 | 
     |                                            |                  | pe_tile_new_unq1      | 0.167 |  0.009 |   0.183 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.184
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.328 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.327 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.287 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.043 |  0.004 |  -0.089 |   -0.283 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.070 |  0.060 |  -0.029 |   -0.223 | 
     | sb_wide/out_3_0_id1_bar_reg_5_             |                  | DFQD0BWP40            | 0.070 |  0.001 |  -0.029 |   -0.223 | 
     | sb_wide/out_3_0_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.071 |  0.109 |   0.080 |   -0.114 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.062 | -0.004 |   0.076 |   -0.118 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd2_2i_8b | 0.138 |  0.105 |   0.181 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.138 |  0.003 |   0.184 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.184
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.328 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.039 |  0.001 |  -0.133 |   -0.327 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.033 |  0.036 |  -0.097 |   -0.291 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.036 |  0.007 |  -0.090 |   -0.283 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.052 |  -0.038 |   -0.232 | 
     | sb_wide/out_0_4_id1_bar_reg_8_             |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.037 |   -0.231 | 
     | sb_wide/out_0_4_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.082 |  0.112 |   0.075 |   -0.119 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.071 | -0.004 |   0.071 |   -0.123 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd2_2i_8b | 0.166 |  0.104 |   0.175 |   -0.019 | 
     |                                            |                  | pe_tile_new_unq1      | 0.168 |  0.009 |   0.184 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T4[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_4_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.184
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.039 |       |  -0.134 |   -0.329 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.039 | 0.001 |  -0.133 |   -0.327 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.033 | 0.036 |  -0.097 |   -0.291 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.036 | 0.007 |  -0.090 |   -0.285 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.065 | 0.052 |  -0.038 |   -0.232 | 
     | sb_1b/out_3_4_id1_reg_0_ |             | EDFQD0BWP40      | 0.066 | 0.004 |  -0.034 |   -0.228 | 
     | sb_1b/out_3_4_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.022 | 0.117 |   0.083 |   -0.111 | 
     | sb_1b/U89                |             | MUX2D1BWP40      | 0.022 | 0.000 |   0.083 |   -0.111 | 
     | sb_1b/U89                | I1 v -> Z v | MUX2D1BWP40      | 0.136 | 0.094 |   0.176 |   -0.018 | 
     |                          |             | pe_tile_new_unq1 | 0.136 | 0.008 |   0.184 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.184
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.329 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.039 |  0.001 |  -0.133 |   -0.327 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.033 |  0.036 |  -0.097 |   -0.292 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.036 |  0.007 |  -0.090 |   -0.284 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.052 |  -0.038 |   -0.232 | 
     | sb_wide/out_0_4_id1_bar_reg_6_             |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.037 |   -0.232 | 
     | sb_wide/out_0_4_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.077 |  0.110 |   0.073 |   -0.122 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.067 | -0.004 |   0.069 |   -0.126 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd2_2i_8b | 0.170 |  0.106 |   0.174 |   -0.020 | 
     |                                            |                  | pe_tile_new_unq1      | 0.170 |  0.010 |   0.184 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.185
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.329 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.039 |  0.001 |  -0.133 |   -0.328 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.033 |  0.036 |  -0.097 |   -0.292 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.036 |  0.007 |  -0.090 |   -0.284 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.052 |  -0.038 |   -0.232 | 
     | sb_wide/out_0_4_id1_bar_reg_0_             |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.037 |   -0.232 | 
     | sb_wide/out_0_4_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.075 |  0.107 |   0.070 |   -0.125 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.065 | -0.004 |   0.066 |   -0.129 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd2_2i_8b | 0.162 |  0.109 |   0.175 |   -0.019 | 
     |                                            |                  | pe_tile_new_unq1      | 0.163 |  0.009 |   0.185 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.185
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.329 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.039 |  0.001 |  -0.133 |   -0.328 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.033 |  0.036 |  -0.097 |   -0.292 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.036 |  0.007 |  -0.090 |   -0.284 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.052 |  -0.038 |   -0.232 | 
     | sb_wide/out_0_4_id1_bar_reg_14_            |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.037 |   -0.232 | 
     | sb_wide/out_0_4_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.079 |  0.108 |   0.070 |   -0.124 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.069 | -0.004 |   0.066 |   -0.128 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd2_2i_8b | 0.163 |  0.110 |   0.176 |   -0.018 | 
     |                                            |                  | pe_tile_new_unq1      | 0.165 |  0.008 |   0.185 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.186
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.330 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.329 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.289 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.043 |  0.004 |  -0.089 |   -0.285 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.070 |  0.060 |  -0.029 |   -0.225 | 
     | sb_wide/out_3_0_id1_bar_reg_7_             |                  | DFQD0BWP40            | 0.070 |  0.000 |  -0.029 |   -0.225 | 
     | sb_wide/out_3_0_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.069 |  0.110 |   0.081 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.060 | -0.004 |   0.077 |   -0.118 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd2_2i_8b | 0.139 |  0.105 |   0.183 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.139 |  0.003 |   0.186 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.186
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.330 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.329 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.289 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.043 |  0.004 |  -0.089 |   -0.285 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.070 |  0.060 |  -0.029 |   -0.225 | 
     | sb_wide/out_3_0_id1_bar_reg_6_             |                  | DFQD0BWP40            | 0.070 |  0.000 |  -0.029 |   -0.225 | 
     | sb_wide/out_3_0_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.072 |  0.111 |   0.082 |   -0.113 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.062 | -0.004 |   0.079 |   -0.117 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd2_2i_8b | 0.140 |  0.104 |   0.182 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.140 |  0.003 |   0.186 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S3_T3[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_3_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.186
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.039 |       |  -0.134 |   -0.331 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.039 | 0.001 |  -0.133 |   -0.329 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.033 | 0.036 |  -0.097 |   -0.293 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.036 | 0.007 |  -0.090 |   -0.287 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.065 | 0.052 |  -0.038 |   -0.234 | 
     | sb_1b/out_3_3_id1_reg_0_ |             | EDFQD0BWP40      | 0.066 | 0.004 |  -0.034 |   -0.231 | 
     | sb_1b/out_3_3_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.024 | 0.118 |   0.083 |   -0.113 | 
     | sb_1b/U88                |             | MUX2D1BWP40      | 0.024 | 0.000 |   0.083 |   -0.113 | 
     | sb_1b/U88                | I1 v -> Z v | MUX2D1BWP40      | 0.138 | 0.095 |   0.178 |   -0.018 | 
     |                          |             | pe_tile_new_unq1 | 0.139 | 0.008 |   0.186 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.186
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.331 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.039 |  0.001 |  -0.133 |   -0.329 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.033 |  0.036 |  -0.097 |   -0.293 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.034 |  0.003 |  -0.094 |   -0.291 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.060 |  0.052 |  -0.042 |   -0.238 | 
     | sb_wide/out_2_2_id1_bar_reg_6_             |                  | DFQD0BWP40            | 0.060 |  0.001 |  -0.041 |   -0.238 | 
     | sb_wide/out_2_2_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.063 |  0.105 |   0.063 |   -0.133 | 
     | sb_wide/sb_unq1_mux_gate_2_2_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.055 | -0.003 |   0.060 |   -0.137 | 
     | sb_wide/sb_unq1_mux_gate_2_2_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd2_2i_8b | 0.178 |  0.116 |   0.176 |   -0.020 | 
     |                                            |                  | pe_tile_new_unq1      | 0.179 |  0.010 |   0.186 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.186
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.331 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.330 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.290 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.043 |  0.004 |  -0.089 |   -0.285 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.070 |  0.060 |  -0.029 |   -0.226 | 
     | sb_wide/out_3_0_id1_bar_reg_14_            |                  | DFQD0BWP40            | 0.070 |  0.000 |  -0.029 |   -0.225 | 
     | sb_wide/out_3_0_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.071 |  0.111 |   0.082 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.061 | -0.004 |   0.078 |   -0.119 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd2_2i_8b | 0.139 |  0.105 |   0.183 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.139 |  0.003 |   0.186 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.187
  Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.331 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.330 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.290 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.043 |  0.004 |  -0.089 |   -0.286 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.070 |  0.060 |  -0.029 |   -0.226 | 
     | sb_wide/out_3_0_id1_bar_reg_1_             |                  | DFQD0BWP40            | 0.070 |  0.000 |  -0.029 |   -0.226 | 
     | sb_wide/out_3_0_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.072 |  0.111 |   0.082 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.062 | -0.004 |   0.078 |   -0.118 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd2_2i_8b | 0.142 |  0.105 |   0.183 |   -0.013 | 
     |                                            |                  | pe_tile_new_unq1      | 0.143 |  0.003 |   0.187 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.187
  Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.331 | 
     | CTS_ccl_a_buf_00010                        |                  | CKBD14BWP40           | 0.039 |  0.001 |  -0.133 |   -0.330 | 
     | CTS_ccl_a_buf_00010                        | I ^ -> Z ^       | CKBD14BWP40           | 0.040 |  0.040 |  -0.093 |   -0.290 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.043 |  0.004 |  -0.089 |   -0.286 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.070 |  0.060 |  -0.029 |   -0.226 | 
     | sb_wide/out_3_0_id1_bar_reg_0_             |                  | DFQD0BWP40            | 0.070 |  0.000 |  -0.029 |   -0.226 | 
     | sb_wide/out_3_0_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.071 |  0.111 |   0.082 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.062 | -0.004 |   0.078 |   -0.119 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd2_2i_8b | 0.143 |  0.105 |   0.183 |   -0.014 | 
     |                                            |                  | pe_tile_new_unq1      | 0.144 |  0.004 |   0.187 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.188
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.332 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.039 |  0.001 |  -0.133 |   -0.331 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.033 |  0.036 |  -0.097 |   -0.295 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.036 |  0.007 |  -0.090 |   -0.288 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.052 |  -0.038 |   -0.236 | 
     | sb_wide/out_0_4_id1_bar_reg_9_             |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.037 |   -0.235 | 
     | sb_wide/out_0_4_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.076 |  0.106 |   0.069 |   -0.129 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.066 | -0.004 |   0.065 |   -0.133 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd2_2i_8b | 0.165 |  0.114 |   0.179 |   -0.019 | 
     |                                            |                  | pe_tile_new_unq1      | 0.166 |  0.009 |   0.188 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[12]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.188
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.332 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.039 |  0.001 |  -0.133 |   -0.331 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.033 |  0.036 |  -0.097 |   -0.295 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40          | 0.036 |  0.007 |  -0.090 |   -0.288 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40          | 0.051 |  0.052 |  -0.038 |   -0.236 | 
     | sb_wide/out_0_4_id1_bar_reg_12_            |                  | DFQD0BWP40            | 0.051 |  0.001 |  -0.037 |   -0.235 | 
     | sb_wide/out_0_4_id1_bar_reg_12_            | CP ^ -> Q ^      | DFQD0BWP40            | 0.075 |  0.107 |   0.070 |   -0.128 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          |                  | nem_ohmux_invd2_2i_8b | 0.065 | -0.004 |   0.066 |   -0.132 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          | I1_4 ^ -> ZN_4 v | nem_ohmux_invd2_2i_8b | 0.163 |  0.113 |   0.179 |   -0.019 | 
     |                                            |                  | pe_tile_new_unq1      | 0.164 |  0.009 |   0.188 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S1_T4[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_4_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.188
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |             |                  |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^    |                  | 0.039 |       |  -0.134 |   -0.332 | 
     | CTS_ccl_a_buf_00008      |             | CKBD20BWP40      | 0.039 | 0.001 |  -0.133 |   -0.331 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^  | CKBD20BWP40      | 0.033 | 0.036 |  -0.097 |   -0.295 | 
     | CTS_ccl_a_buf_00003      |             | CKBD5BWP40       | 0.036 | 0.007 |  -0.090 |   -0.288 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^  | CKBD5BWP40       | 0.065 | 0.052 |  -0.038 |   -0.236 | 
     | sb_1b/out_1_4_id1_reg_0_ |             | EDFQD0BWP40      | 0.066 | 0.004 |  -0.034 |   -0.232 | 
     | sb_1b/out_1_4_id1_reg_0_ | CP ^ -> Q v | EDFQD0BWP40      | 0.025 | 0.118 |   0.084 |   -0.114 | 
     | sb_1b/U243               |             | MUX2D1BWP40      | 0.025 | 0.000 |   0.084 |   -0.114 | 
     | sb_1b/U243               | I1 v -> Z v | MUX2D1BWP40      | 0.117 | 0.099 |   0.183 |   -0.015 | 
     |                          |             | pe_tile_new_unq1 | 0.118 | 0.005 |   0.188 |   -0.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.188
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |         Cell          |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                       |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+-----------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                       | 0.039 |        |  -0.134 |   -0.333 | 
     | CTS_ccl_a_buf_00008                        |                  | CKBD20BWP40           | 0.039 |  0.001 |  -0.133 |   -0.331 | 
     | CTS_ccl_a_buf_00008                        | I ^ -> Z ^       | CKBD20BWP40           | 0.033 |  0.036 |  -0.097 |   -0.296 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD2BWP40          | 0.036 |  0.007 |  -0.090 |   -0.288 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40          | 0.068 |  0.058 |  -0.032 |   -0.231 | 
     | sb_wide/out_0_3_id1_bar_reg_7_             |                  | DFQD0BWP40            | 0.068 |  0.001 |  -0.032 |   -0.230 | 
     | sb_wide/out_0_3_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD0BWP40            | 0.068 |  0.107 |   0.076 |   -0.123 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd2_2i_8b | 0.059 | -0.003 |   0.072 |   -0.126 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd2_2i_8b | 0.159 |  0.109 |   0.181 |   -0.018 | 
     |                                            |                  | pe_tile_new_unq1      | 0.159 |  0.008 |   0.188 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 

