{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464295260839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464295260839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 16:41:00 2016 " "Processing started: Thu May 26 16:41:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464295260839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464295260839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vJTAG_ALU -c vJTAG_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off vJTAG_ALU -c vJTAG_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464295260839 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1464295261179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/memory_map.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/memory_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_map-BHV " "Found design unit 1: memory_map-BHV" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261732 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_map " "Found entity 1: memory_map" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464295261732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/jtag_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/jtag_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_wrapper-bhvr " "Found design unit 1: jtag_wrapper-bhvr" {  } { { "../VHDL/jtag_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261735 ""} { "Info" "ISGN_ENTITY_NAME" "1 jtag_wrapper " "Found entity 1: jtag_wrapper" {  } { { "../VHDL/jtag_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464295261735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-case_statment " "Found design unit 1: decoder7seg-case_statment" {  } { { "../VHDL/decoder7seg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/decoder7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261739 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "../VHDL/decoder7seg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/decoder7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464295261739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/vjtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/vjtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vjtag-SYN " "Found design unit 1: vjtag-SYN" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261743 ""} { "Info" "ISGN_ENTITY_NAME" "1 vJTAG " "Found entity 1: vJTAG" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464295261743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/tdo_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/tdo_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdo_shifter-FSMD2 " "Found design unit 1: tdo_shifter-FSMD2" {  } { { "../VHDL/tdo_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdo_shifter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261747 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdo_shifter " "Found entity 1: tdo_shifter" {  } { { "../VHDL/tdo_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdo_shifter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464295261747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/seriel_to_parallel_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/seriel_to_parallel_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seriel_to_parallel_reg-SEQ_LOG " "Found design unit 1: seriel_to_parallel_reg-SEQ_LOG" {  } { { "../VHDL/seriel_to_parallel_reg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/seriel_to_parallel_reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261750 ""} { "Info" "ISGN_ENTITY_NAME" "1 seriel_to_parallel_reg " "Found entity 1: seriel_to_parallel_reg" {  } { { "../VHDL/seriel_to_parallel_reg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/seriel_to_parallel_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464295261750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/sdr_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/sdr_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdr_count-count " "Found design unit 1: sdr_count-count" {  } { { "../VHDL/sdr_count.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/sdr_count.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261754 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdr_count " "Found entity 1: sdr_count" {  } { { "../VHDL/sdr_count.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/sdr_count.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464295261754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/reg_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/reg_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_gen-SEQ_LOGIC " "Found design unit 1: reg_gen-SEQ_LOGIC" {  } { { "../VHDL/reg_gen.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/reg_gen.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261758 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_gen " "Found entity 1: reg_gen" {  } { { "../VHDL/reg_gen.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/reg_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464295261758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/mem_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/mem_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_pkg " "Found design unit 1: mem_pkg" {  } { { "../VHDL/mem_pkg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/mem_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464295261761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/d_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/d_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_logic-SEQ_LOGIC " "Found design unit 1: d_logic-SEQ_LOGIC" {  } { { "../VHDL/d_logic.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/d_logic.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261765 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_logic " "Found entity 1: d_logic" {  } { { "../VHDL/d_logic.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/d_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464295261765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/alu_ns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/alu_ns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ns-numeric " "Found design unit 1: alu_ns-numeric" {  } { { "../VHDL/alu_ns.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/alu_ns.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261769 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ns " "Found entity 1: alu_ns" {  } { { "../VHDL/alu_ns.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/alu_ns.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464295261769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/address_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/address_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_wrapper-STR " "Found design unit 1: address_wrapper-STR" {  } { { "../VHDL/address_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/address_wrapper.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261774 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_wrapper " "Found entity 1: address_wrapper" {  } { { "../VHDL/address_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/address_wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464295261774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/application_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/application_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 application_test-bhvr " "Found design unit 1: application_test-bhvr" {  } { { "../VHDL/application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/application_test.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261777 ""} { "Info" "ISGN_ENTITY_NAME" "1 application_test " "Found entity 1: application_test" {  } { { "../VHDL/application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/application_test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464295261777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/top_level_application_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/top_level_application_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_application_test-str " "Found design unit 1: top_level_application_test-str" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261781 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_application_test " "Found entity 1: top_level_application_test" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464295261781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464295261781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_application_test " "Elaborating entity \"top_level_application_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1464295261894 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtag_clock top_level_application_test.vhd(23) " "Verilog HDL or VHDL warning at top_level_application_test.vhd(23): object \"jtag_clock\" assigned a value but never read" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464295261895 "|top_level_application_test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "design_output top_level_application_test.vhd(27) " "VHDL Signal Declaration warning at top_level_application_test.vhd(27): used implicit default value for signal \"design_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1464295261895 "|top_level_application_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_wrapper jtag_wrapper:U_jtag_wrapper " "Elaborating entity \"jtag_wrapper\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\"" {  } { { "../VHDL/top_level_application_test.vhd" "U_jtag_wrapper" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295261899 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cdr jtag_wrapper.vhd(30) " "Verilog HDL or VHDL warning at jtag_wrapper.vhd(30): object \"cdr\" assigned a value but never read" {  } { { "../VHDL/jtag_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464295261902 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_out jtag_wrapper.vhd(34) " "Verilog HDL or VHDL warning at jtag_wrapper.vhd(34): object \"sel_out\" assigned a value but never read" {  } { { "../VHDL/jtag_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464295261902 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vJTAG jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG " "Elaborating entity \"vJTAG\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\"" {  } { { "../VHDL/jtag_wrapper.vhd" "U_vJTAG" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295261906 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "vJTAG.vhd(123) " "VHDL warning at vJTAG.vhd(123): ignored assignment of value to null range" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 123 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1464295261907 "|top_level|vJTAG:U_vJTAG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../VHDL/vJTAG.vhd" "sld_virtual_jtag_component" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295261921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464295261923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Instantiated megafunction \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295261923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295261923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 8 " "Parameter \"sld_ir_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295261923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295261923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295261923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295261923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295261923 ""}  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464295261923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295261938 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } } { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295261939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295261941 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"jtag_wrapper:U_jtag_wrapper\|vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295261943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_map jtag_wrapper:U_jtag_wrapper\|memory_map:U_MEMORY_MAP " "Elaborating entity \"memory_map\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|memory_map:U_MEMORY_MAP\"" {  } { { "../VHDL/jtag_wrapper.vhd" "U_MEMORY_MAP" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295261946 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_n memory_map.vhd(49) " "VHDL Process Statement warning at memory_map.vhd(49): inferring latch(es) for signal or variable \"reg_n\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1464295261948 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_data memory_map.vhd(49) " "VHDL Process Statement warning at memory_map.vhd(49): inferring latch(es) for signal or variable \"rd_data\", which holds its previous value in one or more paths through the process" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1464295261948 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[0\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[0\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261948 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[1\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[1\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261948 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[2\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[2\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261948 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[3\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[3\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261948 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[4\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[4\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261948 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[5\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[5\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261948 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[6\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[6\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261948 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[7\] memory_map.vhd(49) " "Inferred latch for \"rd_data\[7\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261948 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[0\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[0\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261948 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[1\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[1\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261948 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[2\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[2\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261948 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[3\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[3\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261949 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[4\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[4\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261949 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[5\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[5\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261949 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[6\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[6\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261949 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[7\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[7\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261949 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[8\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[8\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261949 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[9\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[9\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261949 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[10\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[10\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261949 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[11\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[11\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261949 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[12\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[12\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261949 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[13\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[13\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261949 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[14\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[14\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261949 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[15\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[15\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261949 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[16\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[16\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261949 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[17\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[17\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261949 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[18\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[18\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261950 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[19\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[19\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261950 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[20\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[20\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261950 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[21\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[21\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261950 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[22\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[22\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261950 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[23\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[23\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261950 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[24\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[24\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261950 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[25\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[25\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261950 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[26\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[26\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261950 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[27\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[27\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261950 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[28\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[28\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261950 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[29\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[29\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261950 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[30\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[30\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261950 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_n\[31\] memory_map.vhd(49) " "Inferred latch for \"reg_n\[31\]\" at memory_map.vhd(49)" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464295261950 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|memory_map:U_MEMORY_MAP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seriel_to_parallel_reg jtag_wrapper:U_jtag_wrapper\|seriel_to_parallel_reg:U_SR_V2 " "Elaborating entity \"seriel_to_parallel_reg\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|seriel_to_parallel_reg:U_SR_V2\"" {  } { { "../VHDL/jtag_wrapper.vhd" "U_SR_V2" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295261953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdo_shifter jtag_wrapper:U_jtag_wrapper\|tdo_shifter:U_DESIGN_TO_TDO " "Elaborating entity \"tdo_shifter\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|tdo_shifter:U_DESIGN_TO_TDO\"" {  } { { "../VHDL/jtag_wrapper.vhd" "U_DESIGN_TO_TDO" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295261958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_wrapper jtag_wrapper:U_jtag_wrapper\|address_wrapper:U_ADDR_TOP " "Elaborating entity \"address_wrapper\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|address_wrapper:U_ADDR_TOP\"" {  } { { "../VHDL/jtag_wrapper.vhd" "U_ADDR_TOP" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295261963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_gen jtag_wrapper:U_jtag_wrapper\|address_wrapper:U_ADDR_TOP\|reg_gen:U_addrreg " "Elaborating entity \"reg_gen\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|address_wrapper:U_ADDR_TOP\|reg_gen:U_addrreg\"" {  } { { "../VHDL/address_wrapper.vhd" "U_addrreg" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/address_wrapper.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295261967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_count jtag_wrapper:U_jtag_wrapper\|address_wrapper:U_ADDR_TOP\|sdr_count:U_addrcount " "Elaborating entity \"sdr_count\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|address_wrapper:U_ADDR_TOP\|sdr_count:U_addrcount\"" {  } { { "../VHDL/address_wrapper.vhd" "U_addrcount" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/address_wrapper.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295261970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_logic jtag_wrapper:U_jtag_wrapper\|address_wrapper:U_ADDR_TOP\|d_logic:U_logic " "Elaborating entity \"d_logic\" for hierarchy \"jtag_wrapper:U_jtag_wrapper\|address_wrapper:U_ADDR_TOP\|d_logic:U_logic\"" {  } { { "../VHDL/address_wrapper.vhd" "U_logic" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/address_wrapper.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295261973 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_sr_reg d_logic.vhd(28) " "Verilog HDL or VHDL warning at d_logic.vhd(28): object \"sel_sr_reg\" assigned a value but never read" {  } { { "../VHDL/d_logic.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/d_logic.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464295261975 "|top_level_application_test|jtag_wrapper:U_jtag_wrapper|address_wrapper:U_ADDR_TOP|d_logic:U_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED_HI_a " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED_HI_a\"" {  } { { "../VHDL/top_level_application_test.vhd" "U_LED_HI_a" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464295262033 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_hi_b\[0\] VCC " "Pin \"led_hi_b\[0\]\" is stuck at VCC" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464295263170 "|top_level_application_test|led_hi_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_hi_b\[1\] GND " "Pin \"led_hi_b\[1\]\" is stuck at GND" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464295263170 "|top_level_application_test|led_hi_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_hi_b\[2\] GND " "Pin \"led_hi_b\[2\]\" is stuck at GND" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464295263170 "|top_level_application_test|led_hi_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_hi_b\[3\] GND " "Pin \"led_hi_b\[3\]\" is stuck at GND" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464295263170 "|top_level_application_test|led_hi_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_hi_b\[4\] GND " "Pin \"led_hi_b\[4\]\" is stuck at GND" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464295263170 "|top_level_application_test|led_hi_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_hi_b\[5\] GND " "Pin \"led_hi_b\[5\]\" is stuck at GND" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464295263170 "|top_level_application_test|led_hi_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_hi_b\[6\] GND " "Pin \"led_hi_b\[6\]\" is stuck at GND" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464295263170 "|top_level_application_test|led_hi_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_lo_b\[0\] VCC " "Pin \"led_lo_b\[0\]\" is stuck at VCC" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464295263170 "|top_level_application_test|led_lo_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_lo_b\[4\] GND " "Pin \"led_lo_b\[4\]\" is stuck at GND" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464295263170 "|top_level_application_test|led_lo_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_lo_b\[5\] GND " "Pin \"led_lo_b\[5\]\" is stuck at GND" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464295263170 "|top_level_application_test|led_lo_b[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1464295263170 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464295263304 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1464295263488 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1464295263836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464295263836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "274 " "Implemented 274 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1464295263924 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1464295263924 ""} { "Info" "ICUT_CUT_TM_LCELLS" "240 " "Implemented 240 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1464295263924 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1464295263924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464295263964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 26 16:41:03 2016 " "Processing ended: Thu May 26 16:41:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464295263964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464295263964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464295263964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464295263964 ""}
