// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module relu (
        ap_ready,
        norm_V,
        shiftx_V,
        shifty_V,
        weight_V,
        ap_return
);


output   ap_ready;
input  [13:0] norm_V;
input  [10:0] shiftx_V;
input  [10:0] shifty_V;
input  [10:0] weight_V;
output  [13:0] ap_return;

wire  signed [13:0] lhs_V_fu_86_p0;
wire  signed [11:0] rhs_V_fu_90_p3;
wire  signed [14:0] lhs_V_fu_86_p1;
wire  signed [14:0] sext_ln728_fu_98_p1;
wire   [14:0] ret_V_fu_106_p2;
wire  signed [13:0] tmp_V_fu_120_p0;
wire  signed [13:0] sext_ln1192_fu_102_p1;
wire   [13:0] tmp_V_fu_120_p2;
wire   [0:0] p_Result_1_fu_126_p3;
wire   [0:0] p_Result_s_fu_112_p3;
wire   [0:0] xor_ln786_fu_134_p2;
wire   [0:0] xor_ln340_fu_152_p2;
wire   [0:0] xor_ln340_2_fu_146_p2;
wire   [0:0] underflow_fu_140_p2;
wire   [0:0] or_ln340_fu_158_p2;
wire   [13:0] select_ln340_fu_164_p3;
wire   [13:0] select_ln388_fu_172_p3;
wire  signed [13:0] p_Val2_2_fu_180_p3;
wire  signed [11:0] rhs_V_3_fu_198_p3;
wire   [14:0] lhs_V_3_fu_194_p1;
wire  signed [14:0] sext_ln728_1_fu_206_p1;
wire   [14:0] ret_V_1_fu_214_p2;
wire  signed [13:0] sext_ln1192_1_fu_210_p1;
wire   [13:0] p_Val2_4_fu_228_p2;
wire  signed [18:0] rhs_V_4_fu_250_p3;
wire  signed [24:0] grp_fu_583_p3;
wire   [0:0] tmp_fu_285_p3;
wire   [13:0] p_Val2_7_fu_269_p4;
wire   [13:0] zext_ln415_fu_292_p1;
wire   [13:0] p_Val2_8_fu_296_p2;
wire   [0:0] tmp_3_fu_302_p3;
wire   [0:0] p_Result_5_fu_278_p3;
wire   [0:0] xor_ln416_fu_310_p2;
wire   [2:0] tmp_1_fu_330_p4;
wire   [3:0] tmp_2_fu_345_p4;
wire   [0:0] carry_1_fu_316_p2;
wire   [0:0] Range1_all_ones_fu_354_p2;
wire   [0:0] Range1_all_zeros_fu_360_p2;
wire   [0:0] p_Result_3_fu_234_p3;
wire   [0:0] p_Result_2_fu_220_p3;
wire   [0:0] xor_ln786_1_fu_374_p2;
wire   [0:0] xor_ln340_1_fu_392_p2;
wire   [0:0] xor_ln340_3_fu_386_p2;
wire   [0:0] tmp_5_fu_412_p3;
wire   [0:0] Range2_all_ones_fu_339_p2;
wire   [0:0] xor_ln779_fu_419_p2;
wire   [0:0] and_ln779_fu_425_p2;
wire   [0:0] underflow_1_fu_380_p2;
wire   [0:0] deleted_zeros_fu_366_p3;
wire   [0:0] p_Result_6_fu_322_p3;
wire   [0:0] xor_ln785_fu_453_p2;
wire   [0:0] p_Result_4_fu_262_p3;
wire   [0:0] or_ln785_fu_459_p2;
wire   [0:0] xor_ln785_1_fu_465_p2;
wire   [0:0] deleted_ones_fu_431_p3;
wire   [0:0] and_ln781_fu_447_p2;
wire   [0:0] and_ln786_fu_477_p2;
wire   [0:0] or_ln786_fu_483_p2;
wire   [0:0] xor_ln786_2_fu_489_p2;
wire   [0:0] underflow_2_fu_495_p2;
wire   [0:0] overflow_fu_471_p2;
wire   [0:0] or_ln340_3_fu_507_p2;
wire   [0:0] or_ln340_2_fu_501_p2;
wire   [0:0] icmp_ln1494_fu_188_p2;
wire   [0:0] and_ln340_fu_535_p2;
wire   [13:0] select_ln388_1_fu_439_p3;
wire   [13:0] select_ln388_2_fu_527_p3;
wire   [0:0] or_ln340_1_fu_398_p2;
wire   [0:0] and_ln340_1_fu_549_p2;
wire   [13:0] select_ln340_1_fu_404_p3;
wire   [13:0] select_ln340_4_fu_541_p3;
wire   [0:0] or_ln340_4_fu_513_p2;
wire   [0:0] xor_ln1494_fu_563_p2;
wire   [0:0] and_ln340_2_fu_569_p2;
wire   [13:0] select_ln340_2_fu_519_p3;
wire   [13:0] select_ln340_5_fu_555_p3;

pgconv32_2bit_macdEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 25 ))
pgconv32_2bit_macdEe_U18(
    .din0(weight_V),
    .din1(p_Val2_2_fu_180_p3),
    .din2(rhs_V_4_fu_250_p3),
    .dout(grp_fu_583_p3)
);

assign Range1_all_ones_fu_354_p2 = ((tmp_2_fu_345_p4 == 4'd15) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_360_p2 = ((tmp_2_fu_345_p4 == 4'd0) ? 1'b1 : 1'b0);

assign Range2_all_ones_fu_339_p2 = ((tmp_1_fu_330_p4 == 3'd7) ? 1'b1 : 1'b0);

assign and_ln340_1_fu_549_p2 = (or_ln340_1_fu_398_p2 & icmp_ln1494_fu_188_p2);

assign and_ln340_2_fu_569_p2 = (xor_ln1494_fu_563_p2 & or_ln340_4_fu_513_p2);

assign and_ln340_fu_535_p2 = (underflow_1_fu_380_p2 & icmp_ln1494_fu_188_p2);

assign and_ln779_fu_425_p2 = (xor_ln779_fu_419_p2 & Range2_all_ones_fu_339_p2);

assign and_ln781_fu_447_p2 = (carry_1_fu_316_p2 & Range1_all_ones_fu_354_p2);

assign and_ln786_fu_477_p2 = (p_Result_6_fu_322_p3 & deleted_ones_fu_431_p3);

assign ap_ready = 1'b1;

assign ap_return = ((and_ln340_2_fu_569_p2[0:0] === 1'b1) ? select_ln340_2_fu_519_p3 : select_ln340_5_fu_555_p3);

assign carry_1_fu_316_p2 = (xor_ln416_fu_310_p2 & p_Result_5_fu_278_p3);

assign deleted_ones_fu_431_p3 = ((carry_1_fu_316_p2[0:0] === 1'b1) ? and_ln779_fu_425_p2 : Range1_all_ones_fu_354_p2);

assign deleted_zeros_fu_366_p3 = ((carry_1_fu_316_p2[0:0] === 1'b1) ? Range1_all_ones_fu_354_p2 : Range1_all_zeros_fu_360_p2);

assign icmp_ln1494_fu_188_p2 = (($signed(p_Val2_2_fu_180_p3) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign lhs_V_3_fu_194_p1 = $unsigned(p_Val2_2_fu_180_p3);

assign lhs_V_fu_86_p0 = norm_V;

assign lhs_V_fu_86_p1 = lhs_V_fu_86_p0;

assign or_ln340_1_fu_398_p2 = (xor_ln340_1_fu_392_p2 | p_Result_3_fu_234_p3);

assign or_ln340_2_fu_501_p2 = (underflow_2_fu_495_p2 | overflow_fu_471_p2);

assign or_ln340_3_fu_507_p2 = (xor_ln785_1_fu_465_p2 | and_ln786_fu_477_p2);

assign or_ln340_4_fu_513_p2 = (or_ln340_3_fu_507_p2 | and_ln781_fu_447_p2);

assign or_ln340_fu_158_p2 = (xor_ln340_fu_152_p2 | p_Result_1_fu_126_p3);

assign or_ln785_fu_459_p2 = (xor_ln785_fu_453_p2 | p_Result_6_fu_322_p3);

assign or_ln786_fu_483_p2 = (and_ln786_fu_477_p2 | and_ln781_fu_447_p2);

assign overflow_fu_471_p2 = (xor_ln785_1_fu_465_p2 & or_ln785_fu_459_p2);

assign p_Result_1_fu_126_p3 = tmp_V_fu_120_p2[32'd13];

assign p_Result_2_fu_220_p3 = ret_V_1_fu_214_p2[32'd14];

assign p_Result_3_fu_234_p3 = p_Val2_4_fu_228_p2[32'd13];

assign p_Result_4_fu_262_p3 = grp_fu_583_p3[32'd24];

assign p_Result_5_fu_278_p3 = grp_fu_583_p3[32'd20];

assign p_Result_6_fu_322_p3 = p_Val2_8_fu_296_p2[32'd13];

assign p_Result_s_fu_112_p3 = ret_V_fu_106_p2[32'd14];

assign p_Val2_2_fu_180_p3 = ((or_ln340_fu_158_p2[0:0] === 1'b1) ? select_ln340_fu_164_p3 : select_ln388_fu_172_p3);

assign p_Val2_4_fu_228_p2 = ($signed(sext_ln1192_1_fu_210_p1) + $signed(p_Val2_2_fu_180_p3));

assign p_Val2_7_fu_269_p4 = {{grp_fu_583_p3[20:7]}};

assign p_Val2_8_fu_296_p2 = (p_Val2_7_fu_269_p4 + zext_ln415_fu_292_p1);

assign ret_V_1_fu_214_p2 = ($signed(lhs_V_3_fu_194_p1) + $signed(sext_ln728_1_fu_206_p1));

assign ret_V_fu_106_p2 = ($signed(lhs_V_fu_86_p1) + $signed(sext_ln728_fu_98_p1));

assign rhs_V_3_fu_198_p3 = {{shifty_V}, {1'd0}};

assign rhs_V_4_fu_250_p3 = {{shifty_V}, {8'd0}};

assign rhs_V_fu_90_p3 = {{shiftx_V}, {1'd0}};

assign select_ln340_1_fu_404_p3 = ((xor_ln340_3_fu_386_p2[0:0] === 1'b1) ? 14'd8191 : p_Val2_4_fu_228_p2);

assign select_ln340_2_fu_519_p3 = ((or_ln340_2_fu_501_p2[0:0] === 1'b1) ? 14'd8191 : p_Val2_8_fu_296_p2);

assign select_ln340_4_fu_541_p3 = ((and_ln340_fu_535_p2[0:0] === 1'b1) ? select_ln388_1_fu_439_p3 : select_ln388_2_fu_527_p3);

assign select_ln340_5_fu_555_p3 = ((and_ln340_1_fu_549_p2[0:0] === 1'b1) ? select_ln340_1_fu_404_p3 : select_ln340_4_fu_541_p3);

assign select_ln340_fu_164_p3 = ((xor_ln340_2_fu_146_p2[0:0] === 1'b1) ? 14'd8191 : tmp_V_fu_120_p2);

assign select_ln388_1_fu_439_p3 = ((underflow_1_fu_380_p2[0:0] === 1'b1) ? 14'd8192 : p_Val2_4_fu_228_p2);

assign select_ln388_2_fu_527_p3 = ((underflow_2_fu_495_p2[0:0] === 1'b1) ? 14'd8192 : p_Val2_8_fu_296_p2);

assign select_ln388_fu_172_p3 = ((underflow_fu_140_p2[0:0] === 1'b1) ? 14'd8192 : tmp_V_fu_120_p2);

assign sext_ln1192_1_fu_210_p1 = rhs_V_3_fu_198_p3;

assign sext_ln1192_fu_102_p1 = rhs_V_fu_90_p3;

assign sext_ln728_1_fu_206_p1 = rhs_V_3_fu_198_p3;

assign sext_ln728_fu_98_p1 = rhs_V_fu_90_p3;

assign tmp_1_fu_330_p4 = {{grp_fu_583_p3[24:22]}};

assign tmp_2_fu_345_p4 = {{grp_fu_583_p3[24:21]}};

assign tmp_3_fu_302_p3 = p_Val2_8_fu_296_p2[32'd13];

assign tmp_5_fu_412_p3 = grp_fu_583_p3[32'd21];

assign tmp_V_fu_120_p0 = norm_V;

assign tmp_V_fu_120_p2 = ($signed(tmp_V_fu_120_p0) + $signed(sext_ln1192_fu_102_p1));

assign tmp_fu_285_p3 = grp_fu_583_p3[32'd6];

assign underflow_1_fu_380_p2 = (xor_ln786_1_fu_374_p2 & p_Result_2_fu_220_p3);

assign underflow_2_fu_495_p2 = (xor_ln786_2_fu_489_p2 & p_Result_4_fu_262_p3);

assign underflow_fu_140_p2 = (xor_ln786_fu_134_p2 & p_Result_s_fu_112_p3);

assign xor_ln1494_fu_563_p2 = (icmp_ln1494_fu_188_p2 ^ 1'd1);

assign xor_ln340_1_fu_392_p2 = (p_Result_2_fu_220_p3 ^ 1'd1);

assign xor_ln340_2_fu_146_p2 = (p_Result_s_fu_112_p3 ^ p_Result_1_fu_126_p3);

assign xor_ln340_3_fu_386_p2 = (p_Result_3_fu_234_p3 ^ p_Result_2_fu_220_p3);

assign xor_ln340_fu_152_p2 = (p_Result_s_fu_112_p3 ^ 1'd1);

assign xor_ln416_fu_310_p2 = (tmp_3_fu_302_p3 ^ 1'd1);

assign xor_ln779_fu_419_p2 = (tmp_5_fu_412_p3 ^ 1'd1);

assign xor_ln785_1_fu_465_p2 = (p_Result_4_fu_262_p3 ^ 1'd1);

assign xor_ln785_fu_453_p2 = (deleted_zeros_fu_366_p3 ^ 1'd1);

assign xor_ln786_1_fu_374_p2 = (p_Result_3_fu_234_p3 ^ 1'd1);

assign xor_ln786_2_fu_489_p2 = (or_ln786_fu_483_p2 ^ 1'd1);

assign xor_ln786_fu_134_p2 = (p_Result_1_fu_126_p3 ^ 1'd1);

assign zext_ln415_fu_292_p1 = tmp_fu_285_p3;

endmodule //relu
