
---------- Begin Simulation Statistics ----------
final_tick                                 6691765000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64261                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886868                       # Number of bytes of host memory used
host_op_rate                                   125588                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   155.61                       # Real time elapsed on the host
host_tick_rate                               43002071                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      19543333                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006692                       # Number of seconds simulated
sim_ticks                                  6691765000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11941810                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7445994                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      19543333                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.338353                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.338353                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1075488                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   526352                       # number of floating regfile writes
system.cpu.idleCycles                          475433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               165173                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2278598                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.748760                       # Inst execution rate
system.cpu.iew.exec_refs                      4411844                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1690576                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1042136                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2963602                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                434                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             13222                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1890936                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            25788359                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2721268                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            314394                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              23404584                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6411                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                711751                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 150191                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                720598                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1146                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        98655                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          66518                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  28013358                       # num instructions consuming a value
system.cpu.iew.wb_count                      23200663                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.601760                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16857326                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.733523                       # insts written-back per cycle
system.cpu.iew.wb_sent                       23313537                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 33736110                       # number of integer regfile reads
system.cpu.int_regfile_writes                18584313                       # number of integer regfile writes
system.cpu.ipc                               0.747187                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.747187                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            445994      1.88%      1.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              18293812     77.13%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                59051      0.25%     79.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 44439      0.19%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               23958      0.10%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                15215      0.06%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               156349      0.66%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   48      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                69840      0.29%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               94872      0.40%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               9229      0.04%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             107      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2568846     10.83%     91.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1375642      5.80%     97.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          217250      0.92%     98.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         344168      1.45%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               23718983                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1003296                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1953366                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       902834                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1431843                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      514686                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021699                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  419209     81.45%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  13196      2.56%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    281      0.05%     84.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   801      0.16%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  230      0.04%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17807      3.46%     87.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 21106      4.10%     91.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             26301      5.11%     96.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            15749      3.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               22784379                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           58970194                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     22297829                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          30602539                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   25782842                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  23718983                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5517                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         6244948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             62815                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           4534                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      8485466                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12908098                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.837527                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.425262                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7000470     54.23%     54.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              783202      6.07%     60.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              864096      6.69%     66.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              907784      7.03%     74.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              912466      7.07%     81.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              807942      6.26%     87.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              890261      6.90%     94.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              481919      3.73%     97.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              259958      2.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12908098                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.772252                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            124714                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           203273                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2963602                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1890936                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9254043                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         13383531                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            9725                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        53300                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        114789                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          532                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       106324                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1252                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       213682                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1252                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3037868                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2300426                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            152082                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1407241                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1340870                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             95.283608                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  224707                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 45                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          143786                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              92592                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            51194                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         9664                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         6078067                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            143407                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12049509                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.621919                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.611541                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7161649     59.44%     59.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1127776      9.36%     68.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          764138      6.34%     75.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          929552      7.71%     82.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          333520      2.77%     85.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          196438      1.63%     87.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          192333      1.60%     88.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          124467      1.03%     89.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1219636     10.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12049509                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               19543333                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3620363                       # Number of memory references committed
system.cpu.commit.loads                       2209546                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         404                       # Number of memory barriers committed
system.cpu.commit.branches                    2027361                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     683007                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18974905                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                170739                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       292571      1.50%      1.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15211791     77.84%     79.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        56723      0.29%     79.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        38774      0.20%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        18839      0.10%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        12912      0.07%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       135123      0.69%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           48      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        62266      0.32%     81.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        89986      0.46%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         3687      0.02%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           97      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           47      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2103869     10.77%     92.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1170769      5.99%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       105677      0.54%     98.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       240048      1.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19543333                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1219636                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3565332                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3565332                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3587782                       # number of overall hits
system.cpu.dcache.overall_hits::total         3587782                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       169605                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         169605                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       170391                       # number of overall misses
system.cpu.dcache.overall_misses::total        170391                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9588512991                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9588512991                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9588512991                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9588512991                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3734937                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3734937                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3758173                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3758173                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.045410                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045410                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.045339                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045339                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56534.376882                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56534.376882                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56273.588341                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56273.588341                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       140998                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          318                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2742                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.421590                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    63.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47166                       # number of writebacks
system.cpu.dcache.writebacks::total             47166                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        99495                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99495                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99495                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99495                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        70110                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        70110                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        70549                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        70549                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4285873491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4285873491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4298369491                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4298369491                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018771                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018771                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018772                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018772                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61130.701626                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61130.701626                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60927.433288                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60927.433288                       # average overall mshr miss latency
system.cpu.dcache.replacements                  70029                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2187247                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2187247                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       132745                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        132745                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6929189500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6929189500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2319992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2319992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057218                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057218                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52199.250443                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52199.250443                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        99395                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99395                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        33350                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        33350                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1669088000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1669088000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50047.616192                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50047.616192                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1378085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36860                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36860                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2659323491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2659323491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026050                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026050                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72146.594981                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72146.594981                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          100                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36760                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36760                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2616785491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2616785491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025980                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025980                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71185.677122                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71185.677122                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        22450                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         22450                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          786                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          786                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        23236                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        23236                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.033827                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.033827                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          439                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          439                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12496000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12496000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018893                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018893                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28464.692483                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28464.692483                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6691765000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.563398                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3658331                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             70541                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.861060                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.563398                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995241                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995241                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7586887                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7586887                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6691765000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2484191                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               6154759                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3751499                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                367458                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 150191                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1269333                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 10151                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               27709383                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 48691                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2721125                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1694899                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          6103                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          6472                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6691765000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6691765000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6691765000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2995245                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15007832                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3037868                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1658169                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       9740625                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  320180                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         51                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1315                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         10650                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           96                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2083657                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 49948                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12908098                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.261719                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.316035                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8254439     63.95%     63.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   241093      1.87%     65.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   274162      2.12%     67.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   271702      2.10%     70.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   355613      2.75%     72.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   319180      2.47%     75.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   344314      2.67%     77.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   275032      2.13%     80.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2572563     19.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12908098                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.226986                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.121366                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      2042553                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2042553                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2042553                       # number of overall hits
system.cpu.icache.overall_hits::total         2042553                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        41103                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41103                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        41103                       # number of overall misses
system.cpu.icache.overall_misses::total         41103                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1125835498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1125835498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1125835498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1125835498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2083656                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2083656                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2083656                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2083656                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019726                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019726                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019726                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019726                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27390.591879                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27390.591879                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27390.591879                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27390.591879                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1554                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.129032                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        36292                       # number of writebacks
system.cpu.icache.writebacks::total             36292                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4291                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4291                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4291                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4291                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        36812                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        36812                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        36812                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        36812                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    954751999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    954751999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    954751999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    954751999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017667                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017667                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017667                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017667                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25935.890443                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25935.890443                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25935.890443                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25935.890443                       # average overall mshr miss latency
system.cpu.icache.replacements                  36292                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2042553                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2042553                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        41103                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41103                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1125835498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1125835498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2083656                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2083656                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019726                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019726                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27390.591879                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27390.591879                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4291                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4291                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        36812                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        36812                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    954751999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    954751999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017667                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017667                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25935.890443                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25935.890443                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6691765000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.843797                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2079365                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             36812                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             56.486064                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.843797                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991882                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991882                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          418                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4204124                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4204124                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6691765000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2085285                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2454                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6691765000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6691765000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6691765000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      375501                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  754049                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1559                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1146                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 480114                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1088                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2052                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6691765000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 150191                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2687174                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 2126362                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3211                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3875665                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4065495                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               26999132                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 20641                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 222507                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  14478                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3760240                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             386                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            31304567                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    67231587                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 40230917                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1296826                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22422389                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  8882057                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      77                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1648518                       # count of insts added to the skid buffer
system.cpu.rob.reads                         36374326                       # The number of ROB reads
system.cpu.rob.writes                        52105288                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19543333                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                29218                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16616                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45834                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               29218                       # number of overall hits
system.l2.overall_hits::.cpu.data               16616                       # number of overall hits
system.l2.overall_hits::total                   45834                       # number of overall hits
system.l2.demand_misses::.cpu.inst               7578                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53925                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61503                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7578                       # number of overall misses
system.l2.overall_misses::.cpu.data             53925                       # number of overall misses
system.l2.overall_misses::total                 61503                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    589350000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4013590000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4602940000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    589350000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4013590000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4602940000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            36796                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            70541                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               107337                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           36796                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           70541                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              107337                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.205946                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.764449                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.572990                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.205946                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.764449                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.572990                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77771.179731                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74429.114511                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74840.902070                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77771.179731                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74429.114511                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74840.902070                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               32005                       # number of writebacks
system.l2.writebacks::total                     32005                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          7568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61493                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61493                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    511078000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3462855750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3973933750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    511078000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3462855750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3973933750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.205675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.764449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.572897                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.205675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.764449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.572897                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67531.448203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64216.147427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64624.164539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67531.448203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64216.147427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64624.164539                       # average overall mshr miss latency
system.l2.replacements                          54538                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        47166                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47166                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        47166                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47166                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        35884                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            35884                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        35884                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        35884                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1577                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1577                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35182                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35182                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2543847500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2543847500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36759                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36759                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.957099                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957099                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72305.369223                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72305.369223                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35182                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35182                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2184303000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2184303000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.957099                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957099                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62085.810926                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62085.810926                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          29218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              29218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         7578                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7578                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    589350000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    589350000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        36796                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          36796                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.205946                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.205946                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77771.179731                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77771.179731                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    511078000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    511078000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.205675                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.205675                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67531.448203                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67531.448203                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15039                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15039                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18743                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18743                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1469742500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1469742500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        33782                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33782                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.554822                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.554822                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78415.541802                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78415.541802                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18743                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18743                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1278552750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1278552750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.554822                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.554822                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68214.946914                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68214.946914                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6691765000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7963.574318                       # Cycle average of tags in use
system.l2.tags.total_refs                      213166                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62730                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.398151                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     219.453936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1207.725979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6536.394404                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.147427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.797900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972116                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2305                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5879                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1768178                       # Number of tag accesses
system.l2.tags.data_accesses                  1768178                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6691765000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     32005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     53913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000463631750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1943                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1943                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              152446                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30073                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61493                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      32005                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61493                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32005                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.12                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61493                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32005                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.635100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.944670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.150230                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1939     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1943                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.457025                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.433762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.900327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1523     78.38%     78.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      1.18%     79.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              333     17.14%     96.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               57      2.93%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1943                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3935552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2048320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    588.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    306.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6661086500                       # Total gap between requests
system.mem_ctrls.avgGap                      71243.09                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       484352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3450432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2046464                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 72380306.242075145245                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 515623606.029201567173                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 305818270.665512025356                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         7568                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        53925                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        32005                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    261313000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1683407500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 150609891250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34528.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31217.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4705823.82                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       484352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3451200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3935552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       484352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       484352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2048320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2048320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         7568                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53925                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          61493                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        32005                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         32005                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     72380306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    515738374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        588118680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     72380306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     72380306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    306095626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       306095626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    306095626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     72380306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    515738374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       894214307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                61481                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31976                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4074                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3671                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3599                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4047                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3548                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3607                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2061                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1853                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1819                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2228                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2090                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1899                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1826                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               791951750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             307405000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1944720500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12881.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31631.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               47428                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21832                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.14                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.28                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        24197                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   247.189652                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   149.375685                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   288.176709                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10572     43.69%     43.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6333     26.17%     69.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2397      9.91%     79.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1193      4.93%     84.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          703      2.91%     87.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          434      1.79%     89.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          342      1.41%     90.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          240      0.99%     91.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1983      8.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        24197                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3934784                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2046464                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              588.003912                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              305.818271                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.98                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6691765000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        91884660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        48837855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      224574420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      87262740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 527975760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2403112020                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    545964480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3929611935                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   587.231012                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1391817500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    223340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5076607500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        80881920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        42989760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      214399920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79651980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 527975760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2310316020                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    624108480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3880323840                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   579.865527                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1593515250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    223340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4874909750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6691765000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26311                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        32005                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21291                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35182                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35182                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26311                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       176282                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       176282                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 176282                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5983872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5983872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5983872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61493                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61493    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61493                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6691765000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            60702250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76866250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             70594                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        79171                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        36292                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           45396                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36759                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36759                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         36812                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33782                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       109900                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       211127                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                321027                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4677632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7533248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12210880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           54554                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2049344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           161899                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011032                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.104451                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 160113     98.90%     98.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1786      1.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             161899                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6691765000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          190299000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          55241453                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         105822985                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
