// Seed: 781550225
module module_0;
  initial $clog2(50);
  ;
  logic id_1;
  logic [-1 : -1] id_2;
  logic id_3;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd6
) (
    input  wor   id_0 [id_2 : 1 'h0],
    output logic id_1,
    input  wor   _id_2
);
  logic id_4;
  logic id_5;
  logic id_6;
  id_7(
      id_7
  );
  module_0 modCall_1 ();
  assign id_5 = 1;
  always_latch id_7 <= id_6;
  final begin : LABEL_0
    begin : LABEL_1
      id_1 = -1;
    end
  end
  logic id_8;
  ;
  assign id_7 = id_8;
  assign id_1.id_4 = -1;
  assign id_6 = id_6;
  logic id_9;
endmodule
