[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847105 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847105 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847105 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11578734 heartbeat IPC: 1.145 cumulative IPC: 1.145 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18811894 heartbeat IPC: 1.383 cumulative IPC: 1.253 (Simulation time: 00 hr 01 min 55 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26974540 heartbeat IPC: 1.225 cumulative IPC: 1.243 (Simulation time: 00 hr 02 min 40 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 31725227 cumulative IPC: 1.261 (Simulation time: 00 hr 03 min 21 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 31725227 cumulative IPC: 1.261 (Simulation time: 00 hr 03 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.261 instructions: 40000000 cycles: 31725227
CPU 0 Branch Prediction Accuracy: 95.18% MPKI: 10.89 Average ROB Occupancy at Mispredict: 44.43
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 9.02
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197832 HIT:     194223 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197832 HIT:     194223 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 166.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568346 HIT:     460255 MISS:     108091 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430606 HIT:     343350 MISS:      87256 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35302 HIT:      21532 MISS:      13770 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95360 HIT:      95111 MISS:        249 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        262 MISS:       6816 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.77 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3232555 HIT:    2963108 MISS:     269447 MSHR_MERGE:      69727
cpu0->cpu0_L1I LOAD         ACCESS:    3232555 HIT:    2963108 MISS:     269447 MSHR_MERGE:      69727
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.632 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13316407 HIT:   12896559 MISS:     419848 MSHR_MERGE:     146577
cpu0->cpu0_L1D LOAD         ACCESS:    7422094 HIT:    7125364 MISS:     296730 MSHR_MERGE:      65843
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5886574 HIT:    5770548 MISS:     116026 MSHR_MERGE:      80720
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7739 HIT:        647 MISS:       7092 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.49 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2857418 HIT:    2813060 MISS:      44358 MSHR_MERGE:      28485
cpu0->cpu0_ITLB LOAD         ACCESS:    2857418 HIT:    2813060 MISS:      44358 MSHR_MERGE:      28485
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.626 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12594060 HIT:   12353014 MISS:     241046 MSHR_MERGE:      59087
cpu0->cpu0_DTLB LOAD         ACCESS:   12594060 HIT:   12353014 MISS:     241046 MSHR_MERGE:      59087
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.186 cycles
cpu0->LLC TOTAL        ACCESS:     136584 HIT:     126335 MISS:      10249 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87256 HIT:      82102 MISS:       5154 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13770 HIT:      10430 MISS:       3340 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28742 HIT:      28724 MISS:         18 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6816 HIT:       5079 MISS:       1737 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 165.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        567
  ROW_BUFFER_MISS:       9664
  AVG DBUS CONGESTED CYCLE: 14.74
Channel 0 WQ ROW_BUFFER_HIT:        224
  ROW_BUFFER_MISS:       1252
  FULL:          0
Channel 0 REFRESHES ISSUED:       2644
