OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 32 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   fp_16_32_adder
Die area:                 ( 0 0 ) ( 30304 30304 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     28289
Number of terminals:      82
Number of snets:          2
Number of nets:           2812

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
[INFO DRT-0164] Number of unique instances = 202.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 93126.
[INFO DRT-0033] V1 shape region query size = 72347.
[INFO DRT-0033] M2 shape region query size = 1724.
[INFO DRT-0033] V2 shape region query size = 873.
[INFO DRT-0033] M3 shape region query size = 1746.
[INFO DRT-0033] V3 shape region query size = 582.
[INFO DRT-0033] M4 shape region query size = 1493.
[INFO DRT-0033] V4 shape region query size = 582.
[INFO DRT-0033] M5 shape region query size = 650.
[INFO DRT-0033] V5 shape region query size = 36.
[INFO DRT-0033] M6 shape region query size = 24.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0078]   Complete 699 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 194 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0084]   Complete 2762 groups.
#scanned instances     = 28289
#unique  instances     = 200
#stdCellGenAp          = 7032
#stdCellValidPlanarAp  = 82
#stdCellValidViaAp     = 5546
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 8966
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:03, elapsed time = 00:00:09, memory = 313.17 (MB), peak = 313.17 (MB)

Number of guides:     31102

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 56 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 56 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 7815.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 6943.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 5789.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 3237.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 1093.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 387.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 15.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 14712 vertical wires in 2 frboxes and 10567 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 1861 vertical wires in 2 frboxes and 774 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 394.74 (MB), peak = 394.74 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 394.74 (MB), peak = 394.74 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 965.16 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 774.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:03, memory = 1278.07 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:04, memory = 1119.91 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:05, memory = 904.83 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:08, memory = 1431.20 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:08, memory = 1191.15 (MB).
    Completing 80% with 170 violations.
    elapsed time = 00:00:10, memory = 1739.55 (MB).
    Completing 90% with 170 violations.
    elapsed time = 00:00:12, memory = 1544.36 (MB).
    Completing 100% with 198 violations.
    elapsed time = 00:00:13, memory = 1286.53 (MB).
[INFO DRT-0199]   Number of violations = 1228.
[INFO DRT-0267] cpu time = 00:01:22, elapsed time = 00:00:13, memory = 1796.22 (MB), peak = 1796.22 (MB)
Total wire length = 9067 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 924 um.
Total wire length on LAYER M3 = 3179 um.
Total wire length on LAYER M4 = 2347 um.
Total wire length on LAYER M5 = 1620 um.
Total wire length on LAYER M6 = 893 um.
Total wire length on LAYER M7 = 101 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 25640.
Up-via summary (total 25640):.

----------------
 Active        0
     M1     8714
     M2    10399
     M3     4520
     M4     1347
     M5      622
     M6       38
     M7        0
     M8        0
     M9        0
----------------
           25640


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1228 violations.
    elapsed time = 00:00:00, memory = 2375.71 (MB).
    Completing 20% with 1228 violations.
    elapsed time = 00:00:02, memory = 2359.76 (MB).
    Completing 30% with 1228 violations.
    elapsed time = 00:00:03, memory = 2016.01 (MB).
    Completing 40% with 832 violations.
    elapsed time = 00:00:05, memory = 2613.32 (MB).
    Completing 50% with 832 violations.
    elapsed time = 00:00:07, memory = 2299.66 (MB).
    Completing 60% with 516 violations.
    elapsed time = 00:00:08, memory = 2651.45 (MB).
    Completing 70% with 516 violations.
    elapsed time = 00:00:10, memory = 2503.39 (MB).
    Completing 80% with 516 violations.
    elapsed time = 00:00:12, memory = 2201.48 (MB).
    Completing 90% with 244 violations.
    elapsed time = 00:00:15, memory = 2544.98 (MB).
    Completing 100% with 53 violations.
    elapsed time = 00:00:16, memory = 2204.20 (MB).
[INFO DRT-0199]   Number of violations = 828.
[INFO DRT-0267] cpu time = 00:01:44, elapsed time = 00:00:17, memory = 2210.12 (MB), peak = 2800.08 (MB)
Total wire length = 8996 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 953 um.
Total wire length on LAYER M3 = 3165 um.
Total wire length on LAYER M4 = 2294 um.
Total wire length on LAYER M5 = 1599 um.
Total wire length on LAYER M6 = 880 um.
Total wire length on LAYER M7 = 102 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 25391.
Up-via summary (total 25391):.

----------------
 Active        0
     M1     8706
     M2    10461
     M3     4263
     M4     1317
     M5      605
     M6       39
     M7        0
     M8        0
     M9        0
----------------
           25391


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 828 violations.
    elapsed time = 00:00:00, memory = 2210.12 (MB).
    Completing 20% with 828 violations.
    elapsed time = 00:00:02, memory = 2611.77 (MB).
    Completing 30% with 828 violations.
    elapsed time = 00:00:03, memory = 2260.16 (MB).
    Completing 40% with 599 violations.
    elapsed time = 00:00:04, memory = 2811.83 (MB).
    Completing 50% with 599 violations.
    elapsed time = 00:00:06, memory = 2502.07 (MB).
    Completing 60% with 376 violations.
    elapsed time = 00:00:07, memory = 2324.09 (MB).
    Completing 70% with 376 violations.
    elapsed time = 00:00:09, memory = 2693.01 (MB).
    Completing 80% with 376 violations.
    elapsed time = 00:00:10, memory = 2343.48 (MB).
    Completing 90% with 276 violations.
    elapsed time = 00:00:14, memory = 2698.60 (MB).
    Completing 100% with 146 violations.
    elapsed time = 00:00:14, memory = 2352.59 (MB).
[INFO DRT-0199]   Number of violations = 761.
[INFO DRT-0267] cpu time = 00:01:38, elapsed time = 00:00:15, memory = 2355.69 (MB), peak = 2942.32 (MB)
Total wire length = 8959 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 956 um.
Total wire length on LAYER M3 = 3160 um.
Total wire length on LAYER M4 = 2272 um.
Total wire length on LAYER M5 = 1586 um.
Total wire length on LAYER M6 = 882 um.
Total wire length on LAYER M7 = 100 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 25377.
Up-via summary (total 25377):.

----------------
 Active        0
     M1     8706
     M2    10475
     M3     4279
     M4     1297
     M5      590
     M6       30
     M7        0
     M8        0
     M9        0
----------------
           25377


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 761 violations.
    elapsed time = 00:00:01, memory = 2791.64 (MB).
    Completing 20% with 761 violations.
    elapsed time = 00:00:01, memory = 2534.63 (MB).
    Completing 30% with 539 violations.
    elapsed time = 00:00:03, memory = 2815.09 (MB).
    Completing 40% with 539 violations.
    elapsed time = 00:00:03, memory = 2691.77 (MB).
    Completing 50% with 539 violations.
    elapsed time = 00:00:04, memory = 2433.11 (MB).
    Completing 60% with 380 violations.
    elapsed time = 00:00:06, memory = 2828.04 (MB).
    Completing 70% with 380 violations.
    elapsed time = 00:00:06, memory = 2540.31 (MB).
    Completing 80% with 145 violations.
    elapsed time = 00:00:07, memory = 2917.63 (MB).
    Completing 90% with 145 violations.
    elapsed time = 00:00:08, memory = 2728.93 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:09, memory = 2463.48 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:58, elapsed time = 00:00:09, memory = 2463.48 (MB), peak = 2942.32 (MB)
Total wire length = 8959 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 962 um.
Total wire length on LAYER M3 = 3168 um.
Total wire length on LAYER M4 = 2266 um.
Total wire length on LAYER M5 = 1580 um.
Total wire length on LAYER M6 = 880 um.
Total wire length on LAYER M7 = 99 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 25344.
Up-via summary (total 25344):.

----------------
 Active        0
     M1     8707
     M2    10470
     M3     4260
     M4     1287
     M5      590
     M6       30
     M7        0
     M8        0
     M9        0
----------------
           25344


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 2463.48 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 2463.48 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 2463.48 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 2463.48 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 2463.48 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2463.48 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2463.48 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2463.48 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2463.48 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2463.48 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2463.48 (MB), peak = 2942.32 (MB)
Total wire length = 8959 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 962 um.
Total wire length on LAYER M3 = 3168 um.
Total wire length on LAYER M4 = 2266 um.
Total wire length on LAYER M5 = 1580 um.
Total wire length on LAYER M6 = 880 um.
Total wire length on LAYER M7 = 99 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 25344.
Up-via summary (total 25344):.

----------------
 Active        0
     M1     8707
     M2    10470
     M3     4260
     M4     1287
     M5      590
     M6       30
     M7        0
     M8        0
     M9        0
----------------
           25344


[INFO DRT-0198] Complete detail routing.
Total wire length = 8959 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 962 um.
Total wire length on LAYER M3 = 3168 um.
Total wire length on LAYER M4 = 2266 um.
Total wire length on LAYER M5 = 1580 um.
Total wire length on LAYER M6 = 880 um.
Total wire length on LAYER M7 = 99 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 25344.
Up-via summary (total 25344):.

----------------
 Active        0
     M1     8707
     M2    10470
     M3     4260
     M4     1287
     M5      590
     M6       30
     M7        0
     M8        0
     M9        0
----------------
           25344


[INFO DRT-0267] cpu time = 00:05:44, elapsed time = 00:00:55, memory = 2463.48 (MB), peak = 2942.32 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 1:09.72[h:]min:sec. CPU time: user 405.70 sys 7.10 (592%). Peak memory: 3012936KB.
