module uart_send(input	         sys_clk,       //ç³»ç»Ÿæ—¶é’Ÿ
                 input           sys_rst_n,      //ç³»ç»Ÿå¤ä½ï¼Œä½ç”µå¹³æœ‰æ•ˆ
                 
                 input           uart_tx_en,
                 input  [7:0]    uart_din, // data to send
                 output reg      uart_txd,      //UARTå‘ï¿½?ï¿½ç«¯ï¿?? å•çº¿å‘ï¿½?? åªæœ‰ï¿??ä½ï¼Œæ¯æ¬¡å‘ï¿½??1bitæ•°æ®
                 output          uart_tx_busy);
    
    //parameter define
    parameter  CLK_FREQ = 50000000;             //ç³»ç»Ÿæ—¶é’Ÿé¢‘ç‡
    parameter  UART_BPS = 115200;                 //ä¸²å£æ³¢ç‰¹ï¿??
    localparam BPS_CNT  = CLK_FREQ/UART_BPS;    //ä¸ºå¾—åˆ°æŒ‡å®šæ³¢ç‰¹ç‡ï¼Œå¯¹ç³»ç»Ÿæ—¶é’Ÿè®¡æ•°BPS_CNTï¿??
    
 
    reg         uart_tx_en_d0;
    reg         uart_tx_en_d1;
    reg [15:0]  clk_cnt;                         //ç³»ç»Ÿæ—¶é’Ÿè®¡æ•°ï¿??
    reg [3:0]   tx_cnt;                          //å‘ï¿½?ï¿½æ•°æ®è®¡æ•°å™¨
                       //å‘ï¿½?ï¿½è¿‡ç¨‹æ ‡å¿—ä¿¡ï¿??
    reg [7:0]   tx_data;                         //å¯„å­˜å‘ï¿½?ï¿½æ•°ï¿??
    
    wire       en_flag;  // start flag
    reg        tx_flag;  // transforming  data flag   
    

    assign  uart_tx_busy = tx_flag;

    //capture start posedge signal as 1 : use the method named double reg
    assign en_flag = (~uart_tx_en_d1) & uart_tx_en_d0;
    
    always @(posedge sys_clk or negedge sys_rst_n) begin
        if (!sys_rst_n) begin //reset status
            uart_tx_en_d0 <= 1'b0;
            uart_tx_en_d1 <= 1'b0;
        end
        else begin // collect the 'en negedge signal'
            uart_tx_en_d0 <= uart_tx_en;
            uart_tx_en_d1 <= uart_tx_en_d0;
        end
    end
    
    //maintain tx status
    always @(posedge sys_clk or negedge sys_rst_n) begin
        if (!sys_rst_n) begin //reset status
            tx_flag <= 1'b0;
            tx_data <= 8'd0;
        end
        else  begin
            if (en_flag) begin
                tx_flag <= 1'b1;
                tx_data <= uart_din;
            end
            else if ((tx_cnt == 4'd9) && (clk_cnt == BPS_CNT/2)) begin
                tx_flag <= 0;
                tx_data <= 8'd0;
            end
            else begin
                tx_flag <=tx_flag;
                tx_data <=tx_data; //maintain data
            end
        end
    end
    
    //record the systematic clock counts
    always @(posedge sys_clk or negedge sys_rst_n) begin
        if (!sys_rst_n)begin
            clk_cnt <= 0 ;
        end
        else if (tx_flag)begin
            if (clk_cnt < BPS_CNT-1)begin
                clk_cnt <= clk_cnt + 1'b1;
            end
            else begin
                clk_cnt <= 0 ;
            end
        end
        else begin
            clk_cnt <= 0 ;
        end
    end
    
    //record the rxd counts that receive a bit data, 9 is full
    always @(posedge sys_clk or negedge sys_rst_n) begin
        if (!sys_rst_n)begin
            tx_cnt <= 0 ;
        end
        else if (tx_flag)begin
            if (clk_cnt == BPS_CNT-1)begin
                tx_cnt <= tx_cnt+1;
            end
            else begin
                tx_cnt <= tx_cnt;
            end
        end
        else begin
            tx_cnt <= 0 ;
        end
    end

    always @(posedge sys_clk or negedge sys_rst_n) begin
        if (!sys_rst_n) begin
            uart_txd <= 1'b1 ; //free status
        end
        else if (tx_flag)begin
            case (tx_cnt)
                    4'd0 : uart_txd <= 1'b0;
                    4'd1 : uart_txd <= tx_data[0];   //å¯„å­˜æ•°æ®ä½æœ€ä½ä½
                    4'd2 : uart_txd <= tx_data[1];
                    4'd3 : uart_txd <= tx_data[2];
                    4'd4 : uart_txd <= tx_data[3];
                    4'd5 : uart_txd <= tx_data[4];
                    4'd6 : uart_txd <= tx_data[5];
                    4'd7 : uart_txd <= tx_data[6];
                    4'd8 : uart_txd <= tx_data[7];   //å¯„å­˜æ•°æ®ä½æœ€é«˜ä½
                    4'd9 : uart_txd <= 1'b1;
                    default : ; 
            endcase
        end
        else begin
            uart_txd <= 1'b1; //default is high signal
        end
    end
    

    
    
    
endmodule
