Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jul 26 20:04:49 2019
| Host         : Lenovo-XiaoXin-CHAO7000 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   746 |
|    Minimum number of control sets                        |   746 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2119 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   746 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |    77 |
| >= 6 to < 8        |    23 |
| >= 8 to < 10       |    96 |
| >= 10 to < 12      |    65 |
| >= 12 to < 14      |    32 |
| >= 14 to < 16      |    19 |
| >= 16              |   416 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1285 |          391 |
| No           | No                    | Yes                    |              56 |           14 |
| No           | Yes                   | No                     |            1083 |          422 |
| Yes          | No                    | No                     |           41896 |         9367 |
| Yes          | No                    | Yes                    |              80 |           18 |
| Yes          | Yes                   | No                     |            6401 |         1627 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                             Enable Signal                                                                                                                             |                                                                                                                                   Set/Reset Signal                                                                                                                                  | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_28_reg_373820                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/E[0]                                                                        | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[1].remd_tmp[2][0]_i_1_n_0                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_29_reg_373870                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_30_reg_373920                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/E[0]                                                                        | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_307/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[1].remd_tmp[2][0]_i_1__0_n_0                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/FSM_onehot_state_reg[1]                                                                                    |                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/E[0]                                                                        | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_318/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[1].remd_tmp[2][0]_i_1__1_n_0                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_27_reg_373770                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/E[0]                                                                        | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_329/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[1].remd_tmp[2][0]_i_1__2_n_0                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           |                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                         |                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                             |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                     |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_430/ap_block_pp1_stage0_11001                                                                                                                                                                                 | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/sel                                                                                                                                           | design_1_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/line_buff_group_3_va_U/yolo_upsamp_top_line_buff_group_0_va_ram_U/line_buff_group_0_va_ce0                                                                                                                                          | design_1_i/yolo_upsamp_top_0/inst/ap_NS_fsm1                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                    | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                    | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                          | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2dre_valid_reg                                                   |                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/yolo_upsamp_top_CTRL_BUS_s_axi_U/waddr                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                        | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/or_ln163_reg_24956[5]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                         |                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                       | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/sel                                                                                                                                           | design_1_i/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/int_input_fold_ch_V[3]_i_1_n_0                                                                                                                                                                 | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                                                          | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/rdata[8]_i_1_n_0                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                          | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[11]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/i_op_assign_2_reg_6720                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/line_buff_group_3_va_U/yolo_upsamp_top_line_buff_group_0_va_ram_U/ap_block_pp0_stage0_subdone1_in                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/i_op_assign_1_reg_7080                                                                                                                                                                                                            | design_1_i/yolo_max_pool_top_0/inst/i_op_assign_1_reg_708                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/yolo_upsamp_top_mac_muladd_5ns_4ns_4ns_8_1_1_U1/yolo_upsamp_top_mac_muladd_5ns_4ns_4ns_8_1_1_DSP48_0_U/icmp_ln15_reg_1308_reg[0]                                                                                                    |                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/row_idx_0_reg_420                                                                                                                                                                                                                   | design_1_i/yolo_upsamp_top_0/inst/ap_NS_fsm1                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/ap_NS_fsm1110_out                                                                                                                                                                                                                      | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/SR[0]                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                       | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/int_fold_output_ch_V[3]_i_1_n_0                                                                                                                                                                        | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_block_pp1_stage7_11001                                                                                                                                                                               | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                            | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/mi_cntr_reg_n_0_[2]                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axis_switch_1/inst/gen_decoder[1].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.state[1]_i_1__0_n_0                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.state[1]_i_1_n_0                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/int_fold_input_ch_V[3]_i_1_n_0                                                                                                                                                                           | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_enable_reg_pp1_iter0_reg_rep_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_master_slots[1].reg_slice_mi/p_0_in                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/mi_cntr_reg_n_0_[1]                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axis_switch_0/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.state[1]_i_1_n_0                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                     | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/sel                                                                                                                                           | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/int_fold_input_ch_V[3]_i_1_n_0                                                                                                                                                                         | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/col_idx_reg_237310                                                                                                                                                                                      | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[9]_1[0]                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma_1/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/icmp_ln879_3_reg_245320                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/i_op_assign_reg_216[4]_i_1_n_0                                                                                                                                                                                                        | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/i_op_assign_reg_216                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/yolo_upsamp_top_CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg2_reset                                                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/yolo_upsamp_top_mac_muladd_5ns_4ns_4ns_8_1_1_U1/yolo_upsamp_top_mac_muladd_5ns_4ns_4ns_8_1_1_DSP48_0_U/icmp_ln15_reg_1308_reg[0]                                                                                                    | design_1_i/yolo_upsamp_top_0/inst/indvar_flatten_reg_453[4]                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/and_ln52_10_reg_1342[0]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                     | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                               |                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                          | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/int_ap_start_reg_0                                                                                                                                                                                     | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/ap_CS_fsm_reg[0]_1                                                                                                                                                                                                   |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/waddr_reg[2]_0[0]                                                                                                                                                                                      | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/waddr_reg[5]_0[0]                                                                                                                                                                                      | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/input_ch_idx_reg_26710                                                                                                                                                                                                            | design_1_i/yolo_max_pool_top_0/inst/select_ln36_1_reg_2676                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/int_input_ch_V[5]_i_1_n_0                                                                                                                                                                              | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                         |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/int_output_ch_V[5]_i_1_n_0                                                                                                                                                                             | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/waddr                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/sig_m_valid_dup_i_1_n_0                                                                                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/ap_NS_fsm[5]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                                | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/waddr                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/waddr                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg2_reset                                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_10_out                                                                                                                                                                          | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                   |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_pp1_stage1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                6 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_11_out                                                                                                                                 | design_1_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/waddr                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                            | design_1_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/p_455_in                                                                                                                                                                                                | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[9]                                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/tmp_dest_V_1_load_reg_358270                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/inStream_V_keep_V_0_load_A                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/inStream_a_V_keep_V_0_load_A                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/sel                                                                                                                                                                                                                                   | design_1_i/yolo_conv_top_0/inst/indvar_flatten_reg_114320_in[8]                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/tmp_user_V_1_fu_1340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/inStream_V_keep_V_0_load_A                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/inStream_V_keep_V_0_load_B                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/inStream_V_keep_V_0_load_B                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/outStream_V_keep_V_1_load_B                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/outStream_V_keep_V_1_load_A                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/inStream_V_data_0_sel0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                          | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[14]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/line_buff_group_3_va_U/yolo_upsamp_top_line_buff_group_0_va_ram_U/WEA[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/tmp_dest_V_load_reg_28640                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/outStream_V_keep_V_1_load_B                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/last_V_read_reg_16850                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/inStream_a_V_keep_V_0_load_B                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/outStream_V_keep_V_1_load_B                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_4[0]                                                                                          | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/outStream_V_keep_V_1_load_A                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ap_CS_fsm_reg[8]                                                                                                                                            | design_1_i/yolo_max_pool_top_0/inst/add_ln36_reg_2548[9]_i_1_n_0                                                                                                                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/outStream_V_keep_V_1_load_A                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/yolo_upsamp_top_mac_muladd_5ns_4ns_4ns_8_1_1_U1/yolo_upsamp_top_mac_muladd_5ns_4ns_4ns_8_1_1_DSP48_0_U/icmp_ln15_reg_1308_reg[0]                                                                                                    | design_1_i/yolo_upsamp_top_0/inst/ap_NS_fsm1                                                                                                                                                                                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                          | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                      | design_1_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/inStream_V_keep_V_0_load_A                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/inStream_V_keep_V_0_load_B                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/inStream_V_data_0_sel0                                                                                                                                                                                                                | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/indvar_flatten_reg_227[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/outStream_V_keep_V_1_load_B                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/outStream_V_keep_V_1_load_A                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/inStream_V_keep_V_0_load_A                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/inStream_V_keep_V_0_load_B                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/outStream_V_keep_V_1_load_A                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/outStream_V_keep_V_1_load_B                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                      | design_1_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/indvar_flatten27_reg_409[8]_i_2_n_0                                                                                                                                                                                                 | design_1_i/yolo_upsamp_top_0/inst/indvar_flatten27_reg_409[4]                                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2__0_n_0                                                              | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1__0_n_0                                                                            |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0                                                                                                     | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                                                                   |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0                                                                                                     | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                                                                   |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                            | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1__0_n_0                                                                            |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_51_out                                                                                                            | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                            |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_43_out                                                                                                            | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                                                            |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                            | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1__0_n_0                                                                            |                8 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_55_out                                                                                                            | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                            |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2__0_n_0                                                              | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                            |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_2__0_n_0                                                              | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1__0_n_0                                                                            |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0                                                                                                   | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                 |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/int_real_input_h_V[8]_i_1_n_0                                                                                                                                                                          | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/int_input_w_V[8]_i_1_n_0                                                                                                                                                                               | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                        |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/p_0_in0                                                                                                                                                                                                | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/int_input_w_V[8]_i_1_n_0                                                                                                                                                                                 | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                           |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/p_0_in0                                                                                                                                                                                                  | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                           |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                      |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/i_op_assign_1_reg_381[8]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/i_op_assign_reg_359                                                                                                                                                                                                                    | design_1_i/yolo_acc_top_0/inst/i_op_assign_2_reg_392                                                                                                                                                                                                                                |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/output_acc_0_V_reg_13460                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/add_ln319_reg_15810                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                              | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                 |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/int_output_w_V[8]_i_1_n_0                                                                                                                                                                      | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_56_out                                                                                                                                              | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                 |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/mul_ln1598_1_reg_23134_reg_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/int_input_h_V[8]_i_1_n_0                                                                                                                                                                       | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0                                                                                                   | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                 |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                                                                   |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_56_out                                                                                                                                                | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                   |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                                | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                   |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                              | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                                                                 |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/p_0_in0                                                                                                                                                                                        | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                              | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                                                                 |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0                                                                                                   | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                                                                 |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/int_input_w_V[8]_i_1_n_0                                                                                                                                                                       | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                                                                   |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_44_out                                                                                                                                                | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                   |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_52_out                                                                                                                                                | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                   |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0                                                                                                   | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                                                                 |                7 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_6[0]                                                                                 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_2[0]                                                                                 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_2__0_n_0                                                                | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1__0_n_0                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_3[0]                                                                                 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                              |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_4[0]                                                                                 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_5[0]                                                                                 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_26_out27_out                                                                                                                                                        |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                         | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_7[0]                                                                                 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_60_out                                                                                                                                              | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                                                   |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0       |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_condition_556                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_84_out                                                                                                                                              | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                   |                8 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                 | design_1_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_80_out                                                                                                                                              | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                   |                8 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_76_out                                                                                                                                              | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                   |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_1[0]                                                                               | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                  | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_0[0]                                                                               | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0                                                                                                                   |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_2[0]                                                                               | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3[0]                                                                                 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_3[0]                                                                               | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_26_out27_out                                                                                                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_4[0]                                                                               | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_5[0]                                                                               | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_72_out                                                                                                                                                | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                                                     |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[5][0]                    | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_0[0]                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[4][0]                    | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_1[0]                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[2][0]                    | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_3[0]                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[1][0]                    | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_4[0]                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[3][0]                    | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_2[0]                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[0][0]                    | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_5[0]                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_84_out                                                                                                                                                | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                     |                7 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_80_out                                                                                                                                                | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                     |                8 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_76_out                                                                                                                                                | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                     |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_1[0]                                                                                 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_60_out                                                                                                                                                | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                                                     |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_75_out                                                                                                            | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                              |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_71_out                                                                                                            | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1__0_n_0                                                                              |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_59_out                                                                                                            | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8][0] |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_64_out                                                                                                                                                | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                                                     |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_68_out                                                                                                                                                | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                                                     |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_2__0_n_0                                                                | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]    |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2__0_n_0                                                                | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]      |                8 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_0                                                                | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1[0]    |                7 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[6][0]                    | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg[0]                                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_72_out                                                                                                                                              | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                                                   |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_68_out                                                                                                                                              | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                                                   |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0       |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_64_out                                                                                                                                              | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                   | design_1_i/axi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[7][0]                    | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_6[0]                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_0[0]                                                                                 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/zext_ln1598_9_reg_2756_reg0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/select_ln1598_14_reg_237670                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axis_switch_2/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axis_switch_1/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                              |                                                                                                                                                                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/p_228_in                                                                                                                                                                                                                               | design_1_i/yolo_acc_top_0/inst/indvar_flatten_reg_370[12]                                                                                                                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/i_op_assign_1_reg_114430                                                                                                                                                                                                              | design_1_i/yolo_conv_top_0/inst/i_op_assign_1_reg_11443                                                                                                                                                                                                                             |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/line_buff_group_0_va_4_reg_245490                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[15]_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[15]_2[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[15]_3[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg_0[0]                                                | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                             |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[1]_1[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                 |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/CEP                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln85_reg_23687_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[16][0]                                                                                                                                                                                    | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[16]_0[0]                                                                                                                                                                                                |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                      | design_1_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                           |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                      | design_1_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                                    |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                 | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                               |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         |                                                                                                                                                                                                                                                                                     |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                   |                                                                                                                                                                                                                                                                                     |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                              |                                                                                                                                                                                                                                                                                     |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                               |                                                                                                                                                                                                                                                                                     |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_27_reg_373770                                                                                                                                                                                     | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln768_27_reg_37241_reg[0][0]                                                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_28_reg_373820                                                                                                                                                                                     | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln768_28_reg_37281_reg[0][0]                                                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                        |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_318/p_Val2_s_reg_224[14]_i_1__1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/p_Val2_s_reg_224[14]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_30_reg_373920                                                                                                                                                                                     | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/SS[0]                                                                                                                                                                                                                 |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/input_ch_idx_reg_26710                                                                                                                                                                                                            | design_1_i/yolo_max_pool_top_0/inst/select_ln33_1_reg_2681                                                                                                                                                                                                                          |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_307/p_Val2_s_reg_224[14]_i_1__0_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_29_reg_373870                                                                                                                                                                                     | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln768_29_reg_37321_reg[0][0]                                                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_329/p_Val2_s_reg_224[14]_i_1__2_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln879_3_reg_24532_pp1_iter2_reg_reg[0]_7                                                                                                                                                           | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_9_reg_36442                                                                                                                                                                                                     |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln887_20_reg_23562_reg[0]                                                                                                                                                                          | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_20_reg_37017                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln879_3_reg_24532_pp1_iter2_reg_reg[0]_8                                                                                                                                                           | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_8_reg_36437                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln879_3_reg_24532_pp1_iter2_reg_reg[0]_9                                                                                                                                                           | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_12_reg_36637                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln887_15_reg_23542_reg[0]                                                                                                                                                                          | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_15_reg_36832                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln887_16_reg_23546_reg[0]                                                                                                                                                                          | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_16_reg_36837                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln887_18_reg_23554_reg[0]_0                                                                                                                                                                        | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_18_reg_36847                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln887_7_reg_23510_reg[0]                                                                                                                                                                           | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_7_reg_36432                                                                                                                                                                                                     |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/tmp_V_5_reg_362420                                                                                                                                                                                                                    | design_1_i/yolo_conv_top_0/inst/tmp_V_5_reg_36242                                                                                                                                                                                                                                   |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln879_3_reg_24532_pp1_iter2_reg_reg[0]_6                                                                                                                                                           | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_10_reg_36447                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln879_3_reg_24532_pp1_iter2_reg_reg[0]_5                                                                                                                                                           | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_11_reg_36632                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln879_3_reg_24532_pp1_iter2_reg_reg[0]_4                                                                                                                                                           | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_13_reg_36642                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln879_3_reg_24532_pp1_iter2_reg_reg[0]_3                                                                                                                                                           | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_14_reg_36647                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln879_3_reg_24532_pp1_iter2_reg_reg[0]_2                                                                                                                                                           | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_23_reg_37192                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln879_3_reg_24532_pp1_iter2_reg_reg[0]_1                                                                                                                                                           | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_24_reg_37197                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln879_3_reg_24532_pp1_iter2_reg_reg[0]_0                                                                                                                                                           | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_25_reg_37202                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln879_3_reg_24532_pp1_iter2_reg_reg[0]                                                                                                                                                             | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_26_reg_37207                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln887_17_reg_23550_reg[0]_0                                                                                                                                                                        | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_17_reg_36842                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_430/ap_ce_reg                                                                                                                                                                                                 | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_430/activated_output_V_reg_380                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/tmp_V_2_reg_36047[15]_i_2_n_0                                                                                                                                                                                                         | design_1_i/yolo_conv_top_0/inst/tmp_V_2_reg_36047                                                                                                                                                                                                                                   |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_1_6_reg_1659_reg[0]_0                                                                                                                                                                               | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_phi_reg_pp0_iter0_empty_52_reg_11469_out                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/tmp_V_1_reg_36042[15]_i_2_n_0                                                                                                                                                                                                         | design_1_i/yolo_conv_top_0/inst/tmp_V_1_reg_36042                                                                                                                                                                                                                                   |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/tmp_V_3_reg_36232[15]_i_2_n_0                                                                                                                                                                                                         | design_1_i/yolo_conv_top_0/inst/tmp_V_3_reg_36232                                                                                                                                                                                                                                   |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/tmp_V_4_reg_362370                                                                                                                                                                                                                    | design_1_i/yolo_conv_top_0/inst/tmp_V_4_reg_36237                                                                                                                                                                                                                                   |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                    | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/output_acc_0_V_reg_13460                                                                                                                                                                                                               | design_1_i/yolo_acc_top_0/inst/output_acc_2_V_reg_1356                                                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                               | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/op_V_assign_reg_9180                                                                                                                                                                                                                  | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/icmp_ln14_reg_819_pp0_iter28_reg_reg[0]                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/op_V_assign_3_reg_9330                                                                                                                                                                                                                | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_329/icmp_ln14_reg_819_pp0_iter28_reg_reg[0]                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/output_acc_0_V_reg_13460                                                                                                                                                                                                               | design_1_i/yolo_acc_top_0/inst/output_acc_1_V_reg_1351                                                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/op_V_assign_2_reg_9280                                                                                                                                                                                                                | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_318/icmp_ln14_reg_819_pp0_iter28_reg_reg[0]                                                                                                                                                                                |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/op_V_assign_1_reg_9230                                                                                                                                                                                                                | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_307/icmp_ln14_reg_819_pp0_iter28_reg_reg[0]                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/E[0]                                                                        | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].remd_tmp[1][15]_i_1_n_0                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/E[0]                                                                        | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_307/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].remd_tmp[1][15]_i_1__0_n_0                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/E[0]                                                                        | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_318/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].remd_tmp[1][15]_i_1__1_n_0                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/E[0]                                                                        | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_329/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/loop[0].remd_tmp[1][15]_i_1__2_n_0                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/output_acc_0_V_reg_13460                                                                                                                                                                                                               | design_1_i/yolo_acc_top_0/inst/output_acc_3_V_reg_1361                                                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                    | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln887_19_reg_23558_reg[0]                                                                                                                                                                          | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_19_reg_37012                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[4]_0                                                                                                                                                                                      | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_phi_reg_pp0_iter0_empty_54_reg_11695_out                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/output_acc_0_V_reg_13460                                                                                                                                                                                                               | design_1_i/yolo_acc_top_0/inst/output_acc_0_V_reg_1346                                                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_430/ap_ce_reg                                                                                                                                                                                                 | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_421/activated_output_V_reg_380                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_phi_reg_pp0_iter1_empty_55_reg_1180[15]_i_2_n_0                                                                                                                                                      | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_phi_reg_pp0_iter1_empty_55_reg_1180                                                                                                                                                                                |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_430/ap_ce_reg                                                                                                                                                                                                 | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_412/activated_output_V_reg_380                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_430/ap_ce_reg                                                                                                                                                                                                 | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_403/activated_output_V_reg_380                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/tmp_V_6_reg_362470                                                                                                                                                                                                                    | design_1_i/yolo_conv_top_0/inst/tmp_V_6_reg_36247                                                                                                                                                                                                                                   |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                                          |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/tmp_V_reg_36037[15]_i_2_n_0                                                                                                                                                                                                           | design_1_i/yolo_conv_top_0/inst/tmp_V_reg_360370_in                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln887_22_reg_23570_reg[0]                                                                                                                                                                          | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_22_reg_37027                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln887_21_reg_23566_reg[0]                                                                                                                                                                          | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_21_reg_37022                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/inStream_V_data_0_sel0                                                                                                                                                                                                                | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/i_op_assign_reg_216                                                                                                                                                                                                  |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                         | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                           |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/ap_CS_fsm_state6                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/input_ch_idx_reg_26710                                                                                                                                                                                                            | design_1_i/yolo_max_pool_top_0/inst/select_ln30_1_reg_2686                                                                                                                                                                                                                          |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/sel                                                                                                                                                                                                                                   | design_1_i/yolo_conv_top_0/inst/clear                                                                                                                                                                                                                                               |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                              |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_4[0]                                                                                          | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                                   |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln887_13_reg_23534_reg[0][0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln887_14_reg_23538_reg[0][0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln887_17_reg_23550_reg[0][0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln887_18_reg_23554_reg[0][0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/select_ln1598_9_reg_23712_pp1_iter1_reg_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/add_ln415_4_reg_360980                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/add_ln415_21_reg_369380                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/add_ln415_10_reg_363780                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                           | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                                          |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/add_ln415_reg_359030                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/add_ln415_30_reg_373380                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/add_ln415_29_reg_372980                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/add_ln415_28_reg_372580                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/add_ln415_27_reg_372180                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/add_ln415_26_reg_371580                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/add_ln415_25_reg_371180                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/add_ln415_24_reg_370780                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/add_ln415_23_reg_370380                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/add_ln415_22_reg_369780                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/add_ln415_11_reg_364580                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/add_ln415_7_reg_362580                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/add_ln415_5_reg_361380                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/add_ln415_6_reg_361780                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/add_ln415_9_reg_363380                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/add_ln415_3_reg_360580                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/add_ln415_20_reg_368980                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/add_ln415_12_reg_364980                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/add_ln415_1_reg_359430                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/add_ln415_19_reg_368580                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/add_ln415_8_reg_362980                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/add_ln415_16_reg_366980                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/add_ln415_15_reg_366580                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/select_ln1598_16_reg_237750                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/ap_CS_fsm_state4                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                               |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/sel                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                               |                                                                                                                                                                                                                                                                                     |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_41_reg_23606_reg[0][0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                               |                                                                                                                                                                                                                                                                                     |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_430/ap_block_pp1_stage0_11001                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                4 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/input_ch_idx_reg_26710                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |               10 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                   | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                 |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_enable_reg_pp1_iter0_reg_rep                                                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SINGLE_REG.sig_regfifo_empty_reg_reg                               | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                                          |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/p_14_in                                                                                                                                                                                                                           | design_1_i/yolo_max_pool_top_0/inst/select_ln1598_36_reg_2704                                                                                                                                                                                                                       |               10 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/indvar_flatten27_reg_409[8]_i_2_n_0                                                                                                                                                                                                 | design_1_i/yolo_upsamp_top_0/inst/ap_NS_fsm1                                                                                                                                                                                                                                        |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]       | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                      |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                  | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                        |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]         | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                        |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                      |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              |                                                                                                                                                                                                                                                                                     |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_307/grp_exp_16_8_s_fu_59/y_lo_s_V_reg_656[24]_i_1__0_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                          |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                            |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_329/grp_exp_16_8_s_fu_59/exp_x_msb_1_table_V_U/exp_16_8_s_exp_x_msb_1_table_V_rom_U/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                     |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/grp_exp_16_8_s_fu_59/y_lo_s_V_reg_656[24]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_318/grp_exp_16_8_s_fu_59/exp_x_msb_1_V_reg_650[24]_i_1__1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/grp_exp_16_8_s_fu_59/exp_x_msb_1_V_reg_650[24]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               11 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_307/grp_exp_16_8_s_fu_59/exp_x_msb_1_table_V_U/exp_16_8_s_exp_x_msb_1_table_V_rom_U/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                     |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_307/grp_exp_16_8_s_fu_59/exp_x_msb_1_V_reg_650[24]_i_1__0_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_329/grp_exp_16_8_s_fu_59/y_lo_s_V_reg_656[24]_i_1__2_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_329/grp_exp_16_8_s_fu_59/exp_x_msb_1_V_reg_650[24]_i_1__2_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_318/grp_exp_16_8_s_fu_59/y_lo_s_V_reg_656[24]_i_1__1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_318/grp_exp_16_8_s_fu_59/exp_x_msb_1_table_V_U/exp_16_8_s_exp_x_msb_1_table_V_rom_U/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                     |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/grp_exp_16_8_s_fu_59/exp_x_msb_1_table_V_U/exp_16_8_s_exp_x_msb_1_table_V_rom_U/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                     |               11 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/icmp_ln30_reg_24780                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |               10 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/curr_input_data_sub_s_reg_231780                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/add_ln27_reg_25530                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                  | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                    |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                          | design_1_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[1]                                                                                                                                                                                 | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                               |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                              | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                  |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                           | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                              |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                      | design_1_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/p_228_in                                                                                                                                                                                                                               | design_1_i/yolo_acc_top_0/inst/i_op_assign_2_reg_392                                                                                                                                                                                                                                |                9 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[0]_4[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/grp_exp_16_8_s_fu_59/exp_x_msb_2_m_1_tabl_U/exp_16_8_s_exp_x_msb_2_m_1_tabl_rom_U/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                     |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                   |                                                                                                                                                                                                                                                                                     |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[0]_5[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                  |               10 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[0]_3[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                9 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_307/grp_exp_16_8_s_fu_59/exp_x_msb_2_m_1_tabl_U/exp_16_8_s_exp_x_msb_2_m_1_tabl_rom_U/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                     |               11 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[0]_2[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_329/grp_exp_16_8_s_fu_59/exp_x_msb_2_m_1_tabl_U/exp_16_8_s_exp_x_msb_2_m_1_tabl_rom_U/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                     |               13 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2data_valid_reg                                                            |                                                                                                                                                                                                                                                                                     |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_318/grp_exp_16_8_s_fu_59/exp_x_msb_2_m_1_tabl_U/exp_16_8_s_exp_x_msb_2_m_1_tabl_rom_U/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                     |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/grp_exp_16_8_s_fu_59/exp_x_msb_2_m_1_tabl_U/exp_16_8_s_exp_x_msb_2_m_1_tabl_rom_U/inStream_V_data_0_state_reg[0]                                                                                         | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                         |                9 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                            | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                           |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                              | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                                          |                9 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                |                                                                                                                                                                                                                                                                                     |                4 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_2/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                                                       | design_1_i/axis_switch_2/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/data[30]_i_1_n_0                                                                                                                                                            |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                            | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |                4 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                       | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_14_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_13_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_12_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_11_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_phi_reg_pp1_iter2_p_09_27_reg_11894                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_15_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_16_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_2/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                                                         | design_1_i/axis_switch_2/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                                   |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_17_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_2/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_0[0]                                                                                                                                           | design_1_i/axis_switch_2/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                                   |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                       | design_1_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                         | design_1_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                 |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_phi_reg_pp1_iter2_p_09_23_reg_11846                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_phi_reg_pp1_iter2_p_09_19_reg_11798                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               20 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_phi_reg_pp1_iter2_p_09_31_reg_11942                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_3_s_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln81_reg_23672_pp1_iter1_reg_reg[0][0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln81_reg_23672_pp1_iter1_reg_reg[0]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_phi_reg_pp1_iter2_p_09_15_reg_11750                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_enable_reg_pp1_iter3_reg_10[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                       | design_1_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_enable_reg_pp1_iter2_reg_16[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_0_s_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                     | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_10_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                       | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/yolo_conv_top_0/inst/grp_post_process_fu_12436/icmp_ln211_fu_56_p2__0                                                                                                                                                                                                    |               26 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_1[0]                                                                                                                                           | design_1_i/axis_switch_1/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_18_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_27_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_28_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/int_activate_en_V[31]_i_1_n_0                                                                                                                                                                          | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_29_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_2_s_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_30_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_31_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                                                         | design_1_i/axis_switch_1/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                                   |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_26_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_0[0]                                                                                                                                           | design_1_i/axis_switch_1/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                                   |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/state_reg[0]_0[0]                                                                                                                                            | design_1_i/axis_switch_1/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                                   |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/state_reg[0]_1[0]                                                                                                                                            | design_1_i/axis_switch_1/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                                   |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_9_s_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_8_s_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_7_s_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_6_s_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_5_s_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                                                         | design_1_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                                   |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_1_s_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_20_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                                                             | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_21_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_22_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_23_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_24_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_25_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/out_stream_group_19_fifo_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[3]_0[0]                                                                                                                                           | design_1_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                                   |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[3]_1[0]                                                                                                                                           | design_1_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                                   |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                        |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                             | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                                                       |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                          | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                           |               12 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                        |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                            | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                         |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/col_idx_reg_237310                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |               19 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                            | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                                          |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/grp_exp_16_8_s_fu_59/exp_x_msb_2_m_1_tabl_U/exp_16_8_s_exp_x_msb_2_m_1_tabl_rom_U/inStream_V_data_0_state_reg[0]                                                                                         |                                                                                                                                                                                                                                                                                     |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                              | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/p_455_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |               15 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                              | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                           |                5 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                  |               13 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                  | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                               |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/col_stride_reg_26480                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               14 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/E[0]                                                                        | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                         |               17 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                                    |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                              | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                           |               12 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |               12 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                                                          |               12 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |               14 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                       | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                 |               11 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                                     |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                           |                                                                                                                                                                                                                                                                                     |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               15 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2addr_valid_reg                                                                    |                                                                                                                                                                                                                                                                                     |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                  |                9 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                  |                7 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                7 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                         | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                              |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                             | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                               |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                               | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                 |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                              |                                                                                                                                                                                                                                                                                     |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/tmp_V_67_reg_17770                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                                                     |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                            |                                                                                                                                                                                                                                                                                     |                7 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/reg_125260                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[2]_3[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/add_ln140_2_reg_28890                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |               14 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[2]_2                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                                                     |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[2]_1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12364/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/yolo_acc_top_0/inst/yolo_acc_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                           |               22 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               12 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/ap_CS_fsm_state7                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               13 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_eq_0_reg[0]                                                                               | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                          |               12 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/yolo_upsamp_top_0/inst/yolo_upsamp_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                     |               19 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ap_CS_fsm_reg[8]                                                                                                                                            |                                                                                                                                                                                                                                                                                     |               13 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/yolo_yolo_top_0/inst/yolo_yolo_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                         |               21 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/yolo_max_pool_top_0/inst/yolo_max_pool_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                 |               22 |             57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/E[0]                                                                                                                                                                                                    | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[9]_0[0]                                                                                                                                                                                                 |               18 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                 | design_1_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                                    |               11 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                               | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                               |                8 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                              | design_1_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                                    |               10 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                          | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               11 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                    | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               11 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                              | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_state10                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |               18 |             61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/outStream_V_data_1_load_B                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter9_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter7_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter5_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter3_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter2_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter28_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter26_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter13_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter12_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter24_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter22_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter20_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/inStream_V_data_0_load_B                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/inStream_V_data_0_load_A                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/outStream_V_data_1_load_A                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  |                                                                                                                                                                                                                                                                                     |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter17_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_condition_1020                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter6_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter18_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter23_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter19_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter21_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter4_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter16_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter10_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter15_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter30_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter25_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter14_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter29_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter27_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter8_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/reg_821                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/outStream_V_data_1_load_A                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/inStream_V_data_0_load_B                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/inStream_V_data_0_payload_A[63]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_enable_reg_pp1_iter3_reg_4[0]                                                                                                                                                                        | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/SR[0]                                                                                                                                                                                                                 |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/outStream_V_data_1_load_B                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                     |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/outStream_V_data_1_load_A                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                     |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/ap_phi_reg_pp0_iter11_tmp_data_sub_data_0_s_reg_2600                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/reg_8060                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/inStream_b_V_data_0_load_A                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/window_0_val_1_V_0_reg_29090                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              |                                                                                                                                                                                                                                                                                     |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/call_ln112_write_output_fu_778_ap_start_reg0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |               23 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |               24 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/inStream_V_data_0_load_B                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |               27 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/inStream_V_data_0_load_A                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |               23 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/ap_condition_20515                                                                                                                                                                                                                    | design_1_i/yolo_conv_top_0/inst/ap_phi_reg_pp1_iter0_p_013_reg_11522                                                                                                                                                                                                                |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/inStream_b_V_data_0_load_B                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/outStream_V_data_1_load_B                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |               23 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/outStream_V_data_1_load_A                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/inStream_V_data_0_load_B                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/inStream_V_data_0_load_A                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_upsamp_top_0/inst/ap_phi_reg_pp0_iter3_curr_output_data_sub_3_reg_5160                                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |               53 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                          | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/inStream_a_V_data_0_load_A                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/outStream_V_data_1_load_B                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/outStream_V_data_1_load_A                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                      | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                      |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/inStream_a_V_data_0_load_B                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/outStream_V_data_1_load_B                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[16]_8[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                        |               14 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                         | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                         |               15 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                        |               14 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                     |               16 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |               11 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               20 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_0[0]                                                                         | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                   |               22 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                            | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               14 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a_1                                                                                                                                    |                                                                                                                                                                                                                                                                                     |               18 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_0/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b_0                                                                                                                                    |                                                                                                                                                                                                                                                                                     |               21 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                       | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               16 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[63]_i_2__1_n_0                                                                                                                            | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[63]_i_1__3_n_0                                                                                                                                          |               20 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a[93]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                                                                     |               24 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_decoder[1].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b_0                                                                                                                                    |                                                                                                                                                                                                                                                                                     |               15 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b_0                                                                                                                                    |                                                                                                                                                                                                                                                                                     |               23 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_switch_1/inst/gen_decoder[1].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a[93]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                                                                                                     |               16 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/p_Result_s_reg_887[0]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                     |               18 |             77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_430/grp_post_process_unit_fu_403_ap_ce                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |               20 |             77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                               | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               27 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                   | design_1_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                    |               19 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/i_op_assign_2_reg_6720                                                                                                                                                                                                            | design_1_i/yolo_max_pool_top_0/inst/i_op_assign_2_reg_672                                                                                                                                                                                                                           |               27 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_max_pool_top_0/inst/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               27 |             87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/yolo_conv_top_0/inst/grp_post_process_fu_12422/icmp_ln211_fu_56_p2[0]                                                                                                                                                                                                    |               62 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_phi_reg_pp1_iter2_p_09_27_reg_11894                                                                                                                                                                  | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[16]_3                                                                                                                                                                                                   |               21 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_phi_reg_pp1_iter1_p_09_2_reg_11594                                                                                                                                                                   | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_enable_reg_pp1_iter3_reg_2                                                                                                                                                                                         |               21 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_phi_reg_pp1_iter2_p_09_23_reg_11846                                                                                                                                                                  | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[16]_4                                                                                                                                                                                                   |               24 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_enable_reg_pp1_iter2_reg[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |               28 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_phi_reg_pp1_iter2_p_09_31_reg_11942                                                                                                                                                                  | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[16]_2                                                                                                                                                                                                   |               30 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[16]_8[0]                                                                                                                                                                                  | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln81_reg_23672_pp1_iter1_reg_reg[0]_2                                                                                                                                                                            |               26 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_phi_reg_pp1_iter2_p_09_15_reg_11750                                                                                                                                                                  | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[16]_1                                                                                                                                                                                                   |               20 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_enable_reg_pp1_iter3_reg_9[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |               17 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_phi_reg_pp1_iter1_p_09_6_reg_11642                                                                                                                                                                   | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_enable_reg_pp1_iter3_reg_3                                                                                                                                                                                         |               17 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[12][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |               27 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_phi_reg_pp1_iter2_p_09_19_reg_11798                                                                                                                                                                  | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[16]_5                                                                                                                                                                                                   |               17 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/reg_126782                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |               25 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_enable_reg_pp1_iter0_reg_rep_1[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |               23 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_post_process_fu_12411/reg_126782259_out                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |               31 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_enable_reg_pp1_iter3_reg_5[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |               25 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_enable_reg_pp1_iter3_reg_6[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |               23 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_enable_reg_pp1_iter3_reg_7[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |               29 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_enable_reg_pp1_iter3_reg_8[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |               27 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | design_1_i/yolo_conv_top_0/inst/yolo_conv_top_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                         |               69 |            153 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_enable_reg_pp1_iter4_reg[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |               35 |            224 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln81_reg_23672_pp1_iter1_reg_reg[0]_1[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |               44 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_acc_top_0/inst/grp_post_process_unit_fu_430/ap_ce_reg                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |               74 |            260 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[16]_6[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               97 |            288 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/grp_post_process_fu_12400_ap_ce                                                                                                                                                                         |                                                                                                                                                                                                                                                                                     |              180 |            368 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/kernel_window_0_val_1_reg_333320                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |              137 |            576 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[15]_5[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |              167 |            576 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[14]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |              216 |            864 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln879_2_reg_23460_reg[0]_0[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |              233 |           1152 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_288_reg_350870                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |              255 |           1152 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[13]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |              275 |           1152 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[16]_7[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |              241 |           1152 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_297_reg_351320                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |              252 |           1152 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln879_2_reg_23460_reg[0]_1[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |              243 |           1152 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_enable_reg_pp1_iter0_reg_3[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |              217 |           1152 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_enable_reg_pp1_iter0_reg_2[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |              217 |           1152 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/icmp_ln879_2_reg_23460_reg[0][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |              210 |           1152 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |              392 |           1286 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[12]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |              324 |           1440 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/and_ln879_reg_26043_pp1_iter1_reg0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |              385 |           1736 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_post_process_fu_12400/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |              474 |           2176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_enable_reg_pp1_iter0_reg_1[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |              427 |           2304 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/local_mem_group_0_d_162_reg_253230                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |              457 |           2304 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_enable_reg_pp1_iter1_reg_0[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |              472 |           2304 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_11954/ap_CS_fsm_reg[15]_4[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |              464 |           2304 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/yolo_yolo_top_0/inst/grp_logistic_activate_fu_296/yolo_yolo_top_sdiv_18ns_17s_18_22_1_U5/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_U/yolo_yolo_top_sdiv_18ns_17s_18_22_1_div_u_0/E[0]                                                                        |                                                                                                                                                                                                                                                                                     |              678 |           2967 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


