

================================================================
== Vitis HLS Report for 'viterbi'
================================================================
* Date:           Fri Oct  3 11:20:27 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.150 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   703943|   703943|  7.039 ms|  7.039 ms|  703944|  703944|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                     |                                          |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_viterbi_Pipeline_L_init_fu_123                   |viterbi_Pipeline_L_init                   |       72|       72|   0.720 us|   0.720 us|      72|      72|       no|
        |grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_139  |viterbi_Pipeline_L_timestep_L_curr_state  |   693910|   693910|   6.939 ms|   6.939 ms|  693910|  693910|       no|
        |grp_viterbi_Pipeline_L_end_fu_155                    |viterbi_Pipeline_L_end                    |       66|       66|   0.660 us|   0.660 us|      66|      66|       no|
        |grp_viterbi_Pipeline_L_backtrack_fu_162              |viterbi_Pipeline_L_backtrack              |     9884|     9884|  98.840 us|  98.840 us|    9884|    9884|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|   29536|  145314|    -|
|Memory           |       60|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     560|    -|
|Register         |        -|     -|     152|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       60|     6|   29688|  145874|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|    ~0|       4|      48|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-------+-------+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-------+-------+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U189                  |dadd_64ns_64ns_64_5_full_dsp_1            |        0|   3|    445|    782|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U190                  |dadd_64ns_64ns_64_5_full_dsp_1            |        0|   3|    445|    782|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U191                     |dcmp_64ns_64ns_1_2_no_dsp_1               |        0|   0|      0|      0|    0|
    |grp_viterbi_Pipeline_L_backtrack_fu_162              |viterbi_Pipeline_L_backtrack              |        0|   0|  14146|  72879|    0|
    |grp_viterbi_Pipeline_L_end_fu_155                    |viterbi_Pipeline_L_end                    |        0|   0|    227|    240|    0|
    |grp_viterbi_Pipeline_L_init_fu_123                   |viterbi_Pipeline_L_init                   |        0|   0|    294|   1869|    0|
    |grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_139  |viterbi_Pipeline_L_timestep_L_curr_state  |        0|   0|  13979|  68762|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                |                                          |        0|   6|  29536| 145314|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |llike_U    |llike_RAM_1WNR_BRAM_1R1W  |       30|  0|   0|    0|  2240|  128|     1|       286720|
    |llike_1_U  |llike_RAM_1WNR_BRAM_1R1W  |       30|  0|   0|    0|  2240|  128|     1|       286720|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                          |       60|  0|   0|    0|  4480|  256|     2|       573440|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  53|         13|    1|         13|
    |emission_0_address0    |  13|          3|   10|         30|
    |emission_0_ce0         |  13|          3|    1|          3|
    |emission_1_address0    |  13|          3|   10|         30|
    |emission_1_ce0         |  13|          3|    1|          3|
    |grp_fu_249_ce          |  17|          4|    1|          4|
    |grp_fu_249_p0          |  17|          4|   64|        256|
    |grp_fu_249_p1          |  17|          4|   64|        256|
    |grp_fu_253_ce          |  13|          3|    1|          3|
    |grp_fu_253_p0          |  13|          3|   64|        192|
    |grp_fu_253_p1          |  13|          3|   64|        192|
    |grp_fu_257_ce          |  17|          4|    1|          4|
    |grp_fu_257_opcode      |  17|          4|    5|         20|
    |grp_fu_257_p0          |  17|          4|   64|        256|
    |grp_fu_257_p1          |  17|          4|   64|        256|
    |llike_1_address0       |  21|          5|   12|         60|
    |llike_1_ce0            |  21|          5|    1|          5|
    |llike_1_we0            |   9|          2|   16|         32|
    |llike_address0         |  17|          4|   12|         48|
    |llike_ce0              |  17|          4|    1|          4|
    |llike_d0               |  13|          3|  128|        384|
    |llike_we0              |  13|          3|   16|         48|
    |obs_address0           |  13|          3|    7|         21|
    |obs_ce0                |  13|          3|    1|          3|
    |path_address0          |  17|          4|    7|         28|
    |path_ce0               |  13|          3|    1|          3|
    |path_d0                |  13|          3|   16|         48|
    |path_we0               |  13|          3|    1|          3|
    |transition_0_address0  |  13|          3|   10|         30|
    |transition_0_address1  |  13|          3|   10|         30|
    |transition_0_ce0       |  13|          3|    1|          3|
    |transition_0_ce1       |  13|          3|    1|          3|
    |transition_1_address0  |  13|          3|   10|         30|
    |transition_1_address1  |  13|          3|   10|         30|
    |transition_1_ce0       |  13|          3|    1|          3|
    |transition_1_ce1       |  13|          3|    1|          3|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 560|        131|  678|       2337|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                         |  12|   0|   12|          0|
    |empty_reg_222                                                     |   8|   0|    8|          0|
    |grp_viterbi_Pipeline_L_backtrack_fu_162_ap_start_reg              |   1|   0|    1|          0|
    |grp_viterbi_Pipeline_L_end_fu_155_ap_start_reg                    |   1|   0|    1|          0|
    |grp_viterbi_Pipeline_L_init_fu_123_ap_start_reg                   |   1|   0|    1|          0|
    |grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_139_ap_start_reg  |   1|   0|    1|          0|
    |min_p_reg_239                                                     |  64|   0|   64|          0|
    |tmp_s_reg_234                                                     |  64|   0|   64|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 152|   0|  152|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|       viterbi|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|       viterbi|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|       viterbi|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|       viterbi|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|       viterbi|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|       viterbi|  return value|
|ap_return              |  out|   32|  ap_ctrl_hs|       viterbi|  return value|
|obs_address0           |  out|    7|   ap_memory|           obs|         array|
|obs_ce0                |  out|    1|   ap_memory|           obs|         array|
|obs_q0                 |   in|   16|   ap_memory|           obs|         array|
|init_0_address0        |  out|    4|   ap_memory|        init_0|         array|
|init_0_ce0             |  out|    1|   ap_memory|        init_0|         array|
|init_0_q0              |   in|  128|   ap_memory|        init_0|         array|
|init_1_address0        |  out|    4|   ap_memory|        init_1|         array|
|init_1_ce0             |  out|    1|   ap_memory|        init_1|         array|
|init_1_q0              |   in|  128|   ap_memory|        init_1|         array|
|transition_0_address0  |  out|   10|   ap_memory|  transition_0|         array|
|transition_0_ce0       |  out|    1|   ap_memory|  transition_0|         array|
|transition_0_q0        |   in|  128|   ap_memory|  transition_0|         array|
|transition_0_address1  |  out|   10|   ap_memory|  transition_0|         array|
|transition_0_ce1       |  out|    1|   ap_memory|  transition_0|         array|
|transition_0_q1        |   in|  128|   ap_memory|  transition_0|         array|
|transition_1_address0  |  out|   10|   ap_memory|  transition_1|         array|
|transition_1_ce0       |  out|    1|   ap_memory|  transition_1|         array|
|transition_1_q0        |   in|  128|   ap_memory|  transition_1|         array|
|transition_1_address1  |  out|   10|   ap_memory|  transition_1|         array|
|transition_1_ce1       |  out|    1|   ap_memory|  transition_1|         array|
|transition_1_q1        |   in|  128|   ap_memory|  transition_1|         array|
|emission_0_address0    |  out|   10|   ap_memory|    emission_0|         array|
|emission_0_ce0         |  out|    1|   ap_memory|    emission_0|         array|
|emission_0_q0          |   in|  128|   ap_memory|    emission_0|         array|
|emission_1_address0    |  out|   10|   ap_memory|    emission_1|         array|
|emission_1_ce0         |  out|    1|   ap_memory|    emission_1|         array|
|emission_1_q0          |   in|  128|   ap_memory|    emission_1|         array|
|path_address0          |  out|    7|   ap_memory|          path|         array|
|path_ce0               |  out|    1|   ap_memory|          path|         array|
|path_we0               |  out|    1|   ap_memory|          path|         array|
|path_d0                |  out|   16|   ap_memory|          path|         array|
|path_q0                |   in|   16|   ap_memory|          path|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

