# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VHDL.srcs/sources_1/new/CACHE.vhd" \
"../../../../VHDL.srcs/sources_1/new/CACHE_LOADER.vhd" \
"../../../../VHDL.srcs/sources_1/new/CONTROLLER.vhd" \
"../../../../VHDL.srcs/sources_1/new/CONTROLLER_LOGIC.vhd" \
"../../../../VHDL.srcs/sources_1/new/CONTROLLER_MULTIPLIER_INTERFACE.vhd" \
"../../../../VHDL.srcs/sources_1/new/DSP.vhd" \
"../../../../VHDL.srcs/sources_1/imports/new/MEM_A.vhd" \
"../../../../VHDL.srcs/sources_1/imports/new/MEM_B.vhd" \
"../../../../VHDL.srcs/sources_1/imports/new/MEM_C.vhd" \
"../../../../VHDL.srcs/sources_1/imports/new/MEM_D.vhd" \
"../../../../VHDL.srcs/sources_1/new/MULTIPLIER.vhd" \
"../../../../VHDL.srcs/sources_1/imports/new/PC_INTERFACE.vhd" \
"../../../../VHDL.srcs/sources_1/new/TOP.vhd" \
"../../../../VHDL.srcs/sources_1/imports/new/UART_INTERFACE.vhd" \
"../../../../VHDL.srcs/sources_1/imports/new/UART_RECEIVER.vhd" \
"../../../../VHDL.srcs/sim_1/new/TB_TOP.vhd" \

# Do not sort compile order
nosort
