#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 15 20:01:58 2021
# Process ID: 207655
# Current directory: /home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/Exercises/part3/ex1/solution1/sim/verilog
# Command line: vivado -source open_wave.tcl
# Log file: /home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/Exercises/part3/ex1/solution1/sim/verilog/vivado.log
# Journal file: /home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/Exercises/part3/ex1/solution1/sim/verilog/vivado.jou
#-----------------------------------------------------------
start_gui
source open_wave.tcl
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
current_fileset: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 7371.660 ; gain = 29.352 ; free physical = 1349 ; free virtual = 4550
# open_wave_database global_variable.wdb
open_wave_config /home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/Exercises/part3/ex1/solution1/sim/verilog/global_variable.wcfg
open_wave_database: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 7472.672 ; gain = 92.047 ; free physical = 925 ; free virtual = 4223
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 15 20:08:51 2021...
