<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/detect.rs`."><title>detect.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-46132b98.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="riscv_vcpu" data-themes="" data-resource-suffix="" data-rustdoc-version="1.85.0-nightly (409998c4e 2024-12-24)" data-channel="nightly" data-search-js="search-036cda7a.js" data-settings-js="settings-0f613d39.js" ><script src="../../static.files/storage-59e33391.js"></script><script defer src="../../static.files/src-script-56102188.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-5f194d8c.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">riscv_vcpu/</div>detect.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap"><div data-nosnippet><pre class="src-line-numbers">
<a href="#1" id="1">1</a>
<a href="#2" id="2">2</a>
<a href="#3" id="3">3</a>
<a href="#4" id="4">4</a>
<a href="#5" id="5">5</a>
<a href="#6" id="6">6</a>
<a href="#7" id="7">7</a>
<a href="#8" id="8">8</a>
<a href="#9" id="9">9</a>
<a href="#10" id="10">10</a>
<a href="#11" id="11">11</a>
<a href="#12" id="12">12</a>
<a href="#13" id="13">13</a>
<a href="#14" id="14">14</a>
<a href="#15" id="15">15</a>
<a href="#16" id="16">16</a>
<a href="#17" id="17">17</a>
<a href="#18" id="18">18</a>
<a href="#19" id="19">19</a>
<a href="#20" id="20">20</a>
<a href="#21" id="21">21</a>
<a href="#22" id="22">22</a>
<a href="#23" id="23">23</a>
<a href="#24" id="24">24</a>
<a href="#25" id="25">25</a>
<a href="#26" id="26">26</a>
<a href="#27" id="27">27</a>
<a href="#28" id="28">28</a>
<a href="#29" id="29">29</a>
<a href="#30" id="30">30</a>
<a href="#31" id="31">31</a>
<a href="#32" id="32">32</a>
<a href="#33" id="33">33</a>
<a href="#34" id="34">34</a>
<a href="#35" id="35">35</a>
<a href="#36" id="36">36</a>
<a href="#37" id="37">37</a>
<a href="#38" id="38">38</a>
<a href="#39" id="39">39</a>
<a href="#40" id="40">40</a>
<a href="#41" id="41">41</a>
<a href="#42" id="42">42</a>
<a href="#43" id="43">43</a>
<a href="#44" id="44">44</a>
<a href="#45" id="45">45</a>
<a href="#46" id="46">46</a>
<a href="#47" id="47">47</a>
<a href="#48" id="48">48</a>
<a href="#49" id="49">49</a>
<a href="#50" id="50">50</a>
<a href="#51" id="51">51</a>
<a href="#52" id="52">52</a>
<a href="#53" id="53">53</a>
<a href="#54" id="54">54</a>
<a href="#55" id="55">55</a>
<a href="#56" id="56">56</a>
<a href="#57" id="57">57</a>
<a href="#58" id="58">58</a>
<a href="#59" id="59">59</a>
<a href="#60" id="60">60</a>
<a href="#61" id="61">61</a>
<a href="#62" id="62">62</a>
<a href="#63" id="63">63</a>
<a href="#64" id="64">64</a>
<a href="#65" id="65">65</a>
<a href="#66" id="66">66</a>
<a href="#67" id="67">67</a>
<a href="#68" id="68">68</a>
<a href="#69" id="69">69</a>
<a href="#70" id="70">70</a>
<a href="#71" id="71">71</a>
<a href="#72" id="72">72</a>
<a href="#73" id="73">73</a>
<a href="#74" id="74">74</a>
<a href="#75" id="75">75</a>
<a href="#76" id="76">76</a>
<a href="#77" id="77">77</a>
<a href="#78" id="78">78</a>
<a href="#79" id="79">79</a>
<a href="#80" id="80">80</a>
<a href="#81" id="81">81</a>
<a href="#82" id="82">82</a>
<a href="#83" id="83">83</a>
<a href="#84" id="84">84</a>
<a href="#85" id="85">85</a>
<a href="#86" id="86">86</a>
<a href="#87" id="87">87</a>
<a href="#88" id="88">88</a>
<a href="#89" id="89">89</a>
<a href="#90" id="90">90</a>
<a href="#91" id="91">91</a>
<a href="#92" id="92">92</a>
<a href="#93" id="93">93</a>
<a href="#94" id="94">94</a>
<a href="#95" id="95">95</a>
<a href="#96" id="96">96</a>
<a href="#97" id="97">97</a>
<a href="#98" id="98">98</a>
<a href="#99" id="99">99</a>
<a href="#100" id="100">100</a>
<a href="#101" id="101">101</a>
<a href="#102" id="102">102</a>
<a href="#103" id="103">103</a>
<a href="#104" id="104">104</a>
<a href="#105" id="105">105</a>
<a href="#106" id="106">106</a>
<a href="#107" id="107">107</a>
<a href="#108" id="108">108</a>
<a href="#109" id="109">109</a>
<a href="#110" id="110">110</a>
<a href="#111" id="111">111</a>
<a href="#112" id="112">112</a>
<a href="#113" id="113">113</a>
<a href="#114" id="114">114</a>
<a href="#115" id="115">115</a>
<a href="#116" id="116">116</a>
<a href="#117" id="117">117</a>
<a href="#118" id="118">118</a>
<a href="#119" id="119">119</a>
<a href="#120" id="120">120</a>
<a href="#121" id="121">121</a>
<a href="#122" id="122">122</a>
<a href="#123" id="123">123</a>
<a href="#124" id="124">124</a>
<a href="#125" id="125">125</a>
<a href="#126" id="126">126</a>
<a href="#127" id="127">127</a>
<a href="#128" id="128">128</a>
<a href="#129" id="129">129</a>
<a href="#130" id="130">130</a>
<a href="#131" id="131">131</a>
<a href="#132" id="132">132</a>
<a href="#133" id="133">133</a>
<a href="#134" id="134">134</a>
<a href="#135" id="135">135</a>
<a href="#136" id="136">136</a>
<a href="#137" id="137">137</a>
<a href="#138" id="138">138</a>
<a href="#139" id="139">139</a>
<a href="#140" id="140">140</a>
<a href="#141" id="141">141</a>
<a href="#142" id="142">142</a>
<a href="#143" id="143">143</a>
<a href="#144" id="144">144</a>
<a href="#145" id="145">145</a>
<a href="#146" id="146">146</a>
<a href="#147" id="147">147</a>
<a href="#148" id="148">148</a>
<a href="#149" id="149">149</a>
<a href="#150" id="150">150</a>
<a href="#151" id="151">151</a>
<a href="#152" id="152">152</a>
<a href="#153" id="153">153</a>
<a href="#154" id="154">154</a>
<a href="#155" id="155">155</a>
<a href="#156" id="156">156</a>
<a href="#157" id="157">157</a>
<a href="#158" id="158">158</a>
<a href="#159" id="159">159</a>
<a href="#160" id="160">160</a>
<a href="#161" id="161">161</a>
<a href="#162" id="162">162</a>
<a href="#163" id="163">163</a>
<a href="#164" id="164">164</a>
<a href="#165" id="165">165</a>
<a href="#166" id="166">166</a>
<a href="#167" id="167">167</a>
<a href="#168" id="168">168</a>
<a href="#169" id="169">169</a>
<a href="#170" id="170">170</a>
<a href="#171" id="171">171</a>
<a href="#172" id="172">172</a>
<a href="#173" id="173">173</a>
<a href="#174" id="174">174</a>
<a href="#175" id="175">175</a>
<a href="#176" id="176">176</a>
<a href="#177" id="177">177</a>
<a href="#178" id="178">178</a>
<a href="#179" id="179">179</a>
<a href="#180" id="180">180</a>
<a href="#181" id="181">181</a>
<a href="#182" id="182">182</a>
<a href="#183" id="183">183</a>
<a href="#184" id="184">184</a>
<a href="#185" id="185">185</a>
<a href="#186" id="186">186</a>
<a href="#187" id="187">187</a>
<a href="#188" id="188">188</a>
<a href="#189" id="189">189</a>
<a href="#190" id="190">190</a>
<a href="#191" id="191">191</a>
<a href="#192" id="192">192</a>
<a href="#193" id="193">193</a>
<a href="#194" id="194">194</a>
<a href="#195" id="195">195</a>
<a href="#196" id="196">196</a>
<a href="#197" id="197">197</a>
<a href="#198" id="198">198</a>
<a href="#199" id="199">199</a>
<a href="#200" id="200">200</a>
<a href="#201" id="201">201</a>
<a href="#202" id="202">202</a>
<a href="#203" id="203">203</a>
<a href="#204" id="204">204</a>
<a href="#205" id="205">205</a>
<a href="#206" id="206">206</a>
<a href="#207" id="207">207</a>
<a href="#208" id="208">208</a>
<a href="#209" id="209">209</a>
<a href="#210" id="210">210</a>
<a href="#211" id="211">211</a>
<a href="#212" id="212">212</a>
<a href="#213" id="213">213</a>
<a href="#214" id="214">214</a>
<a href="#215" id="215">215</a>
<a href="#216" id="216">216</a>
<a href="#217" id="217">217</a></pre></div><pre class="rust"><code><span class="doccomment">//! Detect instruction sets (ISA extensions) by trap-and-return procedure
//!
//! First, it disables all S-level interrupts. Remaining traps in RISC-V core
//! are all exceptions.
//! Then, it filters out illegal instruction from exceptions.
//! ref: &lt;https://github.com/luojia65/zihai/blob/main/zihai/src/detect.rs&gt;

</span><span class="kw">use </span>core::arch::{asm, naked_asm};
<span class="kw">use </span>riscv::register::{
    scause::{Exception, Scause, Trap},
    sstatus,
    stvec::{<span class="self">self</span>, Stvec, TrapMode},
};

<span class="doccomment">/// Detect if hypervisor extension exists on current hart environment
///
/// This function tries to read hgatp and returns false if the read operation failed.
</span><span class="kw">pub fn </span>detect_h_extension() -&gt; bool {
    <span class="comment">// run detection by trap on csrr instruction.
    </span><span class="kw">let </span>ans = with_detect_trap(<span class="number">0</span>, || <span class="kw">unsafe </span>{
        <span class="macro">asm!</span>(<span class="string">"csrr  {}, 0x680"</span>, out(reg) <span class="kw">_</span>, options(nomem, nostack)); <span class="comment">// 0x680 =&gt; hgatp
    </span>});
    <span class="comment">// return the answer from output flag. 0 =&gt; success, 2 =&gt; failed, illegal instruction
    </span>ans != <span class="number">2
</span>}

<span class="comment">// Tries to execute all instructions defined in clojure `f`.
// If resulted in an exception, this function returns its exception id.
//
// This function is useful to detect if an instruction exists on current environment.
</span><span class="attr">#[inline]
</span><span class="kw">fn </span>with_detect_trap(param: usize, f: <span class="kw">impl </span>FnOnce()) -&gt; usize {
    <span class="comment">// disable interrupts and handle exceptions only
    </span><span class="kw">let </span>(sie, stvec, tp) = <span class="kw">unsafe </span>{ init_detect_trap(param) };
    <span class="comment">// run detection inner
    </span>f();
    <span class="comment">// restore trap handler and enable interrupts
    </span><span class="kw">unsafe </span>{ restore_detect_trap(sie, stvec, tp) }
}

<span class="comment">// rust trap handler for detect exceptions
</span><span class="kw">extern </span><span class="string">"C" </span><span class="kw">fn </span>rust_detect_trap(trap_frame: <span class="kw-2">&amp;mut </span>TrapFrame) {
    <span class="comment">// store returned exception id value into tp register
    // specially: illegal instruction =&gt; 2
    </span>trap_frame.tp = trap_frame.scause.bits();
    <span class="comment">// if illegal instruction, skip current instruction
    </span><span class="kw">match </span>trap_frame.scause.cause() {
        Trap::Exception(Exception::IllegalInstruction) =&gt; {
            <span class="kw">let </span><span class="kw-2">mut </span>insn_bits = riscv_illegal_insn_bits((trap_frame.stval &amp; <span class="number">0xFFFF</span>) <span class="kw">as </span>u16);
            <span class="kw">if </span>insn_bits == <span class="number">0 </span>{
                <span class="kw">let </span>insn_half = <span class="kw">unsafe </span>{ <span class="kw-2">*</span>(trap_frame.sepc <span class="kw">as </span><span class="kw-2">*const </span>u16) };
                insn_bits = riscv_illegal_insn_bits(insn_half);
            }
            <span class="comment">// skip current instruction
            </span>trap_frame.sepc = trap_frame.sepc.wrapping_add(insn_bits);
        }
        Trap::Exception(<span class="kw">_</span>) =&gt; <span class="macro">unreachable!</span>(), <span class="comment">// FIXME: unexpected instruction errors
        </span>Trap::Interrupt(<span class="kw">_</span>) =&gt; <span class="macro">unreachable!</span>(), <span class="comment">// filtered out for sie == false
    </span>}
}

<span class="comment">// Gets risc-v instruction bits from illegal instruction stval value, or 0 if unknown
</span><span class="attr">#[inline]
</span><span class="kw">fn </span>riscv_illegal_insn_bits(insn: u16) -&gt; usize {
    <span class="kw">if </span>insn == <span class="number">0 </span>{
        <span class="kw">return </span><span class="number">0</span>; <span class="comment">// stval[0..16] == 0, unknown
    </span>}
    <span class="kw">if </span>insn &amp; <span class="number">0b11 </span>!= <span class="number">0b11 </span>{
        <span class="kw">return </span><span class="number">2</span>; <span class="comment">// 16-bit
    </span>}
    <span class="kw">if </span>insn &amp; <span class="number">0b11100 </span>!= <span class="number">0b11100 </span>{
        <span class="kw">return </span><span class="number">4</span>; <span class="comment">// 32-bit
    </span>}
    <span class="comment">// FIXME: add &gt;= 48-bit instructions in the future if we need to detect such instrucions
    // &gt;= 48-bit, unknown from this function by now
    </span><span class="number">0
</span>}

<span class="comment">// Initialize environment for trap detection and filter in exception only
</span><span class="attr">#[inline]
</span><span class="kw">unsafe fn </span>init_detect_trap(param: usize) -&gt; (bool, Stvec, usize) {
    <span class="comment">// clear SIE to handle exception only
    </span><span class="kw">let </span>stored_sie = sstatus::read().sie();
    <span class="kw">unsafe </span>{
        sstatus::clear_sie();
    }
    <span class="comment">// use detect trap handler to handle exceptions
    </span><span class="kw">let </span>stored_stvec = stvec::read();
    <span class="kw">let </span><span class="kw-2">mut </span>trap_addr = on_detect_trap <span class="kw">as </span>usize;
    <span class="kw">if </span>trap_addr &amp; <span class="number">0b1 </span>!= <span class="number">0 </span>{
        trap_addr += <span class="number">0b1</span>;
    }
    <span class="kw">let </span>stored_tp: usize;
    <span class="kw">unsafe </span>{
        stvec::write(trap_addr, TrapMode::Direct);
        <span class="comment">// store tp register. tp will be used to load parameter and store return value
        </span><span class="macro">asm!</span>(<span class="string">"mv  {}, tp"</span>, <span class="string">"mv  tp, {}"</span>, out(reg) stored_tp, <span class="kw">in</span>(reg) param, options(nomem, nostack));
    }
    <span class="comment">// returns preserved previous hardware states
    </span>(stored_sie, stored_stvec, stored_tp)
}

<span class="comment">// Restore previous hardware states before trap detection
</span><span class="attr">#[inline]
</span><span class="kw">unsafe fn </span>restore_detect_trap(sie: bool, stvec: Stvec, tp: usize) -&gt; usize {
    <span class="comment">// read the return value from tp register, and restore tp value
    </span><span class="kw">let </span>ans: usize;
    <span class="kw">unsafe </span>{
        <span class="macro">asm!</span>(<span class="string">"mv  {}, tp"</span>, <span class="string">"mv  tp, {}"</span>, out(reg) ans, <span class="kw">in</span>(reg) tp, options(nomem, nostack));
        <span class="comment">// restore trap vector settings
        </span><span class="macro">asm!</span>(<span class="string">"csrw  stvec, {}"</span>, <span class="kw">in</span>(reg) stvec.bits(), options(nomem, nostack));
        <span class="comment">// enable interrupts
        </span><span class="kw">if </span>sie {
            sstatus::set_sie();
        };
    }
    ans
}

<span class="comment">// Trap frame for instruction exception detection
</span><span class="attr">#[repr(C)]
</span><span class="kw">struct </span>TrapFrame {
    ra: usize,
    tp: usize,
    a0: usize,
    a1: usize,
    a2: usize,
    a3: usize,
    a4: usize,
    a5: usize,
    a6: usize,
    a7: usize,
    t0: usize,
    t1: usize,
    t2: usize,
    t3: usize,
    t4: usize,
    t5: usize,
    t6: usize,
    sstatus: usize,
    sepc: usize,
    scause: Scause,
    stval: usize,
}

<span class="comment">// Assembly trap handler for instruction detection.
//
// This trap handler shares the same stack from its prospective caller,
// the caller must ensure it has abundant stack size for a trap handler.
//
// This function should not be used in conventional trap handling,
// as it does not preserve a special trap stack, and it's designed to
// handle exceptions only rather than interrupts.
</span><span class="attr">#[naked]
</span><span class="kw">unsafe extern </span><span class="string">"C" </span><span class="kw">fn </span>on_detect_trap() -&gt; ! {
    <span class="kw">unsafe </span>{
        <span class="macro">naked_asm!</span>(
            <span class="string">".p2align 2"</span>,
            <span class="string">"addi   sp, sp, -8*21"</span>,
            <span class="string">"sd     ra, 0*8(sp)"</span>,
            <span class="string">"sd     tp, 1*8(sp)"</span>,
            <span class="string">"sd     a0, 2*8(sp)"</span>,
            <span class="string">"sd     a1, 3*8(sp)"</span>,
            <span class="string">"sd     a2, 4*8(sp)"</span>,
            <span class="string">"sd     a3, 5*8(sp)"</span>,
            <span class="string">"sd     a4, 6*8(sp)"</span>,
            <span class="string">"sd     a5, 7*8(sp)"</span>,
            <span class="string">"sd     a6, 8*8(sp)"</span>,
            <span class="string">"sd     a7, 9*8(sp)"</span>,
            <span class="string">"sd     t0, 10*8(sp)"</span>,
            <span class="string">"sd     t1, 11*8(sp)"</span>,
            <span class="string">"sd     t2, 12*8(sp)"</span>,
            <span class="string">"sd     t3, 13*8(sp)"</span>,
            <span class="string">"sd     t4, 14*8(sp)"</span>,
            <span class="string">"sd     t5, 15*8(sp)"</span>,
            <span class="string">"sd     t6, 16*8(sp)"</span>,
            <span class="string">"csrr   t0, sstatus"</span>,
            <span class="string">"sd     t0, 17*8(sp)"</span>,
            <span class="string">"csrr   t1, sepc"</span>,
            <span class="string">"sd     t1, 18*8(sp)"</span>,
            <span class="string">"csrr   t2, scause"</span>,
            <span class="string">"sd     t2, 19*8(sp)"</span>,
            <span class="string">"csrr   t3, stval"</span>,
            <span class="string">"sd     t3, 20*8(sp)"</span>,
            <span class="string">"mv     a0, sp"</span>,
            <span class="string">"call   {rust_detect_trap}"</span>,
            <span class="string">"ld     t0, 17*8(sp)"</span>,
            <span class="string">"csrw   sstatus, t0"</span>,
            <span class="string">"ld     t1, 18*8(sp)"</span>,
            <span class="string">"csrw   sepc, t1"</span>,
            <span class="string">"ld     t2, 19*8(sp)"</span>,
            <span class="string">"csrw   scause, t2"</span>,
            <span class="string">"ld     t3, 20*8(sp)"</span>,
            <span class="string">"csrw   stval, t3"</span>,
            <span class="string">"ld     ra, 0*8(sp)"</span>,
            <span class="string">"ld     tp, 1*8(sp)"</span>,
            <span class="string">"ld     a0, 2*8(sp)"</span>,
            <span class="string">"ld     a1, 3*8(sp)"</span>,
            <span class="string">"ld     a2, 4*8(sp)"</span>,
            <span class="string">"ld     a3, 5*8(sp)"</span>,
            <span class="string">"ld     a4, 6*8(sp)"</span>,
            <span class="string">"ld     a5, 7*8(sp)"</span>,
            <span class="string">"ld     a6, 8*8(sp)"</span>,
            <span class="string">"ld     a7, 9*8(sp)"</span>,
            <span class="string">"ld     t0, 10*8(sp)"</span>,
            <span class="string">"ld     t1, 11*8(sp)"</span>,
            <span class="string">"ld     t2, 12*8(sp)"</span>,
            <span class="string">"ld     t3, 13*8(sp)"</span>,
            <span class="string">"ld     t4, 14*8(sp)"</span>,
            <span class="string">"ld     t5, 15*8(sp)"</span>,
            <span class="string">"ld     t6, 16*8(sp)"</span>,
            <span class="string">"addi   sp, sp, 8*21"</span>,
            <span class="string">"sret"</span>,
            rust_detect_trap = sym rust_detect_trap,
        )
    }
}
</code></pre></div></section></main></body></html>