Warning: There are 538 input ports missing set_input_delay.
Warning: There are 540 output ports missing set_output_delay.
Warning: There are 34 unclocked register/latch pins.
Warning: There are 574 unconstrained endpoints.
Startpoint: io_almostFullLevel[0] (input port clocked by clock)
Endpoint: io_almostFull (output port clocked by clock)
Path Group: clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.00    1.00 v input external delay
   0.00    1.00 v io_almostFullLevel[0] (in)
   0.06    1.06 ^ _262_/ZN (AOI211_X1)
   0.02    1.08 v _274_/ZN (NOR4_X1)
   0.03    1.11 ^ _275_/ZN (OAI21_X1)
   0.02    1.13 v _281_/ZN (AOI21_X1)
   0.07    1.20 ^ _282_/ZN (AOI221_X1)
   0.02    1.22 v _287_/ZN (OAI21_X1)
   0.01    1.23 ^ _288_/ZN (NAND2_X1)
   0.00    1.23 ^ io_almostFull (out)
           1.23   data arrival time

   5.00    5.00   clock clock (rise edge)
   0.00    5.00   clock network delay (ideal)
   0.00    5.00   clock reconvergence pessimism
  -1.00    4.00   output external delay
           4.00   data required time
---------------------------------------------------------
           4.00   data required time
          -1.23   data arrival time
---------------------------------------------------------
           2.77   slack (MET)


