Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 34b02b5c43144d6ca11a0c56428ddef7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_RX_TB_behav xil_defaultlib.UART_RX_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
