// Seed: 1162424572
module module_0 (
    output wand id_0
);
  supply0 id_2, id_3, id_4;
  integer id_5;
  wire id_6;
  assign id_6.id_3 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output wand id_2,
    output uwire id_3
);
  always @(id_0) begin
    assert (1 + id_0);
  end
  module_0(
      id_2
  );
endmodule
module module_2 (
    output tri id_0,
    output wand id_1,
    input wor id_2,
    input tri1 id_3
    , id_7,
    output supply1 id_4,
    output wire id_5
);
  wire id_8;
  assign id_5 = 1;
  module_0(
      id_1
  );
endmodule
