/home/wisdom/2019.3/bin/efx_map --project ram_pll --root top --write-efx-verilog /home/wisdom/2019.3/project/ram_pll_FileList/outflow/ram_pll.map.v --binary-db /home/wisdom/2019.3/project/ram_pll_FileList/ram_pll.vdb --device T20F256 --family Trion --syn_options mode=speed --veri_option verilog_mode=verilog_2k,vhdl_mode=vhdl_2008 --work-dir /home/wisdom/2019.3/project/ram_pll_FileList/work_syn --output-dir /home/wisdom/2019.3/project/ram_pll_FileList/outflow --f /home/wisdom/2019.3/project/ram_pll_FileList/filelist.f --I /home/wisdom/2019.3/project/ram_pll_FileList