<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/twi0.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">twi0.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="twi0_8h__dep__incl.svg" width="1274" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="twi0_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a4a8a36dd894b71eacb7f38dabe11d5da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#a4a8a36dd894b71eacb7f38dabe11d5da">REG_TWI0_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C600U)</td></tr>
<tr class="memdesc:a4a8a36dd894b71eacb7f38dabe11d5da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) TWI Control Register  <a href="#a4a8a36dd894b71eacb7f38dabe11d5da">More...</a><br /></td></tr>
<tr class="separator:a4a8a36dd894b71eacb7f38dabe11d5da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae85e9f3548443e6a79a50f15fc4c14b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#ae85e9f3548443e6a79a50f15fc4c14b5">REG_TWI0_MMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C604U)</td></tr>
<tr class="memdesc:ae85e9f3548443e6a79a50f15fc4c14b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) TWI Master Mode Register  <a href="#ae85e9f3548443e6a79a50f15fc4c14b5">More...</a><br /></td></tr>
<tr class="separator:ae85e9f3548443e6a79a50f15fc4c14b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef483338ad187e52acfde26325ebaf8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#aef483338ad187e52acfde26325ebaf8e">REG_TWI0_SMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C608U)</td></tr>
<tr class="memdesc:aef483338ad187e52acfde26325ebaf8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) TWI Slave Mode Register  <a href="#aef483338ad187e52acfde26325ebaf8e">More...</a><br /></td></tr>
<tr class="separator:aef483338ad187e52acfde26325ebaf8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab165be18221cdd37b629635d1f007098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#ab165be18221cdd37b629635d1f007098">REG_TWI0_IADR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C60CU)</td></tr>
<tr class="memdesc:ab165be18221cdd37b629635d1f007098"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) TWI Internal Address Register  <a href="#ab165be18221cdd37b629635d1f007098">More...</a><br /></td></tr>
<tr class="separator:ab165be18221cdd37b629635d1f007098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f19258673e46756b64c956704b6f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#ac6f19258673e46756b64c956704b6f17">REG_TWI0_CWGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C610U)</td></tr>
<tr class="memdesc:ac6f19258673e46756b64c956704b6f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) TWI Clock Waveform Generator Register  <a href="#ac6f19258673e46756b64c956704b6f17">More...</a><br /></td></tr>
<tr class="separator:ac6f19258673e46756b64c956704b6f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aab1f5188ce55040b5c92f274b47246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#a1aab1f5188ce55040b5c92f274b47246">REG_TWI0_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C620U)</td></tr>
<tr class="memdesc:a1aab1f5188ce55040b5c92f274b47246"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) TWI Status Register  <a href="#a1aab1f5188ce55040b5c92f274b47246">More...</a><br /></td></tr>
<tr class="separator:a1aab1f5188ce55040b5c92f274b47246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e39292e4e71f86d8dbb549d0ff6012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#a22e39292e4e71f86d8dbb549d0ff6012">REG_TWI0_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C624U)</td></tr>
<tr class="memdesc:a22e39292e4e71f86d8dbb549d0ff6012"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) TWI Interrupt Enable Register  <a href="#a22e39292e4e71f86d8dbb549d0ff6012">More...</a><br /></td></tr>
<tr class="separator:a22e39292e4e71f86d8dbb549d0ff6012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5439137e6dfddbe77c0e49c9f08048cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#a5439137e6dfddbe77c0e49c9f08048cb">REG_TWI0_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C628U)</td></tr>
<tr class="memdesc:a5439137e6dfddbe77c0e49c9f08048cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) TWI Interrupt Disable Register  <a href="#a5439137e6dfddbe77c0e49c9f08048cb">More...</a><br /></td></tr>
<tr class="separator:a5439137e6dfddbe77c0e49c9f08048cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98147c6587d672dc10d7bd94235bbb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#a98147c6587d672dc10d7bd94235bbb9a">REG_TWI0_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C62CU)</td></tr>
<tr class="memdesc:a98147c6587d672dc10d7bd94235bbb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) TWI Interrupt Mask Register  <a href="#a98147c6587d672dc10d7bd94235bbb9a">More...</a><br /></td></tr>
<tr class="separator:a98147c6587d672dc10d7bd94235bbb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d2b3048d3cee96e38d48f0b8778ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#a72d2b3048d3cee96e38d48f0b8778ef1">REG_TWI0_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C630U)</td></tr>
<tr class="memdesc:a72d2b3048d3cee96e38d48f0b8778ef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) TWI Receive Holding Register  <a href="#a72d2b3048d3cee96e38d48f0b8778ef1">More...</a><br /></td></tr>
<tr class="separator:a72d2b3048d3cee96e38d48f0b8778ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b72380b81f52fb444a2382f7edfa42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#aa5b72380b81f52fb444a2382f7edfa42">REG_TWI0_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C634U)</td></tr>
<tr class="memdesc:aa5b72380b81f52fb444a2382f7edfa42"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) TWI Transmit Holding Register  <a href="#aa5b72380b81f52fb444a2382f7edfa42">More...</a><br /></td></tr>
<tr class="separator:aa5b72380b81f52fb444a2382f7edfa42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a917be53850a441b7d66ac0aca084957e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#a917be53850a441b7d66ac0aca084957e">REG_TWI0_SMBTR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C638U)</td></tr>
<tr class="memdesc:a917be53850a441b7d66ac0aca084957e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) TWI SMBus Timing Register  <a href="#a917be53850a441b7d66ac0aca084957e">More...</a><br /></td></tr>
<tr class="separator:a917be53850a441b7d66ac0aca084957e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4febd152e5a4d034b37d5d4329fa6568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#a4febd152e5a4d034b37d5d4329fa6568">REG_TWI0_ACR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C640U)</td></tr>
<tr class="memdesc:a4febd152e5a4d034b37d5d4329fa6568"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) TWI Alternative Command Register  <a href="#a4febd152e5a4d034b37d5d4329fa6568">More...</a><br /></td></tr>
<tr class="separator:a4febd152e5a4d034b37d5d4329fa6568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af507eaedf842de4a6374029a4f00144e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#af507eaedf842de4a6374029a4f00144e">REG_TWI0_FILTR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C644U)</td></tr>
<tr class="memdesc:af507eaedf842de4a6374029a4f00144e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) TWI Filter Register  <a href="#af507eaedf842de4a6374029a4f00144e">More...</a><br /></td></tr>
<tr class="separator:af507eaedf842de4a6374029a4f00144e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7754606b083a64c09e91fd7552817a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#a7754606b083a64c09e91fd7552817a98">REG_TWI0_SWMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C64CU)</td></tr>
<tr class="memdesc:a7754606b083a64c09e91fd7552817a98"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) TWI SleepWalking Matching Register  <a href="#a7754606b083a64c09e91fd7552817a98">More...</a><br /></td></tr>
<tr class="separator:a7754606b083a64c09e91fd7552817a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adff3d73f23e1f0c32cb10e9fe13eb5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#adff3d73f23e1f0c32cb10e9fe13eb5ea">REG_TWI0_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C6E4U)</td></tr>
<tr class="memdesc:adff3d73f23e1f0c32cb10e9fe13eb5ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) TWI Write Protection Mode Register  <a href="#adff3d73f23e1f0c32cb10e9fe13eb5ea">More...</a><br /></td></tr>
<tr class="separator:adff3d73f23e1f0c32cb10e9fe13eb5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6f3df0bd19938251f68d947430cf54c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#ab6f3df0bd19938251f68d947430cf54c">REG_TWI0_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C6E8U)</td></tr>
<tr class="memdesc:ab6f3df0bd19938251f68d947430cf54c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) TWI Write Protection Status Register  <a href="#ab6f3df0bd19938251f68d947430cf54c">More...</a><br /></td></tr>
<tr class="separator:ab6f3df0bd19938251f68d947430cf54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0a5083b0973b416896327ef4d049c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#aa0a5083b0973b416896327ef4d049c7b">REG_TWI0_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C700U)</td></tr>
<tr class="memdesc:aa0a5083b0973b416896327ef4d049c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Receive Pointer Register  <a href="#aa0a5083b0973b416896327ef4d049c7b">More...</a><br /></td></tr>
<tr class="separator:aa0a5083b0973b416896327ef4d049c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af017154d309be7c2e3e0e7033d1ba93d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#af017154d309be7c2e3e0e7033d1ba93d">REG_TWI0_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C704U)</td></tr>
<tr class="memdesc:af017154d309be7c2e3e0e7033d1ba93d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Receive Counter Register  <a href="#af017154d309be7c2e3e0e7033d1ba93d">More...</a><br /></td></tr>
<tr class="separator:af017154d309be7c2e3e0e7033d1ba93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21a91abed9169a37c9f5a17b163d78af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#a21a91abed9169a37c9f5a17b163d78af">REG_TWI0_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C708U)</td></tr>
<tr class="memdesc:a21a91abed9169a37c9f5a17b163d78af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Transmit Pointer Register  <a href="#a21a91abed9169a37c9f5a17b163d78af">More...</a><br /></td></tr>
<tr class="separator:a21a91abed9169a37c9f5a17b163d78af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac35344dc7a551ac6dbac735bcc014e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#ac35344dc7a551ac6dbac735bcc014e04">REG_TWI0_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C70CU)</td></tr>
<tr class="memdesc:ac35344dc7a551ac6dbac735bcc014e04"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Transmit Counter Register  <a href="#ac35344dc7a551ac6dbac735bcc014e04">More...</a><br /></td></tr>
<tr class="separator:ac35344dc7a551ac6dbac735bcc014e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ea8ae488e0622e9c89ae014c51c24cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#a2ea8ae488e0622e9c89ae014c51c24cf">REG_TWI0_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C710U)</td></tr>
<tr class="memdesc:a2ea8ae488e0622e9c89ae014c51c24cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Receive Next Pointer Register  <a href="#a2ea8ae488e0622e9c89ae014c51c24cf">More...</a><br /></td></tr>
<tr class="separator:a2ea8ae488e0622e9c89ae014c51c24cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9730d4a58f002f699711d690e6b4974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#af9730d4a58f002f699711d690e6b4974">REG_TWI0_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C714U)</td></tr>
<tr class="memdesc:af9730d4a58f002f699711d690e6b4974"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Receive Next Counter Register  <a href="#af9730d4a58f002f699711d690e6b4974">More...</a><br /></td></tr>
<tr class="separator:af9730d4a58f002f699711d690e6b4974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c6cf50b72104829c5f1f696f95cb7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#a82c6cf50b72104829c5f1f696f95cb7a">REG_TWI0_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C718U)</td></tr>
<tr class="memdesc:a82c6cf50b72104829c5f1f696f95cb7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Transmit Next Pointer Register  <a href="#a82c6cf50b72104829c5f1f696f95cb7a">More...</a><br /></td></tr>
<tr class="separator:a82c6cf50b72104829c5f1f696f95cb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0acec88709ae867a9b3a94a062f25dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#af0acec88709ae867a9b3a94a062f25dd">REG_TWI0_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C71CU)</td></tr>
<tr class="memdesc:af0acec88709ae867a9b3a94a062f25dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Transmit Next Counter Register  <a href="#af0acec88709ae867a9b3a94a062f25dd">More...</a><br /></td></tr>
<tr class="separator:af0acec88709ae867a9b3a94a062f25dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8c3cd2dfae59810c57904db7b8deb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#abf8c3cd2dfae59810c57904db7b8deb1">REG_TWI0_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C720U)</td></tr>
<tr class="memdesc:abf8c3cd2dfae59810c57904db7b8deb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Transfer Control Register  <a href="#abf8c3cd2dfae59810c57904db7b8deb1">More...</a><br /></td></tr>
<tr class="separator:abf8c3cd2dfae59810c57904db7b8deb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eac3b5cd4cbf2e6c39a4bf74879662b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi0_8h.xhtml#a3eac3b5cd4cbf2e6c39a4bf74879662b">REG_TWI0_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C724U)</td></tr>
<tr class="memdesc:a3eac3b5cd4cbf2e6c39a4bf74879662b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI0) Transfer Status Register  <a href="#a3eac3b5cd4cbf2e6c39a4bf74879662b">More...</a><br /></td></tr>
<tr class="separator:a3eac3b5cd4cbf2e6c39a4bf74879662b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a4febd152e5a4d034b37d5d4329fa6568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4febd152e5a4d034b37d5d4329fa6568">&sect;&nbsp;</a></span>REG_TWI0_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_ACR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C640U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) TWI Alternative Command Register </p>

</div>
</div>
<a id="a4a8a36dd894b71eacb7f38dabe11d5da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a8a36dd894b71eacb7f38dabe11d5da">&sect;&nbsp;</a></span>REG_TWI0_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C600U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) TWI Control Register </p>

</div>
</div>
<a id="ac6f19258673e46756b64c956704b6f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6f19258673e46756b64c956704b6f17">&sect;&nbsp;</a></span>REG_TWI0_CWGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_CWGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C610U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) TWI Clock Waveform Generator Register </p>

</div>
</div>
<a id="af507eaedf842de4a6374029a4f00144e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af507eaedf842de4a6374029a4f00144e">&sect;&nbsp;</a></span>REG_TWI0_FILTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_FILTR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C644U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) TWI Filter Register </p>

</div>
</div>
<a id="ab165be18221cdd37b629635d1f007098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab165be18221cdd37b629635d1f007098">&sect;&nbsp;</a></span>REG_TWI0_IADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_IADR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C60CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) TWI Internal Address Register </p>

</div>
</div>
<a id="a5439137e6dfddbe77c0e49c9f08048cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5439137e6dfddbe77c0e49c9f08048cb">&sect;&nbsp;</a></span>REG_TWI0_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C628U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) TWI Interrupt Disable Register </p>

</div>
</div>
<a id="a22e39292e4e71f86d8dbb549d0ff6012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22e39292e4e71f86d8dbb549d0ff6012">&sect;&nbsp;</a></span>REG_TWI0_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C624U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) TWI Interrupt Enable Register </p>

</div>
</div>
<a id="a98147c6587d672dc10d7bd94235bbb9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98147c6587d672dc10d7bd94235bbb9a">&sect;&nbsp;</a></span>REG_TWI0_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C62CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) TWI Interrupt Mask Register </p>

</div>
</div>
<a id="ae85e9f3548443e6a79a50f15fc4c14b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae85e9f3548443e6a79a50f15fc4c14b5">&sect;&nbsp;</a></span>REG_TWI0_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_MMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C604U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) TWI Master Mode Register </p>

</div>
</div>
<a id="abf8c3cd2dfae59810c57904db7b8deb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf8c3cd2dfae59810c57904db7b8deb1">&sect;&nbsp;</a></span>REG_TWI0_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C720U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Transfer Control Register </p>

</div>
</div>
<a id="a3eac3b5cd4cbf2e6c39a4bf74879662b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eac3b5cd4cbf2e6c39a4bf74879662b">&sect;&nbsp;</a></span>REG_TWI0_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C724U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Transfer Status Register </p>

</div>
</div>
<a id="af017154d309be7c2e3e0e7033d1ba93d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af017154d309be7c2e3e0e7033d1ba93d">&sect;&nbsp;</a></span>REG_TWI0_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C704U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Receive Counter Register </p>

</div>
</div>
<a id="a72d2b3048d3cee96e38d48f0b8778ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72d2b3048d3cee96e38d48f0b8778ef1">&sect;&nbsp;</a></span>REG_TWI0_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_RHR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C630U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) TWI Receive Holding Register </p>

</div>
</div>
<a id="af9730d4a58f002f699711d690e6b4974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9730d4a58f002f699711d690e6b4974">&sect;&nbsp;</a></span>REG_TWI0_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C714U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Receive Next Counter Register </p>

</div>
</div>
<a id="a2ea8ae488e0622e9c89ae014c51c24cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ea8ae488e0622e9c89ae014c51c24cf">&sect;&nbsp;</a></span>REG_TWI0_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C710U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Receive Next Pointer Register </p>

</div>
</div>
<a id="aa0a5083b0973b416896327ef4d049c7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a5083b0973b416896327ef4d049c7b">&sect;&nbsp;</a></span>REG_TWI0_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C700U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Receive Pointer Register </p>

</div>
</div>
<a id="a917be53850a441b7d66ac0aca084957e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a917be53850a441b7d66ac0aca084957e">&sect;&nbsp;</a></span>REG_TWI0_SMBTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_SMBTR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C638U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) TWI SMBus Timing Register </p>

</div>
</div>
<a id="aef483338ad187e52acfde26325ebaf8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef483338ad187e52acfde26325ebaf8e">&sect;&nbsp;</a></span>REG_TWI0_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_SMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C608U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) TWI Slave Mode Register </p>

</div>
</div>
<a id="a1aab1f5188ce55040b5c92f274b47246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aab1f5188ce55040b5c92f274b47246">&sect;&nbsp;</a></span>REG_TWI0_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_SR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C620U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) TWI Status Register </p>

</div>
</div>
<a id="a7754606b083a64c09e91fd7552817a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7754606b083a64c09e91fd7552817a98">&sect;&nbsp;</a></span>REG_TWI0_SWMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_SWMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C64CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) TWI SleepWalking Matching Register </p>

</div>
</div>
<a id="ac35344dc7a551ac6dbac735bcc014e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac35344dc7a551ac6dbac735bcc014e04">&sect;&nbsp;</a></span>REG_TWI0_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C70CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Transmit Counter Register </p>

</div>
</div>
<a id="aa5b72380b81f52fb444a2382f7edfa42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5b72380b81f52fb444a2382f7edfa42">&sect;&nbsp;</a></span>REG_TWI0_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_THR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C634U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) TWI Transmit Holding Register </p>

</div>
</div>
<a id="af0acec88709ae867a9b3a94a062f25dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0acec88709ae867a9b3a94a062f25dd">&sect;&nbsp;</a></span>REG_TWI0_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C71CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Transmit Next Counter Register </p>

</div>
</div>
<a id="a82c6cf50b72104829c5f1f696f95cb7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82c6cf50b72104829c5f1f696f95cb7a">&sect;&nbsp;</a></span>REG_TWI0_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C718U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Transmit Next Pointer Register </p>

</div>
</div>
<a id="a21a91abed9169a37c9f5a17b163d78af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21a91abed9169a37c9f5a17b163d78af">&sect;&nbsp;</a></span>REG_TWI0_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C708U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) Transmit Pointer Register </p>

</div>
</div>
<a id="adff3d73f23e1f0c32cb10e9fe13eb5ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adff3d73f23e1f0c32cb10e9fe13eb5ea">&sect;&nbsp;</a></span>REG_TWI0_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C6E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) TWI Write Protection Mode Register </p>

</div>
</div>
<a id="ab6f3df0bd19938251f68d947430cf54c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6f3df0bd19938251f68d947430cf54c">&sect;&nbsp;</a></span>REG_TWI0_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI0_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C6E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI0) TWI Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
