{
  "design": {
    "design_info": {
      "boundary_crc": "0xA9D787528F04F5A5",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../UART_Gripper.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1"
    },
    "design_tree": {
      "PWM": {
        "Comp_27_0": "",
        "Counter_27_0": ""
      },
      "LUT_0": "",
      "clk_divider_0": "",
      "xlconstant_0": "",
      "Gripper_ctrl_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I"
      },
      "en": {
        "direction": "I"
      },
      "rst": {
        "type": "rst",
        "direction": "I"
      },
      "LED": {
        "direction": "O"
      },
      "motor": {
        "direction": "O"
      },
      "btn1": {
        "direction": "I"
      },
      "grip_close": {
        "direction": "I"
      }
    },
    "components": {
      "PWM": {
        "ports": {
          "en": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "y": {
            "direction": "I",
            "left": "26",
            "right": "0"
          },
          "LED": {
            "direction": "O"
          }
        },
        "components": {
          "Comp_27_0": {
            "vlnv": "xilinx.com:module_ref:Comp_27:1.0",
            "xci_name": "design_1_Comp_27_0_0",
            "xci_path": "ip/design_1_Comp_27_0_0_1/design_1_Comp_27_0_0.xci",
            "inst_hier_path": "PWM/Comp_27_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Comp_27",
              "boundary_crc": "0x0"
            },
            "ports": {
              "x": {
                "direction": "I",
                "left": "26",
                "right": "0"
              },
              "y": {
                "direction": "I",
                "left": "26",
                "right": "0"
              },
              "z": {
                "direction": "O"
              }
            }
          },
          "Counter_27_0": {
            "vlnv": "xilinx.com:module_ref:Counter_27:1.0",
            "xci_name": "design_1_Counter_27_0_0",
            "xci_path": "ip/design_1_Counter_27_0_0_1/design_1_Counter_27_0_0.xci",
            "inst_hier_path": "PWM/Counter_27_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Counter_27",
              "boundary_crc": "0x0"
            },
            "ports": {
              "en": {
                "direction": "I"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I"
              },
              "count": {
                "direction": "O",
                "left": "26",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "Comp_27_0_z": {
            "ports": [
              "Comp_27_0/z",
              "LED"
            ]
          },
          "Counter_27_0_count": {
            "ports": [
              "Counter_27_0/count",
              "Comp_27_0/x"
            ]
          },
          "clk_0_1": {
            "ports": [
              "clk",
              "Counter_27_0/clk"
            ]
          },
          "en_0_1": {
            "ports": [
              "en",
              "Counter_27_0/en"
            ]
          },
          "rst_0_1": {
            "ports": [
              "rst",
              "Counter_27_0/rst"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "y",
              "Comp_27_0/y"
            ]
          }
        }
      },
      "LUT_0": {
        "vlnv": "xilinx.com:module_ref:LUT:1.0",
        "xci_name": "design_1_LUT_0_0",
        "xci_path": "ip/design_1_LUT_0_0/design_1_LUT_0_0.xci",
        "inst_hier_path": "LUT_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "LUT",
          "boundary_crc": "0x0"
        },
        "ports": {
          "percent": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "bits": {
            "direction": "O",
            "left": "26",
            "right": "0"
          }
        }
      },
      "clk_divider_0": {
        "vlnv": "xilinx.com:module_ref:clk_divider:1.0",
        "xci_name": "design_1_clk_divider_0_1",
        "xci_path": "ip/design_1_clk_divider_0_1/design_1_clk_divider_0_1.xci",
        "inst_hier_path": "clk_divider_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clk_divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "clk_div": {
            "direction": "O"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "Gripper_ctrl_0": {
        "vlnv": "xilinx.com:module_ref:Gripper_ctrl:1.0",
        "xci_name": "design_1_Gripper_ctrl_0_0",
        "xci_path": "ip/design_1_Gripper_ctrl_0_0/design_1_Gripper_ctrl_0_0.xci",
        "inst_hier_path": "Gripper_ctrl_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Gripper_ctrl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "grip_close": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "mag_data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "percent": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "btn": {
            "direction": "I"
          }
        }
      }
    },
    "nets": {
      "Comp_27_0_z": {
        "ports": [
          "PWM/LED",
          "LED",
          "motor"
        ]
      },
      "Gripper_ctrl_0_percent": {
        "ports": [
          "Gripper_ctrl_0/percent",
          "LUT_0/percent"
        ]
      },
      "LUT_0_bits": {
        "ports": [
          "LUT_0/bits",
          "PWM/y"
        ]
      },
      "btn_0_1": {
        "ports": [
          "btn1",
          "Gripper_ctrl_0/btn"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "PWM/clk",
          "clk_divider_0/clk"
        ]
      },
      "clk_divider_0_clk_div": {
        "ports": [
          "clk_divider_0/clk_div",
          "Gripper_ctrl_0/clk"
        ]
      },
      "en_0_1": {
        "ports": [
          "en",
          "PWM/en"
        ]
      },
      "grip_close_0_1": {
        "ports": [
          "grip_close",
          "Gripper_ctrl_0/grip_close"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst",
          "PWM/rst",
          "clk_divider_0/rst"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "Gripper_ctrl_0/mag_data"
        ]
      }
    }
  }
}