Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/unvariant/code/digital-electronics/vivado/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto fcc1a36f3472491fb6aca8e0138def3a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestLayer_behav xil_defaultlib.TestLayer xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index -1 into LayerNeurons is out of bounds [/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/TestLayer.sv:20]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/layer.sv" Line 1. Module layer(DATAWIDTH=32,OUTPUT_NEURONS=2,INPUT_NEURONS=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/neuron.sv" Line 1. Module neuron(INPUT_NEURONS=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/neuron.sv" Line 1. Module neuron(INPUT_NEURONS=2,NEURON_INDEX=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/layer.sv" Line 1. Module layer(DATAWIDTH=32,OUTPUT_NEURONS=3,INPUT_NEURONS=2,LAYER_INDEX=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/neuron.sv" Line 1. Module neuron(INPUT_NEURONS=2,LAYER_INDEX=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/neuron.sv" Line 1. Module neuron(INPUT_NEURONS=2,LAYER_INDEX=1,NEURON_INDEX=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/neuron.sv" Line 1. Module neuron(INPUT_NEURONS=2,LAYER_INDEX=1,NEURON_INDEX=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/layer.sv" Line 1. Module layer(DATAWIDTH=32,OUTPUT_NEURONS=3,INPUT_NEURONS=3,LAYER_INDEX=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/neuron.sv" Line 1. Module neuron(INPUT_NEURONS=3,LAYER_INDEX=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/neuron.sv" Line 1. Module neuron(INPUT_NEURONS=3,LAYER_INDEX=2,NEURON_INDEX=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/neuron.sv" Line 1. Module neuron(INPUT_NEURONS=3,LAYER_INDEX=2,NEURON_INDEX=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/layer.sv" Line 1. Module layer(DATAWIDTH=32,OUTPUT_NEURONS=1,INPUT_NEURONS=3,LAYER_INDEX=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/neuron.sv" Line 1. Module neuron(INPUT_NEURONS=3,LAYER_INDEX=3) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.neuron(INPUT_NEURONS=2)
Compiling module xil_defaultlib.neuron(INPUT_NEURONS=2,NEURON_IN...
Compiling module xil_defaultlib.layer(DATAWIDTH=32,OUTPUT_NEURON...
Compiling module xil_defaultlib.neuron(INPUT_NEURONS=2,LAYER_IND...
Compiling module xil_defaultlib.neuron(INPUT_NEURONS=2,LAYER_IND...
Compiling module xil_defaultlib.neuron(INPUT_NEURONS=2,LAYER_IND...
Compiling module xil_defaultlib.layer(DATAWIDTH=32,OUTPUT_NEURON...
Compiling module xil_defaultlib.neuron(INPUT_NEURONS=3,LAYER_IND...
Compiling module xil_defaultlib.neuron(INPUT_NEURONS=3,LAYER_IND...
Compiling module xil_defaultlib.neuron(INPUT_NEURONS=3,LAYER_IND...
Compiling module xil_defaultlib.layer(DATAWIDTH=32,OUTPUT_NEURON...
Compiling module xil_defaultlib.neuron(INPUT_NEURONS=3,LAYER_IND...
Compiling module xil_defaultlib.layer(DATAWIDTH=32,OUTPUT_NEURON...
Compiling module xil_defaultlib.TestLayer
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestLayer_behav
