Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jul  9 19:41:22 2018
| Host         : DESKTOP-57AUB5Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   101 |
| Unused register locations in slices containing registers |   235 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             422 |          162 |
| No           | No                    | Yes                    |              29 |            6 |
| No           | Yes                   | No                     |             288 |          130 |
| Yes          | No                    | No                     |            1943 |          836 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             876 |          316 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                         Clock Signal                                         |                                                                                              Enable Signal                                                                                              |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_13_out                                                                                              |                1 |              1 |
|  design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempFinished_reg_i_1_n_0 |                                                                                                                                                                                                         |                                                                                                                                                       |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                              |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                    |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                         | design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                  |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                        |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0        |                1 |              1 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                          |                                                                                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_14_out                                                                                              |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                        |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    |                                                                                                                                                       |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                          |                                                                                                                                                                                                         |                                                                                                                                                       |                2 |              3 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                                       |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    |                                                                                                                                                       |                2 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                          | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | design_1_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                          |                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                      |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                2 |              5 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                        |                                                                                                                                                       |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                      |                                                                                                                                                       |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                 |                                                                                                                                                       |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                             |                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                         | design_1_i/axis_dwidth_converter_1/inst/areset_r                                                                                                      |                5 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                                       |                2 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                             |                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                       |                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                       |                7 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                    |                                                                                                                                                       |                3 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                     |                                                                                                                                                       |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                      |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                 |                6 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15][0]                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                9 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in4_in                                                                                                               | design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/p_1_in[14]                                                             |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                6 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                8 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i[6]_i_2_n_0                                                                                                                         | design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i[6]_i_1_n_0                                                                       |                7 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                      | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                6 |             23 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  |                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                      |                3 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                      |               11 |             29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data[63]_i_1_n_0                                                                             |                                                                                                                                                       |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                 |                                                                                                                                                       |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                 |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[11].acc_data[383]_i_1_n_0                                                                           |                                                                                                                                                       |               23 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[5].acc_data[191]_i_1_n_0                                                                            |                                                                                                                                                       |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[10].acc_data[351]_i_1_n_0                                                                           |                                                                                                                                                       |               22 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                              |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[3].acc_data[127]_i_1_n_0                                                                            |                                                                                                                                                       |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_2                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[8].acc_data[287]_i_1_n_0                                                                            |                                                                                                                                                       |               19 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                  |                                                                                                                                                       |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             |                                                                                                                                                       |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                          |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[12].acc_data[415]_i_1_n_0                                                                           |                                                                                                                                                       |               23 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[4].acc_data[159]_i_1_n_0                                                                            |                                                                                                                                                       |               15 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[7].acc_data[255]_i_1_n_0                                                                            |                                                                                                                                                       |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[9].acc_data[319]_i_1_n_0                                                                            |                                                                                                                                                       |               23 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_last                                                                                                                  |                                                                                                                                                       |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[6].acc_data[223]_i_1_n_0                                                                            |                                                                                                                                                       |               22 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[14].acc_data[479]_i_1_n_0                                                                           |                                                                                                                                                       |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[13].acc_data[447]_i_1_n_0                                                                           |                                                                                                                                                       |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[511]_i_1_n_0                                                                                                    |                                                                                                                                                       |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[95]_i_1_n_0                                                                             |                                                                                                                                                       |               19 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_0                                                                                                            |                                                                                                                                                       |               18 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST_reg[0][0]                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               11 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                            |                                                                                                                                                       |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_counter[0]_i_1_n_0                                                                                                                 |                                                                                                                                                       |               10 |             40 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                        |                                                                                                                                                       |               12 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                           |                                                                                                                                                       |               10 |             75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               35 |             80 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  |                                                                                                                                                                                                         |                                                                                                                                                       |               30 |             81 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_2                                                                                                            |                                                                                                                                                       |               32 |            128 |
|  design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/H3_s_reg[31]_i_2_n_0     |                                                                                                                                                                                                         |                                                                                                                                                       |               48 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempFinished                                                                                                                         | design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut                                                                          |               40 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[34]                                                                                                              |                                                                                                                                                       |               16 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               72 |            152 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               87 |            219 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          |                                                                                                                                                                                                         |                                                                                                                                                       |               89 |            227 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M[511]_i_1_n_0                                                                                                                       |                                                                                                                                                       |              184 |            481 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                          | design_1_i/StreamCopIPCore_0/U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M[1023]_i_1_n_0                                                                                                                      |                                                                                                                                                       |              205 |            512 |
+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    12 |
| 2      |                     2 |
| 3      |                     1 |
| 4      |                     9 |
| 5      |                     2 |
| 6      |                     6 |
| 7      |                     1 |
| 8      |                    10 |
| 10     |                     2 |
| 11     |                     1 |
| 13     |                     1 |
| 16+    |                    54 |
+--------+-----------------------+


