

================================================================
== Vitis HLS Report for 'rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2'
================================================================
* Date:           Tue Jul 18 12:19:46 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rgb2grey
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.745 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_19_2  |        ?|        ?|         7|          3|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    300|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     50|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    107|    -|
|Register         |        -|    -|     161|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     161|    457|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_9ns_16_1_1_U1  |mul_8ns_9ns_16_1_1  |        0|   0|  0|  50|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0|  50|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_5ns_16ns_16_4_1_U3  |mac_muladd_8ns_5ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_7ns_16ns_16_4_1_U2  |mac_muladd_8ns_7ns_16ns_16_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln17_1_fu_207_p2              |         +|   0|  0|  31|          31|           1|
    |add_ln17_fu_201_p2                |         +|   0|  0|  64|          64|           1|
    |add_ln19_fu_261_p2                |         +|   0|  0|  31|          31|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage2_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |       and|   0|  0|   1|           1|           1|
    |g_last_V_fu_255_p2                |       and|   0|  0|   1|           1|           1|
    |cmp14_fu_182_p2                   |      icmp|   0|  0|  12|          32|          32|
    |cmp14_mid1_fu_217_p2              |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln17_fu_196_p2               |      icmp|   0|  0|  23|          64|          64|
    |icmp_ln19_fu_191_p2               |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln33_fu_250_p2               |      icmp|   0|  0|  12|          32|          32|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   1|           1|           1|
    |j_3_fu_267_p3                     |    select|   0|  0|  31|           1|          31|
    |select_ln17_1_fu_230_p3           |    select|   0|  0|  31|           1|          31|
    |select_ln17_2_fu_242_p3           |    select|   0|  0|  31|           1|          31|
    |select_ln17_fu_222_p3             |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 300|         329|         297|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  17|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |dst_TDATA_blk_n                   |   9|          2|    1|          2|
    |i_fu_88                           |   9|          2|   31|         62|
    |indvar_flatten_fu_92              |   9|          2|   64|        128|
    |j_fu_84                           |   9|          2|   31|         62|
    |src_TDATA_blk_n                   |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 107|         24|  134|        270|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |g_last_V_reg_384                  |   1|   0|    1|          0|
    |g_last_V_reg_384_pp0_iter1_reg    |   1|   0|    1|          0|
    |i_fu_88                           |  31|   0|   31|          0|
    |icmp_ln17_reg_375                 |   1|   0|    1|          0|
    |indvar_flatten_fu_92              |  64|   0|   64|          0|
    |j_fu_84                           |  31|   0|   31|          0|
    |ret_V_6_reg_389                   |  16|   0|   16|          0|
    |tmp_data_V_1_reg_379              |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 161|   0|  161|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2|  return value|
|src_TVALID  |   in|    1|        axis|                                           src_V_data_V|       pointer|
|src_TDATA   |   in|    8|        axis|                                           src_V_data_V|       pointer|
|sub         |   in|   32|     ap_none|                                                    sub|        scalar|
|cols        |   in|   32|     ap_none|                                                   cols|        scalar|
|mul_ln4     |   in|   64|     ap_none|                                                mul_ln4|        scalar|
|src_TREADY  |  out|    1|        axis|                                           src_V_last_V|       pointer|
|src_TLAST   |   in|    1|        axis|                                           src_V_last_V|       pointer|
|src_TKEEP   |   in|    1|        axis|                                           src_V_keep_V|       pointer|
|src_TSTRB   |   in|    1|        axis|                                           src_V_strb_V|       pointer|
|sub15       |   in|   32|     ap_none|                                                  sub15|        scalar|
|dst_TDATA   |  out|    8|        axis|                                           dst_V_data_V|       pointer|
|dst_TREADY  |   in|    1|        axis|                                           dst_V_data_V|       pointer|
|dst_TVALID  |  out|    1|        axis|                                           dst_V_last_V|       pointer|
|dst_TLAST   |  out|    1|        axis|                                           dst_V_last_V|       pointer|
|dst_TKEEP   |  out|    1|        axis|                                           dst_V_keep_V|       pointer|
|dst_TSTRB   |  out|    1|        axis|                                           dst_V_strb_V|       pointer|
+------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 3, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %dst_V_data_V, i1 %dst_V_keep_V, i1 %dst_V_strb_V, i1 0, i1 %dst_V_last_V, i1 0, i1 0, void @empty_7"   --->   Operation 13 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 0, i1 %src_V_last_V, i1 0, i1 0, void @empty_8"   --->   Operation 14 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dst_V_last_V, i1 %dst_V_strb_V, i1 %dst_V_keep_V, i8 %dst_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_last_V, i1 %src_V_strb_V, i1 %src_V_keep_V, i8 %src_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sub15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub15"   --->   Operation 17 'read' 'sub15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mul_ln4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln4"   --->   Operation 18 'read' 'mul_ln4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 19 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 20 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln0 = store i31 0, i31 %j"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.74>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%j_2 = load i31 %j" [../src/top.cpp:19]   --->   Operation 25 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [../src/top.cpp:17]   --->   Operation 26 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [../src/top.cpp:17]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i31 %i_1" [../src/top.cpp:17]   --->   Operation 28 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.96ns)   --->   "%cmp14 = icmp_eq  i32 %zext_ln17_1, i32 %sub_read" [../src/top.cpp:17]   --->   Operation 29 'icmp' 'cmp14' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i31 %j_2" [../src/top.cpp:19]   --->   Operation 30 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.96ns)   --->   "%icmp_ln19 = icmp_slt  i32 %zext_ln19, i32 %cols_read" [../src/top.cpp:19]   --->   Operation 31 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (2.26ns)   --->   "%icmp_ln17 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln4_read" [../src/top.cpp:17]   --->   Operation 32 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.69ns)   --->   "%add_ln17 = add i64 %indvar_flatten_load, i64 1" [../src/top.cpp:17]   --->   Operation 33 'add' 'add_ln17' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc22.loopexit, void %for.end24.loopexit.exitStub" [../src/top.cpp:17]   --->   Operation 34 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.87ns)   --->   "%add_ln17_1 = add i31 %i_1, i31 1" [../src/top.cpp:17]   --->   Operation 35 'add' 'add_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i31 %add_ln17_1" [../src/top.cpp:17]   --->   Operation 36 'zext' 'zext_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.96ns)   --->   "%cmp14_mid1 = icmp_eq  i32 %zext_ln17, i32 %sub_read" [../src/top.cpp:17]   --->   Operation 37 'icmp' 'cmp14_mid1' <Predicate = (!icmp_ln17)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node g_last_V)   --->   "%select_ln17 = select i1 %icmp_ln19, i1 %cmp14, i1 %cmp14_mid1" [../src/top.cpp:17]   --->   Operation 38 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln33)   --->   "%select_ln17_1 = select i1 %icmp_ln19, i31 %j_2, i31 0" [../src/top.cpp:17]   --->   Operation 39 'select' 'select_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln33)   --->   "%zext_ln17_2 = zext i31 %select_ln17_1" [../src/top.cpp:17]   --->   Operation 40 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.71ns)   --->   "%select_ln17_2 = select i1 %icmp_ln19, i31 %i_1, i31 %add_ln17_1" [../src/top.cpp:17]   --->   Operation 41 'select' 'select_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = read i11 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 %src_V_last_V"   --->   Operation 42 'read' 'empty' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i11 %empty"   --->   Operation 43 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.96ns) (out node of the LUT)   --->   "%icmp_ln33 = icmp_eq  i32 %zext_ln17_2, i32 %sub15_read" [../src/top.cpp:33]   --->   Operation 44 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln17)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.81ns) (out node of the LUT)   --->   "%g_last_V = and i1 %select_ln17, i1 %icmp_ln33" [../src/top.cpp:33]   --->   Operation 45 'and' 'g_last_V' <Predicate = (!icmp_ln17)> <Delay = 0.81> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.87ns)   --->   "%add_ln19 = add i31 %j_2, i31 1" [../src/top.cpp:19]   --->   Operation 46 'add' 'add_ln19' <Predicate = (!icmp_ln17)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.71ns)   --->   "%j_3 = select i1 %icmp_ln19, i31 %add_ln19, i31 1" [../src/top.cpp:19]   --->   Operation 47 'select' 'j_3' <Predicate = (!icmp_ln17)> <Delay = 0.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.29ns)   --->   "%store_ln19 = store i64 %add_ln17, i64 %indvar_flatten" [../src/top.cpp:19]   --->   Operation 48 'store' 'store_ln19' <Predicate = (!icmp_ln17)> <Delay = 1.29>
ST_2 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln19 = store i31 %select_ln17_2, i31 %i" [../src/top.cpp:19]   --->   Operation 49 'store' 'store_ln19' <Predicate = (!icmp_ln17)> <Delay = 1.29>
ST_2 : Operation 50 [1/1] (1.29ns)   --->   "%store_ln19 = store i31 %j_3, i31 %j" [../src/top.cpp:19]   --->   Operation 50 'store' 'store_ln19' <Predicate = (!icmp_ln17)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 3.59>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_16 = read i11 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 %src_V_last_V"   --->   Operation 51 'read' 'empty_16' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue i11 %empty_16"   --->   Operation 52 'extractvalue' 'tmp_data_V_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i8 %tmp_data_V_2"   --->   Operation 53 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (3.59ns)   --->   "%ret_V_6 = mul i16 %zext_ln1494_1, i16 150"   --->   Operation 54 'mul' 'ret_V_6' <Predicate = (!icmp_ln17)> <Delay = 3.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.98>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_17 = read i11 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 %src_V_last_V"   --->   Operation 55 'read' 'empty_17' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue i11 %empty_17"   --->   Operation 56 'extractvalue' 'tmp_data_V_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i8 %tmp_data_V_3"   --->   Operation 57 'zext' 'zext_ln1494' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 58 [3/3] (0.98ns) (grouped into DSP with root node ret_V)   --->   "%ret_V_5 = mul i15 %zext_ln1494, i15 77"   --->   Operation 58 'mul' 'ret_V_5' <Predicate = (!icmp_ln17)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.98>
ST_5 : Operation 59 [2/3] (0.98ns) (grouped into DSP with root node ret_V)   --->   "%ret_V_5 = mul i15 %zext_ln1494, i15 77"   --->   Operation 59 'mul' 'ret_V_5' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i8 %tmp_data_V_1"   --->   Operation 60 'zext' 'zext_ln1494_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [3/3] (0.98ns) (grouped into DSP with root node ret_V_4)   --->   "%ret_V_3 = mul i13 %zext_ln1494_2, i13 29"   --->   Operation 61 'mul' 'ret_V_3' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%ret_V_5 = mul i15 %zext_ln1494, i15 77"   --->   Operation 62 'mul' 'ret_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%zext_ln1495 = zext i15 %ret_V_5"   --->   Operation 63 'zext' 'zext_ln1495' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [2/2] (1.76ns) (root node of the DSP)   --->   "%ret_V = add i16 %zext_ln1495, i16 %ret_V_6"   --->   Operation 64 'add' 'ret_V' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [2/3] (0.98ns) (grouped into DSP with root node ret_V_4)   --->   "%ret_V_3 = mul i13 %zext_ln1494_2, i13 29"   --->   Operation 65 'mul' 'ret_V_3' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.52>
ST_7 : Operation 66 [1/2] (1.76ns) (root node of the DSP)   --->   "%ret_V = add i16 %zext_ln1495, i16 %ret_V_6"   --->   Operation 66 'add' 'ret_V' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 67 [1/3] (0.00ns) (grouped into DSP with root node ret_V_4)   --->   "%ret_V_3 = mul i13 %zext_ln1494_2, i13 29"   --->   Operation 67 'mul' 'ret_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into DSP with root node ret_V_4)   --->   "%zext_ln1495_1 = zext i13 %ret_V_3"   --->   Operation 68 'zext' 'zext_ln1495_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [2/2] (1.76ns) (root node of the DSP)   --->   "%ret_V_4 = add i16 %ret_V, i16 %zext_ln1495_1"   --->   Operation 69 'add' 'ret_V_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_1_VITIS_LOOP_19_2_str"   --->   Operation 70 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../src/top.cpp:20]   --->   Operation 71 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src/top.cpp:19]   --->   Operation 72 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/2] (1.76ns) (root node of the DSP)   --->   "%ret_V_4 = add i16 %ret_V, i16 %zext_ln1495_1"   --->   Operation 73 'add' 'ret_V_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%g_data_V = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %ret_V_4, i32 8, i32 15"   --->   Operation 74 'partselect' 'g_data_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A, i8 %dst_V_data_V, i1 %dst_V_keep_V, i1 %dst_V_strb_V, i1 %dst_V_last_V, i8 %g_data_V, i1 0, i1 0, i1 %g_last_V"   --->   Operation 75 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.body4" [../src/top.cpp:19]   --->   Operation 76 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sub15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca             ) [ 011000000]
i                       (alloca             ) [ 011000000]
indvar_flatten          (alloca             ) [ 011000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000000000]
specinterface_ln0       (specinterface      ) [ 000000000]
specinterface_ln0       (specinterface      ) [ 000000000]
sub15_read              (read               ) [ 001000000]
mul_ln4_read            (read               ) [ 001000000]
cols_read               (read               ) [ 001000000]
sub_read                (read               ) [ 001000000]
store_ln0               (store              ) [ 000000000]
store_ln0               (store              ) [ 000000000]
store_ln0               (store              ) [ 000000000]
br_ln0                  (br                 ) [ 000000000]
j_2                     (load               ) [ 000000000]
i_1                     (load               ) [ 000000000]
indvar_flatten_load     (load               ) [ 000000000]
zext_ln17_1             (zext               ) [ 000000000]
cmp14                   (icmp               ) [ 000000000]
zext_ln19               (zext               ) [ 000000000]
icmp_ln19               (icmp               ) [ 000000000]
icmp_ln17               (icmp               ) [ 011111000]
add_ln17                (add                ) [ 000000000]
br_ln17                 (br                 ) [ 000000000]
add_ln17_1              (add                ) [ 000000000]
zext_ln17               (zext               ) [ 000000000]
cmp14_mid1              (icmp               ) [ 000000000]
select_ln17             (select             ) [ 000000000]
select_ln17_1           (select             ) [ 000000000]
zext_ln17_2             (zext               ) [ 000000000]
select_ln17_2           (select             ) [ 000000000]
empty                   (read               ) [ 000000000]
tmp_data_V_1            (extractvalue       ) [ 011111000]
icmp_ln33               (icmp               ) [ 000000000]
g_last_V                (and                ) [ 011111111]
add_ln19                (add                ) [ 000000000]
j_3                     (select             ) [ 000000000]
store_ln19              (store              ) [ 000000000]
store_ln19              (store              ) [ 000000000]
store_ln19              (store              ) [ 000000000]
empty_16                (read               ) [ 000000000]
tmp_data_V_2            (extractvalue       ) [ 000000000]
zext_ln1494_1           (zext               ) [ 000000000]
ret_V_6                 (mul                ) [ 011111110]
empty_17                (read               ) [ 000000000]
tmp_data_V_3            (extractvalue       ) [ 000000000]
zext_ln1494             (zext               ) [ 001101100]
zext_ln1494_2           (zext               ) [ 010100110]
ret_V_5                 (mul                ) [ 000000000]
zext_ln1495             (zext               ) [ 010000010]
ret_V                   (add                ) [ 001000001]
ret_V_3                 (mul                ) [ 000000000]
zext_ln1495_1           (zext               ) [ 001000001]
specloopname_ln0        (specloopname       ) [ 000000000]
specpipeline_ln20       (specpipeline       ) [ 000000000]
specloopname_ln19       (specloopname       ) [ 000000000]
ret_V_4                 (add                ) [ 000000000]
g_data_V                (partselect         ) [ 000000000]
write_ln258             (write              ) [ 000000000]
br_ln19                 (br                 ) [ 000000000]
ret_ln0                 (ret                ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_V_strb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sub15">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub15"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dst_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dst_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dst_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_17_1_VITIS_LOOP_19_2_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="j_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sub15_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub15_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="mul_ln4_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln4_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="cols_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sub_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="11" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="0" index="3" bw="1" slack="0"/>
<pin id="125" dir="0" index="4" bw="1" slack="0"/>
<pin id="126" dir="1" index="5" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_16/3 empty_17/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln258_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="0" index="3" bw="1" slack="0"/>
<pin id="137" dir="0" index="4" bw="1" slack="0"/>
<pin id="138" dir="0" index="5" bw="8" slack="0"/>
<pin id="139" dir="0" index="6" bw="1" slack="0"/>
<pin id="140" dir="0" index="7" bw="1" slack="0"/>
<pin id="141" dir="0" index="8" bw="1" slack="6"/>
<pin id="142" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln258/8 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/2 tmp_data_V_2/3 tmp_data_V_3/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln0_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="31" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="31" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="j_2_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="31" slack="1"/>
<pin id="171" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_1_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="31" slack="1"/>
<pin id="174" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="indvar_flatten_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="1"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln17_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="31" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="cmp14_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="1"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp14/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln19_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="31" slack="0"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln19_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="1"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln17_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="1"/>
<pin id="199" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln17_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln17_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="31" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln17_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="31" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="cmp14_mid1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="1"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp14_mid1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="select_ln17_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="select_ln17_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="31" slack="0"/>
<pin id="233" dir="0" index="2" bw="31" slack="0"/>
<pin id="234" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln17_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="31" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="select_ln17_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="31" slack="0"/>
<pin id="245" dir="0" index="2" bw="31" slack="0"/>
<pin id="246" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_2/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln33_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="g_last_V_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="g_last_V/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln19_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="31" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="j_3_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="31" slack="0"/>
<pin id="270" dir="0" index="2" bw="31" slack="0"/>
<pin id="271" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_3/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln19_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="1"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln19_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="31" slack="0"/>
<pin id="282" dir="0" index="1" bw="31" slack="1"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln19_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="31" slack="0"/>
<pin id="287" dir="0" index="1" bw="31" slack="1"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln1494_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_1/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="ret_V_6_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="9" slack="0"/>
<pin id="297" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_6/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln1494_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln1494_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="3"/>
<pin id="306" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_2/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="g_data_V_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="0"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="0" index="3" bw="5" slack="0"/>
<pin id="312" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="g_data_V/8 "/>
</bind>
</comp>

<comp id="317" class="1007" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="7" slack="0"/>
<pin id="320" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_5/4 zext_ln1495/6 ret_V/6 "/>
</bind>
</comp>

<comp id="324" class="1007" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="5" slack="0"/>
<pin id="327" dir="0" index="2" bw="16" slack="0"/>
<pin id="328" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_3/5 zext_ln1495_1/7 ret_V_4/7 "/>
</bind>
</comp>

<comp id="333" class="1005" name="j_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="31" slack="0"/>
<pin id="335" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="340" class="1005" name="i_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="31" slack="0"/>
<pin id="342" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="347" class="1005" name="indvar_flatten_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="354" class="1005" name="sub15_read_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub15_read "/>
</bind>
</comp>

<comp id="359" class="1005" name="mul_ln4_read_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="1"/>
<pin id="361" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln4_read "/>
</bind>
</comp>

<comp id="364" class="1005" name="cols_read_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="369" class="1005" name="sub_read_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_read "/>
</bind>
</comp>

<comp id="375" class="1005" name="icmp_ln17_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_data_V_1_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="3"/>
<pin id="381" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="384" class="1005" name="g_last_V_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="6"/>
<pin id="386" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="g_last_V "/>
</bind>
</comp>

<comp id="389" class="1005" name="ret_V_6_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="3"/>
<pin id="391" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="394" class="1005" name="zext_ln1494_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="15" slack="1"/>
<pin id="396" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494 "/>
</bind>
</comp>

<comp id="399" class="1005" name="zext_ln1494_2_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="13" slack="1"/>
<pin id="401" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_2 "/>
</bind>
</comp>

<comp id="404" class="1005" name="ret_V_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="1"/>
<pin id="406" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="46" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="46" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="127"><net_src comp="58" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="143"><net_src comp="80" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="148"><net_src comp="82" pin="0"/><net_sink comp="132" pin=6"/></net>

<net id="149"><net_src comp="82" pin="0"/><net_sink comp="132" pin=7"/></net>

<net id="153"><net_src comp="120" pin="5"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="52" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="181"><net_src comp="172" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="169" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="175" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="175" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="172" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="56" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="191" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="182" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="217" pin="2"/><net_sink comp="222" pin=2"/></net>

<net id="235"><net_src comp="191" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="169" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="52" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="230" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="191" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="172" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="207" pin="2"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="238" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="222" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="169" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="56" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="191" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="261" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="56" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="201" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="242" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="267" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="150" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="60" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="150" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="313"><net_src comp="74" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="76" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="315"><net_src comp="78" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="316"><net_src comp="307" pin="4"/><net_sink comp="132" pin=5"/></net>

<net id="322"><net_src comp="300" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="62" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="304" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="64" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="317" pin="3"/><net_sink comp="324" pin=2"/></net>

<net id="332"><net_src comp="324" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="336"><net_src comp="84" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="343"><net_src comp="88" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="350"><net_src comp="92" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="357"><net_src comp="96" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="362"><net_src comp="102" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="367"><net_src comp="108" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="372"><net_src comp="114" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="378"><net_src comp="196" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="150" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="387"><net_src comp="255" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="132" pin=8"/></net>

<net id="392"><net_src comp="294" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="397"><net_src comp="300" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="402"><net_src comp="304" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="407"><net_src comp="317" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="324" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src_V_data_V | {}
	Port: src_V_keep_V | {}
	Port: src_V_strb_V | {}
	Port: src_V_last_V | {}
	Port: dst_V_data_V | {8 }
	Port: dst_V_keep_V | {8 }
	Port: dst_V_strb_V | {8 }
	Port: dst_V_last_V | {8 }
 - Input state : 
	Port: rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 : sub | {1 }
	Port: rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 : cols | {1 }
	Port: rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 : mul_ln4 | {1 }
	Port: rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 : src_V_data_V | {2 3 4 }
	Port: rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 : src_V_keep_V | {2 3 4 }
	Port: rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 : src_V_strb_V | {2 3 4 }
	Port: rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 : src_V_last_V | {2 3 4 }
	Port: rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 : sub15 | {1 }
	Port: rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 : dst_V_data_V | {}
	Port: rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 : dst_V_keep_V | {}
	Port: rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 : dst_V_strb_V | {}
	Port: rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 : dst_V_last_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln17_1 : 1
		cmp14 : 2
		zext_ln19 : 1
		icmp_ln19 : 2
		icmp_ln17 : 1
		add_ln17 : 1
		br_ln17 : 2
		add_ln17_1 : 1
		zext_ln17 : 2
		cmp14_mid1 : 3
		select_ln17 : 4
		select_ln17_1 : 3
		zext_ln17_2 : 4
		select_ln17_2 : 3
		icmp_ln33 : 5
		g_last_V : 6
		add_ln19 : 1
		j_3 : 3
		store_ln19 : 2
		store_ln19 : 4
		store_ln19 : 4
	State 3
		zext_ln1494_1 : 1
		ret_V_6 : 2
	State 4
		zext_ln1494 : 1
		ret_V_5 : 2
	State 5
		ret_V_3 : 1
	State 6
		zext_ln1495 : 1
		ret_V : 2
	State 7
		zext_ln1495_1 : 1
		ret_V_4 : 2
	State 8
		g_data_V : 1
		write_ln258 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |      add_ln17_fu_201     |    0    |    0    |    64   |
|    add   |     add_ln17_1_fu_207    |    0    |    0    |    31   |
|          |      add_ln19_fu_261     |    0    |    0    |    31   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln17_fu_222    |    0    |    0    |    2    |
|  select  |   select_ln17_1_fu_230   |    0    |    0    |    31   |
|          |   select_ln17_2_fu_242   |    0    |    0    |    31   |
|          |        j_3_fu_267        |    0    |    0    |    31   |
|----------|--------------------------|---------|---------|---------|
|          |       cmp14_fu_182       |    0    |    0    |    12   |
|          |     icmp_ln19_fu_191     |    0    |    0    |    12   |
|   icmp   |     icmp_ln17_fu_196     |    0    |    0    |    23   |
|          |     cmp14_mid1_fu_217    |    0    |    0    |    12   |
|          |     icmp_ln33_fu_250     |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|
|    mul   |      ret_V_6_fu_294      |    0    |    0    |    50   |
|----------|--------------------------|---------|---------|---------|
|  muladd  |        grp_fu_317        |    1    |    0    |    0    |
|          |        grp_fu_324        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|    and   |      g_last_V_fu_255     |    0    |    0    |    1    |
|----------|--------------------------|---------|---------|---------|
|          |   sub15_read_read_fu_96  |    0    |    0    |    0    |
|          | mul_ln4_read_read_fu_102 |    0    |    0    |    0    |
|   read   |   cols_read_read_fu_108  |    0    |    0    |    0    |
|          |   sub_read_read_fu_114   |    0    |    0    |    0    |
|          |      grp_read_fu_120     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln258_write_fu_132 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|extractvalue|        grp_fu_150        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    zext_ln17_1_fu_178    |    0    |    0    |    0    |
|          |     zext_ln19_fu_187     |    0    |    0    |    0    |
|          |     zext_ln17_fu_213     |    0    |    0    |    0    |
|   zext   |    zext_ln17_2_fu_238    |    0    |    0    |    0    |
|          |   zext_ln1494_1_fu_290   |    0    |    0    |    0    |
|          |    zext_ln1494_fu_300    |    0    |    0    |    0    |
|          |   zext_ln1494_2_fu_304   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|      g_data_V_fu_307     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    2    |    0    |   343   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   cols_read_reg_364  |   32   |
|   g_last_V_reg_384   |    1   |
|       i_reg_340      |   31   |
|   icmp_ln17_reg_375  |    1   |
|indvar_flatten_reg_347|   64   |
|       j_reg_333      |   31   |
| mul_ln4_read_reg_359 |   64   |
|    ret_V_6_reg_389   |   16   |
|     ret_V_reg_404    |   16   |
|  sub15_read_reg_354  |   32   |
|   sub_read_reg_369   |   32   |
| tmp_data_V_1_reg_379 |    8   |
| zext_ln1494_2_reg_399|   13   |
|  zext_ln1494_reg_394 |   15   |
+----------------------+--------+
|         Total        |   356  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_317 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_317 |  p1  |   2  |   7  |   14   ||    9    |
| grp_fu_324 |  p0  |   3  |   8  |   24   ||    13   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   54   || 3.92107 ||    31   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   343  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   31   |
|  Register |    -   |    -   |   356  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   356  |   374  |
+-----------+--------+--------+--------+--------+
