Analysis & Synthesis report for nextState
Sun Oct 28 20:19:51 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "fiveBitRegister:StateChange"
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Oct 28 20:19:51 2018       ;
; Quartus Prime Version       ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name               ; nextState                                   ;
; Top-level Entity Name       ; IITB_RISC                                   ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 0                                           ;
; Total pins                  ; 1                                           ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 5M1270ZT144C5      ;                    ;
; Top-level entity name                                                      ; IITB_RISC          ; nextState          ;
; Family name                                                                ; MAX V              ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+-----------------------------------+-----------------+-----------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type             ; File Name with Absolute Path                                                  ; Library ;
+-----------------------------------+-----------------+-----------------------+-------------------------------------------------------------------------------+---------+
; conditionalSixteenBitRegister.vhd ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/conditionalSixteenBitRegister.vhd ;         ;
; resetState.vhd                    ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/resetState.vhd                    ;         ;
; memoryWrite.vhd                   ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/memoryWrite.vhd                   ;         ;
; MemoryAddressInput.vhd            ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/MemoryAddressInput.vhd            ;         ;
; instructionEnable.vhd             ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/instructionEnable.vhd             ;         ;
; memory.vhd                        ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/memory.vhd                        ;         ;
; ALULogic.vhd                      ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/ALULogic.vhd                      ;         ;
; fiveBitRegister.vhd               ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/fiveBitRegister.vhd               ;         ;
; TempRegisterInputB.vhd            ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputB.vhd            ;         ;
; TempRegisterInputA.vhd            ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputA.vhd            ;         ;
; sixteenBitRegister.vhd            ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/sixteenBitRegister.vhd            ;         ;
; SignExtended9spl.vhd              ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/SignExtended9spl.vhd              ;         ;
; signExtended9.vhd                 ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/signExtended9.vhd                 ;         ;
; signExtended6.vhd                 ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/signExtended6.vhd                 ;         ;
; registerFileWrite.vhd             ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/registerFileWrite.vhd             ;         ;
; RegisterFileInputD3.vhd           ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputD3.vhd           ;         ;
; RegisterFileInputC.vhd            ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputC.vhd            ;         ;
; RegisterFileInputA.vhd            ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputA.vhd            ;         ;
; registerFileAccess.vhd            ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/registerFileAccess.vhd            ;         ;
; Register7Input.vhd                ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/Register7Input.vhd                ;         ;
; PriorityEncoder.vhd               ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/PriorityEncoder.vhd               ;         ;
; PEModifyEnable.vhd                ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/PEModifyEnable.vhd                ;         ;
; PEEnable.vhd                      ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/PEEnable.vhd                      ;         ;
; PCinput.vhd                       ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/PCinput.vhd                       ;         ;
; main.vhd                          ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd                          ;         ;
; oneBitRegister.vhd                ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/oneBitRegister.vhd                ;         ;
; nextState.vhd                     ; yes             ; User VHDL File        ; /home/geek-at-work/Desktop/EE-309-Project-1/nextState.vhd                     ;         ;
; conditionalEightBitRegister.vhd   ; yes             ; Auto-Found VHDL File  ; /home/geek-at-work/Desktop/EE-309-Project-1/conditionalEightBitRegister.vhd   ;         ;
+-----------------------------------+-----------------+-----------------------+-------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 0     ;
;     -- Combinational with no register       ; 0     ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 0     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- 2 input functions                    ; 0     ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
; I/O pins                                    ; 1     ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; |IITB_RISC                 ; 0 (0)       ; 0            ; 0          ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IITB_RISC          ; IITB_RISC   ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------+
; Port Connectivity Checks: "fiveBitRegister:StateChange" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                  ;
; clr  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Oct 28 20:19:37 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c nextState
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file conditionalSixteenBitRegister.vhd
    Info (12022): Found design unit 1: conditionalsixteenBitRegister-description File: /home/geek-at-work/Desktop/EE-309-Project-1/conditionalSixteenBitRegister.vhd Line: 16
    Info (12023): Found entity 1: conditionalsixteenBitRegister File: /home/geek-at-work/Desktop/EE-309-Project-1/conditionalSixteenBitRegister.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file resetState.vhd
    Info (12022): Found design unit 1: ResetState-description File: /home/geek-at-work/Desktop/EE-309-Project-1/resetState.vhd Line: 11
    Info (12023): Found entity 1: ResetState File: /home/geek-at-work/Desktop/EE-309-Project-1/resetState.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memoryWrite.vhd
    Info (12022): Found design unit 1: MemoryWrite-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/memoryWrite.vhd Line: 14
    Info (12023): Found entity 1: MemoryWrite File: /home/geek-at-work/Desktop/EE-309-Project-1/memoryWrite.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file MemoryAddressInput.vhd
    Info (12022): Found design unit 1: MemoryAddressInput-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/MemoryAddressInput.vhd Line: 14
    Info (12023): Found entity 1: MemoryAddressInput File: /home/geek-at-work/Desktop/EE-309-Project-1/MemoryAddressInput.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file instructionEnable.vhd
    Info (12022): Found design unit 1: InstructionEnable-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/instructionEnable.vhd Line: 11
    Info (12023): Found entity 1: InstructionEnable File: /home/geek-at-work/Desktop/EE-309-Project-1/instructionEnable.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: Memory-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/memory.vhd Line: 15
    Info (12023): Found entity 1: Memory File: /home/geek-at-work/Desktop/EE-309-Project-1/memory.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ALULogic.vhd
    Info (12022): Found design unit 1: ALULogic-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/ALULogic.vhd Line: 20
    Info (12023): Found entity 1: ALULogic File: /home/geek-at-work/Desktop/EE-309-Project-1/ALULogic.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fiveBitRegister.vhd
    Info (12022): Found design unit 1: fiveBitRegister-description File: /home/geek-at-work/Desktop/EE-309-Project-1/fiveBitRegister.vhd Line: 14
    Info (12023): Found entity 1: fiveBitRegister File: /home/geek-at-work/Desktop/EE-309-Project-1/fiveBitRegister.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file TempRegisterInputB.vhd
    Info (12022): Found design unit 1: TempRegisterInputB-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputB.vhd Line: 16
    Info (12023): Found entity 1: TempRegisterInputB File: /home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputB.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file TempRegisterInputA.vhd
    Info (12022): Found design unit 1: TempRegisterInputA-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputA.vhd Line: 14
    Info (12023): Found entity 1: TempRegisterInputA File: /home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputA.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sixteenBitRegister.vhd
    Info (12022): Found design unit 1: sixteenBitRegister-description File: /home/geek-at-work/Desktop/EE-309-Project-1/sixteenBitRegister.vhd Line: 14
    Info (12023): Found entity 1: sixteenBitRegister File: /home/geek-at-work/Desktop/EE-309-Project-1/sixteenBitRegister.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file SignExtended9spl.vhd
    Info (12022): Found design unit 1: SignExtended9spl-description File: /home/geek-at-work/Desktop/EE-309-Project-1/SignExtended9spl.vhd Line: 11
    Info (12023): Found entity 1: SignExtended9spl File: /home/geek-at-work/Desktop/EE-309-Project-1/SignExtended9spl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file signExtended9.vhd
    Info (12022): Found design unit 1: SignExtended9-description File: /home/geek-at-work/Desktop/EE-309-Project-1/signExtended9.vhd Line: 12
    Info (12023): Found entity 1: SignExtended9 File: /home/geek-at-work/Desktop/EE-309-Project-1/signExtended9.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file signExtended6.vhd
    Info (12022): Found design unit 1: SignExtended6-description File: /home/geek-at-work/Desktop/EE-309-Project-1/signExtended6.vhd Line: 12
    Info (12023): Found entity 1: SignExtended6 File: /home/geek-at-work/Desktop/EE-309-Project-1/signExtended6.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registerFileWrite.vhd
    Info (12022): Found design unit 1: registerFileWriteEnable-description File: /home/geek-at-work/Desktop/EE-309-Project-1/registerFileWrite.vhd Line: 12
    Info (12023): Found entity 1: registerFileWriteEnable File: /home/geek-at-work/Desktop/EE-309-Project-1/registerFileWrite.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file RegisterFileInputD3.vhd
    Info (12022): Found design unit 1: RegisterFileInputD3-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputD3.vhd Line: 15
    Info (12023): Found entity 1: RegisterFileInputD3 File: /home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputD3.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file RegisterFileInputC.vhd
    Info (12022): Found design unit 1: RegisterFileInputC-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputC.vhd Line: 15
    Info (12023): Found entity 1: RegisterFileInputC File: /home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file RegisterFileInputA.vhd
    Info (12022): Found design unit 1: RegisterFileInputA-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputA.vhd Line: 14
    Info (12023): Found entity 1: RegisterFileInputA File: /home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputA.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registerFileAccess.vhd
    Info (12022): Found design unit 1: registerFileAccess-description File: /home/geek-at-work/Desktop/EE-309-Project-1/registerFileAccess.vhd Line: 12
    Info (12023): Found entity 1: registerFileAccess File: /home/geek-at-work/Desktop/EE-309-Project-1/registerFileAccess.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Register7Input.vhd
    Info (12022): Found design unit 1: Register7Input-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/Register7Input.vhd Line: 15
    Info (12023): Found entity 1: Register7Input File: /home/geek-at-work/Desktop/EE-309-Project-1/Register7Input.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file PriorityEncoder.vhd
    Info (12022): Found design unit 1: PriorityEncoder-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/PriorityEncoder.vhd Line: 12
    Info (12023): Found entity 1: PriorityEncoder File: /home/geek-at-work/Desktop/EE-309-Project-1/PriorityEncoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file PEModifyEnable.vhd
    Info (12022): Found design unit 1: PriorityModify-description File: /home/geek-at-work/Desktop/EE-309-Project-1/PEModifyEnable.vhd Line: 15
    Info (12023): Found entity 1: PriorityModify File: /home/geek-at-work/Desktop/EE-309-Project-1/PEModifyEnable.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file PEEnable.vhd
    Info (12022): Found design unit 1: PEEnable-description File: /home/geek-at-work/Desktop/EE-309-Project-1/PEEnable.vhd Line: 11
    Info (12023): Found entity 1: PEEnable File: /home/geek-at-work/Desktop/EE-309-Project-1/PEEnable.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file PCinput.vhd
    Info (12022): Found design unit 1: PCInput-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/PCinput.vhd Line: 14
    Info (12023): Found entity 1: PCInput File: /home/geek-at-work/Desktop/EE-309-Project-1/PCinput.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file main.vhd
    Info (12022): Found design unit 1: IITB_RISC-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 9
    Info (12023): Found entity 1: IITB_RISC File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file eightBitRegister.vhd
    Info (12022): Found design unit 1: eightBitRegister-description File: /home/geek-at-work/Desktop/EE-309-Project-1/eightBitRegister.vhd Line: 14
    Info (12023): Found entity 1: eightBitRegister File: /home/geek-at-work/Desktop/EE-309-Project-1/eightBitRegister.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file oneBitRegister.vhd
    Info (12022): Found design unit 1: oneBitRegister-description File: /home/geek-at-work/Desktop/EE-309-Project-1/oneBitRegister.vhd Line: 14
    Info (12023): Found entity 1: oneBitRegister File: /home/geek-at-work/Desktop/EE-309-Project-1/oneBitRegister.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file nextState.vhd
    Info (12022): Found design unit 1: NextStateFSMLogic-behave File: /home/geek-at-work/Desktop/EE-309-Project-1/nextState.vhd Line: 15
    Info (12023): Found entity 1: NextStateFSMLogic File: /home/geek-at-work/Desktop/EE-309-Project-1/nextState.vhd Line: 4
Info (12127): Elaborating entity "IITB_RISC" for the top level hierarchy
Info (12128): Elaborating entity "NextStateFSMLogic" for hierarchy "NextStateFSMLogic:NxtState" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 335
Info (12128): Elaborating entity "fiveBitRegister" for hierarchy "fiveBitRegister:StateChange" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 336
Info (12128): Elaborating entity "ResetState" for hierarchy "ResetState:init" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 338
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:mem" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 340
Info (12128): Elaborating entity "MemoryWrite" for hierarchy "MemoryWrite:mem_write" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 341
Info (12128): Elaborating entity "MemoryAddressInput" for hierarchy "MemoryAddressInput:mem_add_mux" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 342
Info (12128): Elaborating entity "InstructionEnable" for hierarchy "InstructionEnable:get_ir_enable" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 343
Info (12128): Elaborating entity "sixteenBitRegister" for hierarchy "sixteenBitRegister:get_ir" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 344
Info (12128): Elaborating entity "oneBitRegister" for hierarchy "oneBitRegister:C" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 346
Info (12128): Elaborating entity "ALULogic" for hierarchy "ALULogic:alu" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 352
Info (12128): Elaborating entity "SignExtended6" for hierarchy "SignExtended6:SE6" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 354
Info (12128): Elaborating entity "SignExtended9" for hierarchy "SignExtended9:SE9" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 355
Info (12128): Elaborating entity "SignExtended9spl" for hierarchy "SignExtended9spl:SE9spl" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 356
Info (12128): Elaborating entity "registerFileAccess" for hierarchy "registerFileAccess:RF1" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 358
Info (12128): Elaborating entity "registerFileWriteEnable" for hierarchy "registerFileWriteEnable:RegWriteEnable" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 361
Info (12128): Elaborating entity "conditionalsixteenBitRegister" for hierarchy "conditionalsixteenBitRegister:Reg7" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 371
Info (12128): Elaborating entity "RegisterFileInputA" for hierarchy "RegisterFileInputA:RegInpA" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 373
Info (12128): Elaborating entity "RegisterFileInputC" for hierarchy "RegisterFileInputC:RegInpC" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 375
Info (12128): Elaborating entity "RegisterFileInputD3" for hierarchy "RegisterFileInputD3:RegInpD3" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 376
Info (12128): Elaborating entity "TempRegisterInputA" for hierarchy "TempRegisterInputA:TempRegA" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 378
Info (12128): Elaborating entity "TempRegisterInputB" for hierarchy "TempRegisterInputB:TempRegB" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 379
Info (12128): Elaborating entity "PCInput" for hierarchy "PCInput:PCInput1" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 382
Info (12128): Elaborating entity "Register7Input" for hierarchy "Register7Input:R7Input" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 384
Info (12128): Elaborating entity "PEEnable" for hierarchy "PEEnable:PEEnableBlock" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 392
Info (12128): Elaborating entity "PriorityEncoder" for hierarchy "PriorityEncoder:PEBlock" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 393
Info (12128): Elaborating entity "PriorityModify" for hierarchy "PriorityModify:PriorityModif" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 395
Warning (12125): Using design file conditionalEightBitRegister.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: conditionalEightBitRegister-description File: /home/geek-at-work/Desktop/EE-309-Project-1/conditionalEightBitRegister.vhd Line: 16
    Info (12023): Found entity 1: conditionalEightBitRegister File: /home/geek-at-work/Desktop/EE-309-Project-1/conditionalEightBitRegister.vhd Line: 4
Info (12128): Elaborating entity "conditionalEightBitRegister" for hierarchy "conditionalEightBitRegister:PriorityEncoderCondition" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 398
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock" File: /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd Line: 5
Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 939 megabytes
    Info: Processing ended: Sun Oct 28 20:19:51 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:35


