################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: xph2app003
#     Report Created on: Tue Jun  6 10:56:08 2017
#     Working Directory: /tp/xph2app/xph2app003/Prj_conception/Design/spy
#     Report Location  : ./spyglass-1/dft/dft_dsm_best_practice/spyglass_reports/dft_dsm/transition_coverage_audit.rpt
#     SpyGlass Version : 5.6.0
#     Policy Name      : dft_dsm(5.6.0)
#     Comment          : Generated by rule Info_transitionCoverage_audit
#
################################################################################

################################################################################
# Purpose :
#    Section 1: Provides an audit report on maximizing transition
#               fault coverage
#    Section 2: Provides an audit report to ensure that ATPG tests
#               operate as expected
################################################################################


################################################################################
# Format :
#    Section 1:
#    The first section of the report indicates the current coverage
#    for the design and the steps, in tabular format, that you need
#    to follow to improve the transition coverage. Each step has:
#        - The description of the root cause
#        - The improved fault and test coverage number, if the reported
#          issues for the step are fixed
#        - The diagnostic rules to debug the respective steps
#    
#    
#    Section 2:
#    The second section of the report covers rules that detect
#    conditions which, if not fixed, can prevent ATPG tests from
#    operating as expected.  As a result, actual coverage may be 
#    less than the result predicted by ATPG tools or tests may 
#    fail even when a chip is operating correctly.
#    
#    The rules in this section of the report are sorted by the
#    number of flip-flops affected by each rule
################################################################################
#
# Section 1:
#
   Explanation of each step in the order that they appear in the report:
       1. Non scan flip-flops    : Non scan flip-flops reduce circuit
                                   controllability and observability
                                   Use Async_07/Clock_11 to debug 
       2. Black box              : Terminals of non-scan-wrapped BB's are
                                   unobservable and uncontrollable
       3. 'no_scan' flip-flops   : 'force_no_scan' and inferred no scan flip-flops
                                   cannot be used for atspeed testing
       4. At speed domains of                                        
          scan flip-flops        : Scannable flip-flops must be clocked by 
                                   atspeed testclocks
                                   Use Atspeed_11 
       5. Use PIs and POs        : Set dsmUsePIForAtSpeed to 'on' to use
                                   primary inputs for launch
                                   Set dsmUsePOForAtSpeed to 'on' to use 
                                   primary outputs for capture
       6. Uncontrollable                                                  
          scan flip-flop d-pins  : Uncontrollable scan flip-flop data pins
                                   prevent launch of transition edges
                                   Use Atspeed_09 
       7. Clock domain crossing  : Faults near domain crossings are not detectable 
       8. 'no_atspeed' faults    : User-specified 'no_atspeed' faults are not 
                                   considered detectable
       9. Atspeed testmode value : Testmode values in atspeed mode restrict ATPG
      10. Tristate enable        : Enable pins of tristate devices are unobservable
      11. 'force_ta constraints  : forca_ta reduces testability of a design
      12. Hanging terminals      : Hanging terminals reduces controllability
      13. Feedback flip-flops    : Flip-flop q to d feedback may restrict launch 
                                   transitions
      14. False and multicycle
          paths                  : Faults on false paths and multicycle paths are 
                                   not detectable. Use parameter 'dsm_count_false_path_transition_faults' 
                                   to control their impact on transition fault and test coverage
      15. Undetected faults due to
          PG nets                : Power ground values restrict ATPG

    Transition fault and test coverage, in percentage, are reported for each top module:
    ------------------------------------------------------------------------------------

 <> For Top Module 'CORDIC_top.A'
    Atspeed launch method 'LAUNCH_ON_CAPTURE'

    Base transition fault coverage :0.0
    Base transition test  coverage :0.0

    Expected transition coverage data after each step.                                    
                                           Expected transition coverage
                                         --------------------------------
                                         Fault coverage     Test coverage     Action
    --------------------------------------------------------------------------------------
       1. Flip-flops made scannable            6.2                6.2          Clock_11 & Async_07

       2. Black-box made scanwrapped           6.2                6.2          Info_scanwrap (No action required)

       3. 'no_scan' flip-flops made scannable  6.2                6.2          Info_noScan && Info_inferredNoScan (No action required)

       4. At speed test clocks                 99.3               99.3         Atspeed_11

       5. PI and PO used for   
          launch and capture                   99.3               99.3         set usePI & usePO to 'on'  (No action required)

       6. Controllable flip-flop d-pins        99.3               99.3         Atspeed_09 (No action required)

       7. Clock domain crossing                99.3               99.3         Atspeed_06 & Diagnose_04 (No action required)

       8. 'no_atspeed' faults removed          99.3               99.3         Atspeed_06 & Diagnose_04 (No action required)

       9. Atspeed test mode                    99.3               99.3         Info_testmode && Info_untestable

       10. Tristate enables                    99.3               99.3         TA_09 (No action required)

       11. Undetected faults     
           due to 'force_ta'                   99.3               99.3         TA_09 (No action required)

       12. Hanging terminals                   100.0              100.0        TA_09

       13. Flip-flops with q to d feedback     100.0              100.0        consider redesign (No action required)

       14. False path faults                   100.0              100.0        Diagnose_03 (No action required)

       15. Undetected faults due to PG nets    100.0              100.0        Info_pwrGndSim, Info_synthRedundant & Atspeed_09

    --------------------------------------------------------------------------------------
############################################################################################
#
# Section 2:
#
 <> For Top Module 'CORDIC_top'
    Percentage of flip-flops which have at least one reason for non-robustness: 0.0% (0/144)
    Percentage of flip-flops tagged by each rule are listed below:
  ------------------------------------------------------------------------------------------
               Rule               |       Percentage       |        Ratio(tagged/total)
  ------------------------------------------------------------------------------------------
    Atspeed_03                               0.0                          0/144
    Atspeed_04                               0.0                          0/144
    Atspeed_05                               0.0                          0/144
    Atspeed_25                               0.0                          0/144

  ------------------------------------------------------------------------------------------
############################################################################################
