// Seed: 4155644929
macromodule module_0 (
    input  wor  id_0,
    output tri  id_1,
    output tri1 id_2,
    input  tri0 id_3
);
  assign id_2 = 1'b0;
  assign id_1 = id_0 - id_3;
endmodule
module module_1 (
    input supply0 id_0
    , id_33,
    output supply1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    input wire id_4,
    input wire id_5,
    output wor id_6,
    input wand id_7,
    output tri0 id_8,
    input tri1 id_9
    , id_34,
    input tri0 id_10,
    input tri id_11,
    input tri id_12
    , id_35,
    output uwire id_13,
    input uwire id_14,
    input wire id_15,
    input supply1 id_16,
    input supply1 id_17,
    input supply0 id_18,
    input wand id_19,
    output tri id_20,
    input tri1 id_21,
    input supply1 id_22,
    input tri1 id_23,
    input wire id_24,
    input wire id_25,
    input supply1 id_26,
    output tri id_27,
    output tri id_28,
    input supply0 id_29,
    output uwire id_30,
    output uwire id_31
);
  module_0(
      id_4, id_27, id_2, id_4
  );
endmodule
