{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 08:31:35 2011 " "Info: Processing started: Sat Jun 11 08:31:35 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ccpu -c exp_cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ccpu -c exp_cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[15\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[15\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[2\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[2\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[3\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[3\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[13\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[13\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[14\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[14\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[10\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[10\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[1\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[1\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[0\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[0\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[12\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[12\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[8\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[8\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[11\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[11\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[9\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[9\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[6\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[6\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[7\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[7\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[4\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[4\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "memory_unit:G_MEMORY\|data_read\[5\] " "Warning: Node \"memory_unit:G_MEMORY\|data_read\[5\]\" is a latch" {  } { { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 7 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "13 " "Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[9\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[9\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[11\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[11\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[10\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[10\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[8\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[8\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[14\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[14\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[12\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[12\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[13\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[13\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "decoder_unit:G_DECODER\|Mux~67 " "Info: Detected gated clock \"decoder_unit:G_DECODER\|Mux~67\" as buffer" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "decoder_unit:G_DECODER\|Mux~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "rtl~133 " "Info: Detected gated clock \"rtl~133\" as buffer" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "rtl~133" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "memory_unit:G_MEMORY\|R_W_Memory_proc~82 " "Info: Detected gated clock \"memory_unit:G_MEMORY\|R_W_Memory_proc~82\" as buffer" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "memory_unit:G_MEMORY\|R_W_Memory_proc~82" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|IR\[15\] " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|IR\[15\]\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 29 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|IR\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|t2 " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|t2\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 15 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|t2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instru_fetch:G_INSTRU_FETCH\|t3 " "Info: Detected ripple clock \"instru_fetch:G_INSTRU_FETCH\|t3\" as buffer" {  } { { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 15 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|t3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register instru_fetch:G_INSTRU_FETCH\|IR\[4\] register regfile:G_REGFILE\|reg:Areg04\|q_output\[10\] 18.32 MHz 54.586 ns Internal " "Info: Clock \"clk\" has Internal fmax of 18.32 MHz between source register \"instru_fetch:G_INSTRU_FETCH\|IR\[4\]\" and destination register \"regfile:G_REGFILE\|reg:Areg04\|q_output\[10\]\" (period= 54.586 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.045 ns + Longest register register " "Info: + Longest register to register delay is 27.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instru_fetch:G_INSTRU_FETCH\|IR\[4\] 1 REG LCFF_X24_Y14_N11 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y14_N11; Fanout = 30; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { instru_fetch:G_INSTRU_FETCH|IR[4] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.574 ns) + CELL(0.370 ns) 3.944 ns regfile:G_REGFILE\|reg:Areg04\|process0~44 2 COMB LCCOMB_X23_Y14_N20 18 " "Info: 2: + IC(3.574 ns) + CELL(0.370 ns) = 3.944 ns; Loc. = LCCOMB_X23_Y14_N20; Fanout = 18; COMB Node = 'regfile:G_REGFILE\|reg:Areg04\|process0~44'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "3.944 ns" { instru_fetch:G_INSTRU_FETCH|IR[4] regfile:G_REGFILE|reg:Areg04|process0~44 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.640 ns) + CELL(0.624 ns) 7.208 ns regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[1\]~2572 3 COMB LCCOMB_X23_Y14_N14 6 " "Info: 3: + IC(2.640 ns) + CELL(0.624 ns) = 7.208 ns; Loc. = LCCOMB_X23_Y14_N14; Fanout = 6; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[1\]~2572'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "3.264 ns" { regfile:G_REGFILE|reg:Areg04|process0~44 regfile:G_REGFILE|mux_4_to_1:muxA|output[1]~2572 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/vhdl/ccpu_added_r4/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.058 ns) + CELL(0.319 ns) 10.585 ns regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[1\]~2573 4 COMB LCCOMB_X21_Y17_N12 8 " "Info: 4: + IC(3.058 ns) + CELL(0.319 ns) = 10.585 ns; Loc. = LCCOMB_X21_Y17_N12; Fanout = 8; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxA\|output\[1\]~2573'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "3.377 ns" { regfile:G_REGFILE|mux_4_to_1:muxA|output[1]~2572 regfile:G_REGFILE|mux_4_to_1:muxA|output[1]~2573 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/vhdl/ccpu_added_r4/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.621 ns) 11.607 ns exe_unit:G_EXE\|add~5685 5 COMB LCCOMB_X21_Y17_N18 2 " "Info: 5: + IC(0.401 ns) + CELL(0.621 ns) = 11.607 ns; Loc. = LCCOMB_X21_Y17_N18; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5685'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.022 ns" { regfile:G_REGFILE|mux_4_to_1:muxA|output[1]~2573 exe_unit:G_EXE|add~5685 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.693 ns exe_unit:G_EXE\|add~5700 6 COMB LCCOMB_X21_Y17_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 11.693 ns; Loc. = LCCOMB_X21_Y17_N20; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5700'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.086 ns" { exe_unit:G_EXE|add~5685 exe_unit:G_EXE|add~5700 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.199 ns exe_unit:G_EXE\|add~5709 7 COMB LCCOMB_X21_Y17_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 12.199 ns; Loc. = LCCOMB_X21_Y17_N22; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5709'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.506 ns" { exe_unit:G_EXE|add~5700 exe_unit:G_EXE|add~5709 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.850 ns) + CELL(0.651 ns) 14.700 ns exe_unit:G_EXE\|add~5711 8 COMB LCCOMB_X23_Y14_N8 1 " "Info: 8: + IC(1.850 ns) + CELL(0.651 ns) = 14.700 ns; Loc. = LCCOMB_X23_Y14_N8; Fanout = 1; COMB Node = 'exe_unit:G_EXE\|add~5711'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "2.501 ns" { exe_unit:G_EXE|add~5709 exe_unit:G_EXE|add~5711 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.370 ns) 16.169 ns exe_unit:G_EXE\|add~5712 9 COMB LCCOMB_X23_Y17_N0 2 " "Info: 9: + IC(1.099 ns) + CELL(0.370 ns) = 16.169 ns; Loc. = LCCOMB_X23_Y17_N0; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5712'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.469 ns" { exe_unit:G_EXE|add~5711 exe_unit:G_EXE|add~5712 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.621 ns) 17.497 ns exe_unit:G_EXE\|add~5714 10 COMB LCCOMB_X23_Y17_N22 2 " "Info: 10: + IC(0.707 ns) + CELL(0.621 ns) = 17.497 ns; Loc. = LCCOMB_X23_Y17_N22; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5714'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.328 ns" { exe_unit:G_EXE|add~5712 exe_unit:G_EXE|add~5714 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.583 ns exe_unit:G_EXE\|add~5728 11 COMB LCCOMB_X23_Y17_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 17.583 ns; Loc. = LCCOMB_X23_Y17_N24; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5728'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.086 ns" { exe_unit:G_EXE|add~5714 exe_unit:G_EXE|add~5728 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.669 ns exe_unit:G_EXE\|add~5738 12 COMB LCCOMB_X23_Y17_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 17.669 ns; Loc. = LCCOMB_X23_Y17_N26; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5738'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.086 ns" { exe_unit:G_EXE|add~5728 exe_unit:G_EXE|add~5738 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.755 ns exe_unit:G_EXE\|add~5752 13 COMB LCCOMB_X23_Y17_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 17.755 ns; Loc. = LCCOMB_X23_Y17_N28; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5752'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.086 ns" { exe_unit:G_EXE|add~5738 exe_unit:G_EXE|add~5752 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 17.930 ns exe_unit:G_EXE\|add~5762 14 COMB LCCOMB_X23_Y17_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.175 ns) = 17.930 ns; Loc. = LCCOMB_X23_Y17_N30; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5762'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.175 ns" { exe_unit:G_EXE|add~5752 exe_unit:G_EXE|add~5762 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.016 ns exe_unit:G_EXE\|add~5776 15 COMB LCCOMB_X23_Y16_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 18.016 ns; Loc. = LCCOMB_X23_Y16_N0; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5776'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.086 ns" { exe_unit:G_EXE|add~5762 exe_unit:G_EXE|add~5776 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.102 ns exe_unit:G_EXE\|add~5786 16 COMB LCCOMB_X23_Y16_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 18.102 ns; Loc. = LCCOMB_X23_Y16_N2; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~5786'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.086 ns" { exe_unit:G_EXE|add~5776 exe_unit:G_EXE|add~5786 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.608 ns exe_unit:G_EXE\|add~5799 17 COMB LCCOMB_X23_Y16_N4 1 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 18.608 ns; Loc. = LCCOMB_X23_Y16_N4; Fanout = 1; COMB Node = 'exe_unit:G_EXE\|add~5799'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.506 ns" { exe_unit:G_EXE|add~5786 exe_unit:G_EXE|add~5799 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(0.206 ns) 20.248 ns exe_unit:G_EXE\|result\[10\]~3426 18 COMB LCCOMB_X19_Y14_N0 2 " "Info: 18: + IC(1.434 ns) + CELL(0.206 ns) = 20.248 ns; Loc. = LCCOMB_X19_Y14_N0; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|result\[10\]~3426'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.640 ns" { exe_unit:G_EXE|add~5799 exe_unit:G_EXE|result[10]~3426 } "NODE_NAME" } "" } } { "exe_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exe_unit.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.206 ns) 21.996 ns memory_unit:G_MEMORY\|DR_data_out\[10\]~1254 19 COMB LCCOMB_X20_Y13_N6 1 " "Info: 19: + IC(1.542 ns) + CELL(0.206 ns) = 21.996 ns; Loc. = LCCOMB_X20_Y13_N6; Fanout = 1; COMB Node = 'memory_unit:G_MEMORY\|DR_data_out\[10\]~1254'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.748 ns" { exe_unit:G_EXE|result[10]~3426 memory_unit:G_MEMORY|DR_data_out[10]~1254 } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.651 ns) 23.040 ns memory_unit:G_MEMORY\|DR_data_out\[10\]~1255 20 COMB LCCOMB_X20_Y13_N28 5 " "Info: 20: + IC(0.393 ns) + CELL(0.651 ns) = 23.040 ns; Loc. = LCCOMB_X20_Y13_N28; Fanout = 5; COMB Node = 'memory_unit:G_MEMORY\|DR_data_out\[10\]~1255'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.044 ns" { memory_unit:G_MEMORY|DR_data_out[10]~1254 memory_unit:G_MEMORY|DR_data_out[10]~1255 } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.545 ns) + CELL(0.460 ns) 27.045 ns regfile:G_REGFILE\|reg:Areg04\|q_output\[10\] 21 REG LCFF_X21_Y15_N1 3 " "Info: 21: + IC(3.545 ns) + CELL(0.460 ns) = 27.045 ns; Loc. = LCFF_X21_Y15_N1; Fanout = 3; REG Node = 'regfile:G_REGFILE\|reg:Areg04\|q_output\[10\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "4.005 ns" { memory_unit:G_MEMORY|DR_data_out[10]~1255 regfile:G_REGFILE|reg:Areg04|q_output[10] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/vhdl/ccpu_added_r4/reg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.802 ns ( 25.15 % ) " "Info: Total cell delay = 6.802 ns ( 25.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "20.243 ns ( 74.85 % ) " "Info: Total interconnect delay = 20.243 ns ( 74.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "27.045 ns" { instru_fetch:G_INSTRU_FETCH|IR[4] regfile:G_REGFILE|reg:Areg04|process0~44 regfile:G_REGFILE|mux_4_to_1:muxA|output[1]~2572 regfile:G_REGFILE|mux_4_to_1:muxA|output[1]~2573 exe_unit:G_EXE|add~5685 exe_unit:G_EXE|add~5700 exe_unit:G_EXE|add~5709 exe_unit:G_EXE|add~5711 exe_unit:G_EXE|add~5712 exe_unit:G_EXE|add~5714 exe_unit:G_EXE|add~5728 exe_unit:G_EXE|add~5738 exe_unit:G_EXE|add~5752 exe_unit:G_EXE|add~5762 exe_unit:G_EXE|add~5776 exe_unit:G_EXE|add~5786 exe_unit:G_EXE|add~5799 exe_unit:G_EXE|result[10]~3426 memory_unit:G_MEMORY|DR_data_out[10]~1254 memory_unit:G_MEMORY|DR_data_out[10]~1255 regfile:G_REGFILE|reg:Areg04|q_output[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "27.045 ns" { instru_fetch:G_INSTRU_FETCH|IR[4] regfile:G_REGFILE|reg:Areg04|process0~44 regfile:G_REGFILE|mux_4_to_1:muxA|output[1]~2572 regfile:G_REGFILE|mux_4_to_1:muxA|output[1]~2573 exe_unit:G_EXE|add~5685 exe_unit:G_EXE|add~5700 exe_unit:G_EXE|add~5709 exe_unit:G_EXE|add~5711 exe_unit:G_EXE|add~5712 exe_unit:G_EXE|add~5714 exe_unit:G_EXE|add~5728 exe_unit:G_EXE|add~5738 exe_unit:G_EXE|add~5752 exe_unit:G_EXE|add~5762 exe_unit:G_EXE|add~5776 exe_unit:G_EXE|add~5786 exe_unit:G_EXE|add~5799 exe_unit:G_EXE|result[10]~3426 memory_unit:G_MEMORY|DR_data_out[10]~1254 memory_unit:G_MEMORY|DR_data_out[10]~1255 regfile:G_REGFILE|reg:Areg04|q_output[10] } { 0.000ns 3.574ns 2.640ns 3.058ns 0.401ns 0.000ns 0.000ns 1.850ns 1.099ns 0.707ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.434ns 1.542ns 0.393ns 3.545ns } { 0.000ns 0.370ns 0.624ns 0.319ns 0.621ns 0.086ns 0.506ns 0.651ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns 0.651ns 0.460ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.016 ns - Smallest " "Info: - Smallest clock skew is 0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.907 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 3 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { clk } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.970 ns) 3.187 ns instru_fetch:G_INSTRU_FETCH\|t3 3 REG LCFF_X25_Y15_N5 5 " "Info: 3: + IC(1.058 ns) + CELL(0.970 ns) = 3.187 ns; Loc. = LCFF_X25_Y15_N5; Fanout = 5; REG Node = 'instru_fetch:G_INSTRU_FETCH\|t3'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "2.028 ns" { clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.982 ns) + CELL(0.000 ns) 5.169 ns instru_fetch:G_INSTRU_FETCH\|t3~clkctrl 4 COMB CLKCTRL_G10 100 " "Info: 4: + IC(1.982 ns) + CELL(0.000 ns) = 5.169 ns; Loc. = CLKCTRL_G10; Fanout = 100; COMB Node = 'instru_fetch:G_INSTRU_FETCH\|t3~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.982 ns" { instru_fetch:G_INSTRU_FETCH|t3 instru_fetch:G_INSTRU_FETCH|t3~clkctrl } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.666 ns) 6.907 ns regfile:G_REGFILE\|reg:Areg04\|q_output\[10\] 5 REG LCFF_X21_Y15_N1 3 " "Info: 5: + IC(1.072 ns) + CELL(0.666 ns) = 6.907 ns; Loc. = LCFF_X21_Y15_N1; Fanout = 3; REG Node = 'regfile:G_REGFILE\|reg:Areg04\|q_output\[10\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.738 ns" { instru_fetch:G_INSTRU_FETCH|t3~clkctrl regfile:G_REGFILE|reg:Areg04|q_output[10] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/vhdl/ccpu_added_r4/reg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.656 ns ( 38.45 % ) " "Info: Total cell delay = 2.656 ns ( 38.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.251 ns ( 61.55 % ) " "Info: Total interconnect delay = 4.251 ns ( 61.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "6.907 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 instru_fetch:G_INSTRU_FETCH|t3~clkctrl regfile:G_REGFILE|reg:Areg04|q_output[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.907 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 instru_fetch:G_INSTRU_FETCH|t3~clkctrl regfile:G_REGFILE|reg:Areg04|q_output[10] } { 0.000ns 0.000ns 0.139ns 1.058ns 1.982ns 1.072ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.891 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 3 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { clk } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.970 ns) 3.187 ns instru_fetch:G_INSTRU_FETCH\|t2 3 REG LCFF_X25_Y15_N23 3 " "Info: 3: + IC(1.058 ns) + CELL(0.970 ns) = 3.187 ns; Loc. = LCFF_X25_Y15_N23; Fanout = 3; REG Node = 'instru_fetch:G_INSTRU_FETCH\|t2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "2.028 ns" { clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.967 ns) + CELL(0.000 ns) 5.154 ns instru_fetch:G_INSTRU_FETCH\|t2~clkctrl 4 COMB CLKCTRL_G9 16 " "Info: 4: + IC(1.967 ns) + CELL(0.000 ns) = 5.154 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'instru_fetch:G_INSTRU_FETCH\|t2~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.967 ns" { instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.666 ns) 6.891 ns instru_fetch:G_INSTRU_FETCH\|IR\[4\] 5 REG LCFF_X24_Y14_N11 30 " "Info: 5: + IC(1.071 ns) + CELL(0.666 ns) = 6.891 ns; Loc. = LCFF_X24_Y14_N11; Fanout = 30; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.737 ns" { instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[4] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.656 ns ( 38.54 % ) " "Info: Total cell delay = 2.656 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.235 ns ( 61.46 % ) " "Info: Total interconnect delay = 4.235 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "6.891 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.891 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[4] } { 0.000ns 0.000ns 0.139ns 1.058ns 1.967ns 1.071ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "6.907 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 instru_fetch:G_INSTRU_FETCH|t3~clkctrl regfile:G_REGFILE|reg:Areg04|q_output[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.907 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 instru_fetch:G_INSTRU_FETCH|t3~clkctrl regfile:G_REGFILE|reg:Areg04|q_output[10] } { 0.000ns 0.000ns 0.139ns 1.058ns 1.982ns 1.072ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "6.891 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.891 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[4] } { 0.000ns 0.000ns 0.139ns 1.058ns 1.967ns 1.071ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg.vhd" "" { Text "D:/vhdl/ccpu_added_r4/reg.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 29 -1 0 } } { "reg.vhd" "" { Text "D:/vhdl/ccpu_added_r4/reg.vhd" 15 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "27.045 ns" { instru_fetch:G_INSTRU_FETCH|IR[4] regfile:G_REGFILE|reg:Areg04|process0~44 regfile:G_REGFILE|mux_4_to_1:muxA|output[1]~2572 regfile:G_REGFILE|mux_4_to_1:muxA|output[1]~2573 exe_unit:G_EXE|add~5685 exe_unit:G_EXE|add~5700 exe_unit:G_EXE|add~5709 exe_unit:G_EXE|add~5711 exe_unit:G_EXE|add~5712 exe_unit:G_EXE|add~5714 exe_unit:G_EXE|add~5728 exe_unit:G_EXE|add~5738 exe_unit:G_EXE|add~5752 exe_unit:G_EXE|add~5762 exe_unit:G_EXE|add~5776 exe_unit:G_EXE|add~5786 exe_unit:G_EXE|add~5799 exe_unit:G_EXE|result[10]~3426 memory_unit:G_MEMORY|DR_data_out[10]~1254 memory_unit:G_MEMORY|DR_data_out[10]~1255 regfile:G_REGFILE|reg:Areg04|q_output[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "27.045 ns" { instru_fetch:G_INSTRU_FETCH|IR[4] regfile:G_REGFILE|reg:Areg04|process0~44 regfile:G_REGFILE|mux_4_to_1:muxA|output[1]~2572 regfile:G_REGFILE|mux_4_to_1:muxA|output[1]~2573 exe_unit:G_EXE|add~5685 exe_unit:G_EXE|add~5700 exe_unit:G_EXE|add~5709 exe_unit:G_EXE|add~5711 exe_unit:G_EXE|add~5712 exe_unit:G_EXE|add~5714 exe_unit:G_EXE|add~5728 exe_unit:G_EXE|add~5738 exe_unit:G_EXE|add~5752 exe_unit:G_EXE|add~5762 exe_unit:G_EXE|add~5776 exe_unit:G_EXE|add~5786 exe_unit:G_EXE|add~5799 exe_unit:G_EXE|result[10]~3426 memory_unit:G_MEMORY|DR_data_out[10]~1254 memory_unit:G_MEMORY|DR_data_out[10]~1255 regfile:G_REGFILE|reg:Areg04|q_output[10] } { 0.000ns 3.574ns 2.640ns 3.058ns 0.401ns 0.000ns 0.000ns 1.850ns 1.099ns 0.707ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.434ns 1.542ns 0.393ns 3.545ns } { 0.000ns 0.370ns 0.624ns 0.319ns 0.621ns 0.086ns 0.506ns 0.651ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns 0.651ns 0.460ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "6.907 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 instru_fetch:G_INSTRU_FETCH|t3~clkctrl regfile:G_REGFILE|reg:Areg04|q_output[10] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.907 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t3 instru_fetch:G_INSTRU_FETCH|t3~clkctrl regfile:G_REGFILE|reg:Areg04|q_output[10] } { 0.000ns 0.000ns 0.139ns 1.058ns 1.982ns 1.072ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "6.891 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.891 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[4] } { 0.000ns 0.000ns 0.139ns 1.058ns 1.967ns 1.071ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "memory_unit:G_MEMORY\|data_read\[7\] OB\[7\] reset 2.957 ns register " "Info: tsu for register \"memory_unit:G_MEMORY\|data_read\[7\]\" (data pin = \"OB\[7\]\", clock pin = \"reset\") is 2.957 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.852 ns + Longest pin register " "Info: + Longest pin to register delay is 8.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OB\[7\] 1 PIN PIN_231 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_231; Fanout = 1; PIN Node = 'OB\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { OB[7] } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns OB\[7\]~8 2 COMB IOC_X7_Y27_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = IOC_X7_Y27_N2; Fanout = 1; COMB Node = 'OB\[7\]~8'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.914 ns" { OB[7] OB[7]~8 } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.314 ns) + CELL(0.624 ns) 8.852 ns memory_unit:G_MEMORY\|data_read\[7\] 3 REG LCCOMB_X21_Y15_N14 3 " "Info: 3: + IC(7.314 ns) + CELL(0.624 ns) = 8.852 ns; Loc. = LCCOMB_X21_Y15_N14; Fanout = 3; REG Node = 'memory_unit:G_MEMORY\|data_read\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "7.938 ns" { OB[7]~8 memory_unit:G_MEMORY|data_read[7] } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.538 ns ( 17.37 % ) " "Info: Total cell delay = 1.538 ns ( 17.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.314 ns ( 82.63 % ) " "Info: Total interconnect delay = 7.314 ns ( 82.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "8.852 ns" { OB[7] OB[7]~8 memory_unit:G_MEMORY|data_read[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.852 ns" { OB[7] OB[7]~8 memory_unit:G_MEMORY|data_read[7] } { 0.000ns 0.000ns 7.314ns } { 0.000ns 0.914ns 0.624ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.584 ns + " "Info: + Micro setup delay of destination is 1.584 ns" {  } { { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 7.479 ns - Shortest register " "Info: - Shortest clock path from clock \"reset\" to destination register is 7.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns reset 1 CLK PIN_94 6 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_94; Fanout = 6; CLK Node = 'reset'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { reset } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.634 ns) + CELL(0.651 ns) 3.365 ns memory_unit:G_MEMORY\|R_W_Memory_proc~82 2 COMB LCCOMB_X25_Y15_N4 1 " "Info: 2: + IC(1.634 ns) + CELL(0.651 ns) = 3.365 ns; Loc. = LCCOMB_X25_Y15_N4; Fanout = 1; COMB Node = 'memory_unit:G_MEMORY\|R_W_Memory_proc~82'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "2.285 ns" { reset memory_unit:G_MEMORY|R_W_Memory_proc~82 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.330 ns) + CELL(0.000 ns) 5.695 ns memory_unit:G_MEMORY\|R_W_Memory_proc~82clkctrl 3 COMB CLKCTRL_G8 16 " "Info: 3: + IC(2.330 ns) + CELL(0.000 ns) = 5.695 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'memory_unit:G_MEMORY\|R_W_Memory_proc~82clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "2.330 ns" { memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(0.206 ns) 7.479 ns memory_unit:G_MEMORY\|data_read\[7\] 4 REG LCCOMB_X21_Y15_N14 3 " "Info: 4: + IC(1.578 ns) + CELL(0.206 ns) = 7.479 ns; Loc. = LCCOMB_X21_Y15_N14; Fanout = 3; REG Node = 'memory_unit:G_MEMORY\|data_read\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.784 ns" { memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[7] } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.937 ns ( 25.90 % ) " "Info: Total cell delay = 1.937 ns ( 25.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.542 ns ( 74.10 % ) " "Info: Total interconnect delay = 5.542 ns ( 74.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "7.479 ns" { reset memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.479 ns" { reset reset~combout memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[7] } { 0.000ns 0.000ns 1.634ns 2.330ns 1.578ns } { 0.000ns 1.080ns 0.651ns 0.000ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "8.852 ns" { OB[7] OB[7]~8 memory_unit:G_MEMORY|data_read[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.852 ns" { OB[7] OB[7]~8 memory_unit:G_MEMORY|data_read[7] } { 0.000ns 0.000ns 7.314ns } { 0.000ns 0.914ns 0.624ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "7.479 ns" { reset memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[7] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.479 ns" { reset reset~combout memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[7] } { 0.000ns 0.000ns 1.634ns 2.330ns 1.578ns } { 0.000ns 1.080ns 0.651ns 0.000ns 0.206ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk AR\[13\] instru_fetch:G_INSTRU_FETCH\|IR\[12\] 27.498 ns register " "Info: tco from clock \"clk\" to destination pin \"AR\[13\]\" through register \"instru_fetch:G_INSTRU_FETCH\|IR\[12\]\" is 27.498 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.878 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 3 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { clk } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.970 ns) 3.187 ns instru_fetch:G_INSTRU_FETCH\|t2 3 REG LCFF_X25_Y15_N23 3 " "Info: 3: + IC(1.058 ns) + CELL(0.970 ns) = 3.187 ns; Loc. = LCFF_X25_Y15_N23; Fanout = 3; REG Node = 'instru_fetch:G_INSTRU_FETCH\|t2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "2.028 ns" { clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.967 ns) + CELL(0.000 ns) 5.154 ns instru_fetch:G_INSTRU_FETCH\|t2~clkctrl 4 COMB CLKCTRL_G9 16 " "Info: 4: + IC(1.967 ns) + CELL(0.000 ns) = 5.154 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'instru_fetch:G_INSTRU_FETCH\|t2~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.967 ns" { instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.666 ns) 6.878 ns instru_fetch:G_INSTRU_FETCH\|IR\[12\] 5 REG LCFF_X26_Y17_N31 11 " "Info: 5: + IC(1.058 ns) + CELL(0.666 ns) = 6.878 ns; Loc. = LCFF_X26_Y17_N31; Fanout = 11; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.724 ns" { instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.656 ns ( 38.62 % ) " "Info: Total cell delay = 2.656 ns ( 38.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.222 ns ( 61.38 % ) " "Info: Total interconnect delay = 4.222 ns ( 61.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "6.878 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.878 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] } { 0.000ns 0.000ns 0.139ns 1.058ns 1.967ns 1.058ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.316 ns + Longest register pin " "Info: + Longest register to pin delay is 20.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instru_fetch:G_INSTRU_FETCH\|IR\[12\] 1 REG LCFF_X26_Y17_N31 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y17_N31; Fanout = 11; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[12\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { instru_fetch:G_INSTRU_FETCH|IR[12] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.842 ns) + CELL(0.616 ns) 3.458 ns rtl~134 2 COMB LCCOMB_X26_Y16_N2 2 " "Info: 2: + IC(2.842 ns) + CELL(0.616 ns) = 3.458 ns; Loc. = LCCOMB_X26_Y16_N2; Fanout = 2; COMB Node = 'rtl~134'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "3.458 ns" { instru_fetch:G_INSTRU_FETCH|IR[12] rtl~134 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 4.050 ns decoder_unit:G_DECODER\|lj_instruct~33 3 COMB LCCOMB_X26_Y16_N24 5 " "Info: 3: + IC(0.386 ns) + CELL(0.206 ns) = 4.050 ns; Loc. = LCCOMB_X26_Y16_N24; Fanout = 5; COMB Node = 'decoder_unit:G_DECODER\|lj_instruct~33'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.592 ns" { rtl~134 decoder_unit:G_DECODER|lj_instruct~33 } "NODE_NAME" } "" } } { "decoder_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/decoder_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.647 ns) 6.209 ns decoder_unit:G_DECODER\|dw_instruct~109 4 COMB LCCOMB_X26_Y17_N24 2 " "Info: 4: + IC(1.512 ns) + CELL(0.647 ns) = 6.209 ns; Loc. = LCCOMB_X26_Y17_N24; Fanout = 2; COMB Node = 'decoder_unit:G_DECODER\|dw_instruct~109'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "2.159 ns" { decoder_unit:G_DECODER|lj_instruct~33 decoder_unit:G_DECODER|dw_instruct~109 } "NODE_NAME" } "" } } { "decoder_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/decoder_unit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.628 ns) + CELL(0.651 ns) 9.488 ns exe_unit:G_EXE\|Mem_Addr\[6\]~221 5 COMB LCCOMB_X25_Y15_N26 24 " "Info: 5: + IC(2.628 ns) + CELL(0.651 ns) = 9.488 ns; Loc. = LCCOMB_X25_Y15_N26; Fanout = 24; COMB Node = 'exe_unit:G_EXE\|Mem_Addr\[6\]~221'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "3.279 ns" { decoder_unit:G_DECODER|dw_instruct~109 exe_unit:G_EXE|Mem_Addr[6]~221 } "NODE_NAME" } "" } } { "exe_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exe_unit.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.960 ns) + CELL(0.650 ns) 13.098 ns exe_unit:G_EXE\|Mem_Addr\[13\]~248 6 COMB LCCOMB_X22_Y12_N28 1 " "Info: 6: + IC(2.960 ns) + CELL(0.650 ns) = 13.098 ns; Loc. = LCCOMB_X22_Y12_N28; Fanout = 1; COMB Node = 'exe_unit:G_EXE\|Mem_Addr\[13\]~248'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "3.610 ns" { exe_unit:G_EXE|Mem_Addr[6]~221 exe_unit:G_EXE|Mem_Addr[13]~248 } "NODE_NAME" } "" } } { "exe_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exe_unit.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.370 ns) 14.149 ns exe_unit:G_EXE\|Mem_Addr\[13\]~249 7 COMB LCCOMB_X22_Y12_N20 1 " "Info: 7: + IC(0.681 ns) + CELL(0.370 ns) = 14.149 ns; Loc. = LCCOMB_X22_Y12_N20; Fanout = 1; COMB Node = 'exe_unit:G_EXE\|Mem_Addr\[13\]~249'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.051 ns" { exe_unit:G_EXE|Mem_Addr[13]~248 exe_unit:G_EXE|Mem_Addr[13]~249 } "NODE_NAME" } "" } } { "exe_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exe_unit.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.121 ns) + CELL(3.046 ns) 20.316 ns AR\[13\] 8 PIN PIN_18 0 " "Info: 8: + IC(3.121 ns) + CELL(3.046 ns) = 20.316 ns; Loc. = PIN_18; Fanout = 0; PIN Node = 'AR\[13\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "6.167 ns" { exe_unit:G_EXE|Mem_Addr[13]~249 AR[13] } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.186 ns ( 30.45 % ) " "Info: Total cell delay = 6.186 ns ( 30.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.130 ns ( 69.55 % ) " "Info: Total interconnect delay = 14.130 ns ( 69.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "20.316 ns" { instru_fetch:G_INSTRU_FETCH|IR[12] rtl~134 decoder_unit:G_DECODER|lj_instruct~33 decoder_unit:G_DECODER|dw_instruct~109 exe_unit:G_EXE|Mem_Addr[6]~221 exe_unit:G_EXE|Mem_Addr[13]~248 exe_unit:G_EXE|Mem_Addr[13]~249 AR[13] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "20.316 ns" { instru_fetch:G_INSTRU_FETCH|IR[12] rtl~134 decoder_unit:G_DECODER|lj_instruct~33 decoder_unit:G_DECODER|dw_instruct~109 exe_unit:G_EXE|Mem_Addr[6]~221 exe_unit:G_EXE|Mem_Addr[13]~248 exe_unit:G_EXE|Mem_Addr[13]~249 AR[13] } { 0.000ns 2.842ns 0.386ns 1.512ns 2.628ns 2.960ns 0.681ns 3.121ns } { 0.000ns 0.616ns 0.206ns 0.647ns 0.651ns 0.650ns 0.370ns 3.046ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "6.878 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.878 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[12] } { 0.000ns 0.000ns 0.139ns 1.058ns 1.967ns 1.058ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "20.316 ns" { instru_fetch:G_INSTRU_FETCH|IR[12] rtl~134 decoder_unit:G_DECODER|lj_instruct~33 decoder_unit:G_DECODER|dw_instruct~109 exe_unit:G_EXE|Mem_Addr[6]~221 exe_unit:G_EXE|Mem_Addr[13]~248 exe_unit:G_EXE|Mem_Addr[13]~249 AR[13] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "20.316 ns" { instru_fetch:G_INSTRU_FETCH|IR[12] rtl~134 decoder_unit:G_DECODER|lj_instruct~33 decoder_unit:G_DECODER|dw_instruct~109 exe_unit:G_EXE|Mem_Addr[6]~221 exe_unit:G_EXE|Mem_Addr[13]~248 exe_unit:G_EXE|Mem_Addr[13]~249 AR[13] } { 0.000ns 2.842ns 0.386ns 1.512ns 2.628ns 2.960ns 0.681ns 3.121ns } { 0.000ns 0.616ns 0.206ns 0.647ns 0.651ns 0.650ns 0.370ns 3.046ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reg_sel\[3\] reg_content\[13\] 24.218 ns Longest " "Info: Longest tpd from source pin \"reg_sel\[3\]\" to destination pin \"reg_content\[13\]\" is 24.218 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns reg_sel\[3\] 1 PIN PIN_117 26 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_117; Fanout = 26; PIN Node = 'reg_sel\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { reg_sel[3] } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.837 ns) + CELL(0.202 ns) 8.893 ns Mux~3185 2 COMB LCCOMB_X27_Y14_N18 8 " "Info: 2: + IC(7.837 ns) + CELL(0.202 ns) = 8.893 ns; Loc. = LCCOMB_X27_Y14_N18; Fanout = 8; COMB Node = 'Mux~3185'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "8.039 ns" { reg_sel[3] Mux~3185 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(0.206 ns) 11.214 ns Mux~3191 3 COMB LCCOMB_X21_Y12_N26 6 " "Info: 3: + IC(2.115 ns) + CELL(0.206 ns) = 11.214 ns; Loc. = LCCOMB_X21_Y12_N26; Fanout = 6; COMB Node = 'Mux~3191'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "2.321 ns" { Mux~3185 Mux~3191 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.589 ns) 13.359 ns Mux~3286 4 COMB LCCOMB_X25_Y14_N14 1 " "Info: 4: + IC(1.556 ns) + CELL(0.589 ns) = 13.359 ns; Loc. = LCCOMB_X25_Y14_N14; Fanout = 1; COMB Node = 'Mux~3286'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "2.145 ns" { Mux~3191 Mux~3286 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.651 ns) 15.721 ns Mux~3287 5 COMB LCCOMB_X24_Y13_N18 1 " "Info: 5: + IC(1.711 ns) + CELL(0.651 ns) = 15.721 ns; Loc. = LCCOMB_X24_Y13_N18; Fanout = 1; COMB Node = 'Mux~3287'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "2.362 ns" { Mux~3286 Mux~3287 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.624 ns) 16.701 ns Mux~3288 6 COMB LCCOMB_X24_Y13_N20 1 " "Info: 6: + IC(0.356 ns) + CELL(0.624 ns) = 16.701 ns; Loc. = LCCOMB_X24_Y13_N20; Fanout = 1; COMB Node = 'Mux~3288'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.980 ns" { Mux~3287 Mux~3288 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(3.236 ns) 24.218 ns reg_content\[13\] 7 PIN PIN_64 0 " "Info: 7: + IC(4.281 ns) + CELL(3.236 ns) = 24.218 ns; Loc. = PIN_64; Fanout = 0; PIN Node = 'reg_content\[13\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "7.517 ns" { Mux~3288 reg_content[13] } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.362 ns ( 26.27 % ) " "Info: Total cell delay = 6.362 ns ( 26.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.856 ns ( 73.73 % ) " "Info: Total interconnect delay = 17.856 ns ( 73.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "24.218 ns" { reg_sel[3] Mux~3185 Mux~3191 Mux~3286 Mux~3287 Mux~3288 reg_content[13] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "24.218 ns" { reg_sel[3] reg_sel[3]~combout Mux~3185 Mux~3191 Mux~3286 Mux~3287 Mux~3288 reg_content[13] } { 0.000ns 0.000ns 7.837ns 2.115ns 1.556ns 1.711ns 0.356ns 4.281ns } { 0.000ns 0.854ns 0.202ns 0.206ns 0.589ns 0.651ns 0.624ns 3.236ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "memory_unit:G_MEMORY\|data_read\[15\] OB\[15\] clk 6.254 ns register " "Info: th for register \"memory_unit:G_MEMORY\|data_read\[15\]\" (data pin = \"OB\[15\]\", clock pin = \"clk\") is 6.254 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.578 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 14.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_95 3 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_95; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { clk } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.159 ns clk~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.159 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.970 ns) 3.187 ns instru_fetch:G_INSTRU_FETCH\|t2 3 REG LCFF_X25_Y15_N23 3 " "Info: 3: + IC(1.058 ns) + CELL(0.970 ns) = 3.187 ns; Loc. = LCFF_X25_Y15_N23; Fanout = 3; REG Node = 'instru_fetch:G_INSTRU_FETCH\|t2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "2.028 ns" { clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.967 ns) + CELL(0.000 ns) 5.154 ns instru_fetch:G_INSTRU_FETCH\|t2~clkctrl 4 COMB CLKCTRL_G9 16 " "Info: 4: + IC(1.967 ns) + CELL(0.000 ns) = 5.154 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'instru_fetch:G_INSTRU_FETCH\|t2~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.967 ns" { instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.970 ns) 7.188 ns instru_fetch:G_INSTRU_FETCH\|IR\[11\] 5 REG LCFF_X25_Y17_N17 10 " "Info: 5: + IC(1.064 ns) + CELL(0.970 ns) = 7.188 ns; Loc. = LCFF_X25_Y17_N17; Fanout = 10; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[11\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "2.034 ns" { instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[11] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/vhdl/ccpu_added_r4/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.366 ns) 8.728 ns decoder_unit:G_DECODER\|Mux~67 6 COMB LCCOMB_X26_Y16_N16 5 " "Info: 6: + IC(1.174 ns) + CELL(0.366 ns) = 8.728 ns; Loc. = LCCOMB_X26_Y16_N16; Fanout = 5; COMB Node = 'decoder_unit:G_DECODER\|Mux~67'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.540 ns" { instru_fetch:G_INSTRU_FETCH|IR[11] decoder_unit:G_DECODER|Mux~67 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.624 ns) 10.439 ns memory_unit:G_MEMORY\|R_W_Memory_proc~82 7 COMB LCCOMB_X25_Y15_N4 1 " "Info: 7: + IC(1.087 ns) + CELL(0.624 ns) = 10.439 ns; Loc. = LCCOMB_X25_Y15_N4; Fanout = 1; COMB Node = 'memory_unit:G_MEMORY\|R_W_Memory_proc~82'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.711 ns" { decoder_unit:G_DECODER|Mux~67 memory_unit:G_MEMORY|R_W_Memory_proc~82 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.330 ns) + CELL(0.000 ns) 12.769 ns memory_unit:G_MEMORY\|R_W_Memory_proc~82clkctrl 8 COMB CLKCTRL_G8 16 " "Info: 8: + IC(2.330 ns) + CELL(0.000 ns) = 12.769 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'memory_unit:G_MEMORY\|R_W_Memory_proc~82clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "2.330 ns" { memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.603 ns) + CELL(0.206 ns) 14.578 ns memory_unit:G_MEMORY\|data_read\[15\] 9 REG LCCOMB_X25_Y17_N24 3 " "Info: 9: + IC(1.603 ns) + CELL(0.206 ns) = 14.578 ns; Loc. = LCCOMB_X25_Y17_N24; Fanout = 3; REG Node = 'memory_unit:G_MEMORY\|data_read\[15\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "1.809 ns" { memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[15] } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.156 ns ( 28.51 % ) " "Info: Total cell delay = 4.156 ns ( 28.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.422 ns ( 71.49 % ) " "Info: Total interconnect delay = 10.422 ns ( 71.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "14.578 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[11] decoder_unit:G_DECODER|Mux~67 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[15] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "14.578 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[11] decoder_unit:G_DECODER|Mux~67 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[15] } { 0.000ns 0.000ns 0.139ns 1.058ns 1.967ns 1.064ns 1.174ns 1.087ns 2.330ns 1.603ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.970ns 0.366ns 0.624ns 0.000ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.324 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OB\[15\] 1 PIN PIN_214 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_214; Fanout = 1; PIN Node = 'OB\[15\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "" { OB[15] } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns OB\[15\]~0 2 COMB IOC_X22_Y27_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = IOC_X22_Y27_N0; Fanout = 1; COMB Node = 'OB\[15\]~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "0.854 ns" { OB[15] OB[15]~0 } "NODE_NAME" } "" } } { "exp_cpu.vhd" "" { Text "D:/vhdl/ccpu_added_r4/exp_cpu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.846 ns) + CELL(0.624 ns) 8.324 ns memory_unit:G_MEMORY\|data_read\[15\] 3 REG LCCOMB_X25_Y17_N24 3 " "Info: 3: + IC(6.846 ns) + CELL(0.624 ns) = 8.324 ns; Loc. = LCCOMB_X25_Y17_N24; Fanout = 3; REG Node = 'memory_unit:G_MEMORY\|data_read\[15\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "7.470 ns" { OB[15]~0 memory_unit:G_MEMORY|data_read[15] } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/vhdl/ccpu_added_r4/memory_unit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.478 ns ( 17.76 % ) " "Info: Total cell delay = 1.478 ns ( 17.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.846 ns ( 82.24 % ) " "Info: Total interconnect delay = 6.846 ns ( 82.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "8.324 ns" { OB[15] OB[15]~0 memory_unit:G_MEMORY|data_read[15] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.324 ns" { OB[15] OB[15]~0 memory_unit:G_MEMORY|data_read[15] } { 0.000ns 0.000ns 6.846ns } { 0.000ns 0.854ns 0.624ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "14.578 ns" { clk clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[11] decoder_unit:G_DECODER|Mux~67 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[15] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "14.578 ns" { clk clk~combout clk~clkctrl instru_fetch:G_INSTRU_FETCH|t2 instru_fetch:G_INSTRU_FETCH|t2~clkctrl instru_fetch:G_INSTRU_FETCH|IR[11] decoder_unit:G_DECODER|Mux~67 memory_unit:G_MEMORY|R_W_Memory_proc~82 memory_unit:G_MEMORY|R_W_Memory_proc~82clkctrl memory_unit:G_MEMORY|data_read[15] } { 0.000ns 0.000ns 0.139ns 1.058ns 1.967ns 1.064ns 1.174ns 1.087ns 2.330ns 1.603ns } { 0.000ns 1.020ns 0.000ns 0.970ns 0.000ns 0.970ns 0.366ns 0.624ns 0.000ns 0.206ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/vhdl/ccpu_added_r4/db/ccpu.quartus_db" { Floorplan "D:/vhdl/ccpu_added_r4/" "" "8.324 ns" { OB[15] OB[15]~0 memory_unit:G_MEMORY|data_read[15] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.324 ns" { OB[15] OB[15]~0 memory_unit:G_MEMORY|data_read[15] } { 0.000ns 0.000ns 6.846ns } { 0.000ns 0.854ns 0.624ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 08:31:36 2011 " "Info: Processing ended: Sat Jun 11 08:31:36 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
