<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='32' type='const llvm::GCNSubtarget *'/>
<offset>1222656</offset>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='76' u='w' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='114' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='128' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='381' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='399' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='407' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='410' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='416' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='419' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='422' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='425' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='436' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='440' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='445' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='467' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='485' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='636' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='658' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='726' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='836' u='r' c='_ZNK4llvm16SITargetLowering12getSubtargetEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='849' u='r' c='_ZNK4llvm16SITargetLowering15isFPExtFoldableERKNS_12SelectionDAGEjNS_3EVTES4_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='850' u='r' c='_ZNK4llvm16SITargetLowering15isFPExtFoldableERKNS_12SelectionDAGEjNS_3EVTES4_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='873' u='r' c='_ZNK4llvm16SITargetLowering29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='879' u='r' c='_ZNK4llvm16SITargetLowering29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='901' u='r' c='_ZNK4llvm16SITargetLowering29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='926' u='r' c='_ZNK4llvm16SITargetLowering36getVectorTypeBreakdownForCallingConvERNS_11LLVMContextEjNS_3EVTERS3_RjRNS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='940' u='r' c='_ZNK4llvm16SITargetLowering36getVectorTypeBreakdownForCallingConvERNS_11LLVMContextEjNS_3EVTERS3_RjRNS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1206' u='r' c='_ZNK4llvm16SITargetLowering25isLegalFlatAddressingModeERKNS_18TargetLoweringBase8AddrModeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1213' u='r' c='_ZNK4llvm16SITargetLowering25isLegalFlatAddressingModeERKNS_18TargetLoweringBase8AddrModeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1219' u='r' c='_ZNK4llvm16SITargetLowering27isLegalGlobalAddressingModeERKNS_18TargetLoweringBase8AddrModeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1221' u='r' c='_ZNK4llvm16SITargetLowering27isLegalGlobalAddressingModeERKNS_18TargetLoweringBase8AddrModeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1225' u='r' c='_ZNK4llvm16SITargetLowering27isLegalGlobalAddressingModeERKNS_18TargetLoweringBase8AddrModeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1225' u='r' c='_ZNK4llvm16SITargetLowering27isLegalGlobalAddressingModeERKNS_18TargetLoweringBase8AddrModeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1302' u='r' c='_ZNK4llvm16SITargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1306' u='r' c='_ZNK4llvm16SITargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1311' u='r' c='_ZNK4llvm16SITargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1381' u='r' c='_ZNK4llvm16SITargetLowering34allowsMisalignedMemoryAccessesImplEjjNS_5AlignENS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1382' u='r' c='_ZNK4llvm16SITargetLowering34allowsMisalignedMemoryAccessesImplEjjNS_5AlignENS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1424' u='r' c='_ZNK4llvm16SITargetLowering34allowsMisalignedMemoryAccessesImplEjjNS_5AlignENS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1425' u='r' c='_ZNK4llvm16SITargetLowering34allowsMisalignedMemoryAccessesImplEjjNS_5AlignENS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1432' u='r' c='_ZNK4llvm16SITargetLowering34allowsMisalignedMemoryAccessesImplEjjNS_5AlignENS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1440' u='r' c='_ZNK4llvm16SITargetLowering34allowsMisalignedMemoryAccessesImplEjjNS_5AlignENS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1551' u='r' c='_ZNK4llvm16SITargetLowering20isTypeDesirableForOpEjNS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2162' u='r' c='_ZNK4llvm16SITargetLowering20insertCopiesSplitCSREPNS_17MachineBasicBlockERKNS_15SmallVectorImplIS2_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2199' u='r' c='_ZNK4llvm16SITargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2248' u='r' c='_ZNK4llvm16SITargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2332' u='r' c='_ZNK4llvm16SITargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2528' u='r' c='_ZNK4llvm16SITargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2627' u='r' c='_ZNK4llvm16SITargetLowering17passSpecialInputsERNS_14TargetLowering16CallLoweringInfoERNS_7CCStateERKNS_21SIMachineFunctionInfoERNS_15SmallVectorImplI3438745'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2975' u='r' c='_ZNK4llvm16SITargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3040' u='r' c='_ZNK4llvm16SITargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3060' u='r' c='_ZNK4llvm16SITargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3158' u='r' c='_ZNK4llvm16SITargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3277' u='r' c='_ZNK4llvm16SITargetLowering17getRegisterByNameEPKcNS_3LLTERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3278' u='r' c='_ZNK4llvm16SITargetLowering17getRegisterByNameEPKcNS_3LLTERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4267' u='r' c='_ZNK4llvm16SITargetLowering25getPreferredShiftAmountTyENS_3LLTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4294' u='r' c='_ZNK4llvm16SITargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4295' u='r' c='_ZNK4llvm16SITargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4301' u='r' c='_ZNK4llvm16SITargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4301' u='r' c='_ZNK4llvm16SITargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4304' u='r' c='_ZNK4llvm16SITargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4304' u='r' c='_ZNK4llvm16SITargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4309' u='r' c='_ZNK4llvm16SITargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4323' u='r' c='_ZNK4llvm16SITargetLowering11isFMADLegalERKNS_12SelectionDAGEPKNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4326' u='r' c='_ZNK4llvm16SITargetLowering11isFMADLegalERKNS_12SelectionDAGEPKNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4537' u='r' c='_ZNK4llvm16SITargetLowering19adjustLoadValueTypeEjPNS_9MemSDNodeERNS_12SelectionDAGENS_8ArrayRefINS_7SDValueEEEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5098' u='r' c='_ZNK4llvm16SITargetLowering9lowerTRAPENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5099' u='r' c='_ZNK4llvm16SITargetLowering9lowerTRAPENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5125' u='r' c='_ZNK4llvm16SITargetLowering14lowerDEBUGTRAPENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5126' u='r' c='_ZNK4llvm16SITargetLowering14lowerDEBUGTRAPENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5146' u='r' c='_ZNK4llvm16SITargetLowering18getSegmentApertureEjRKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5881' u='r' c='_ZNK4llvm16SITargetLowering10lowerImageENS_7SDValueEPKNS_6AMDGPU21ImageDimIntrinsicInfoERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5927' u='r' c='_ZNK4llvm16SITargetLowering10lowerImageENS_7SDValueEPKNS_6AMDGPU21ImageDimIntrinsicInfoERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5940' u='r' c='_ZNK4llvm16SITargetLowering10lowerImageENS_7SDValueEPKNS_6AMDGPU21ImageDimIntrinsicInfoERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5954' u='r' c='_ZNK4llvm16SITargetLowering10lowerImageENS_7SDValueEPKNS_6AMDGPU21ImageDimIntrinsicInfoERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5955' u='r' c='_ZNK4llvm16SITargetLowering10lowerImageENS_7SDValueEPKNS_6AMDGPU21ImageDimIntrinsicInfoERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6178' u='r' c='_ZNK4llvm16SITargetLowering10lowerImageENS_7SDValueEPKNS_6AMDGPU21ImageDimIntrinsicInfoERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6200' u='r' c='_ZNK4llvm16SITargetLowering10lowerImageENS_7SDValueEPKNS_6AMDGPU21ImageDimIntrinsicInfoERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6310' u='r' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6345' u='r' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6349' u='r' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6353' u='r' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6367' u='r' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6374' u='r' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6381' u='r' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6388' u='r' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6395' u='r' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6402' u='r' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6409' u='r' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6415' u='r' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6421' u='r' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6451' u='r' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6474' u='r' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6728' u='r' c='_ZNK4llvm16SITargetLowering22LowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6751' u='r' c='_ZNK4llvm16SITargetLowering22LowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7301' u='r' c='_ZNK4llvm16SITargetLowering19getMemIntrinsicNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEENS_3EVTEPNS_17MachineMemOperandERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7334' u='r' c='_ZNK4llvm16SITargetLowering14handleD16VDataENS_7SDValueERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7348' u='r' c='_ZNK4llvm16SITargetLowering14handleD16VDataENS_7SDValueERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7735' u='r' c='_ZNK4llvm16SITargetLowering16setBufferOffsetsENS_7SDValueERNS_12SelectionDAGEPS1_NS_5AlignE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7749' u='r' c='_ZNK4llvm16SITargetLowering16setBufferOffsetsENS_7SDValueERNS_12SelectionDAGEPS1_NS_5AlignE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7943' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7954' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7976' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7995' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8005' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8020' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8029' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8030' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8044' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8322' u='r' c='_ZNK4llvm16SITargetLowering11LowerFDIV32ENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8324' u='r' c='_ZNK4llvm16SITargetLowering11LowerFDIV32ENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8365' u='r' c='_ZNK4llvm16SITargetLowering11LowerFDIV32ENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8367' u='r' c='_ZNK4llvm16SITargetLowering11LowerFDIV32ENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8427' u='r' c='_ZNK4llvm16SITargetLowering11LowerFDIV64ENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8490' u='r' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8501' u='r' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8511' u='r' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8520' u='r' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8529' u='r' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8537' u='r' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8538' u='r' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8552' u='r' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8583' u='r' c='_ZNK4llvm16SITargetLowering9LowerTrigENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9268' u='r' c='_ZNK4llvm16SITargetLowering24performZeroExtendCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9444' u='r' c='_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9691' u='r' c='_ZNK4llvm16SITargetLowering24performIntMed3ImmCombineERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueES6_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9750' u='r' c='_ZNK4llvm16SITargetLowering23performFPMed3ImmCombineERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueES6_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9788' u='r' c='_ZNK4llvm16SITargetLowering20performMinMaxCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9832' u='r' c='_ZNK4llvm16SITargetLowering20performMinMaxCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9833' u='r' c='_ZNK4llvm16SITargetLowering20performMinMaxCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10178' u='r' c='_ZNK4llvm16SITargetLowering17performAddCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10411' u='r' c='_ZNK4llvm16SITargetLowering17performFMACombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10544' u='r' c='_ZNK4llvm16SITargetLowering19performSetCCCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11087' u='r' c='_ZNK4llvm16SITargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11267' u='r' c='_ZNK4llvm16SITargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11372' u='r' c='_ZNK4llvm16SITargetLowering21getAsmOperandConstValENS_7SDValueERm'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11438' u='r' c='_ZNK4llvm16SITargetLowering22checkAsmConstraintValAENS_7SDValueEmj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11454' u='r' c='_ZNK4llvm16SITargetLowering16finalizeLoweringERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11666' u='r' c='_ZNK4llvm16SITargetLowering26isSDNodeSourceOfDivergenceEPKNS_6SDNodeEPNS_20FunctionLoweringInfoEPNS_24LegacyDivergenceAnalysisE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11754' u='r' c='_ZNK4llvm16SITargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11764' u='r' c='_ZNK4llvm16SITargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11777' u='r' c='_ZNK4llvm16SITargetLowering14getRegClassForENS_3MVTEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11779' u='r' c='_ZNK4llvm16SITargetLowering14getRegClassForENS_3MVTEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11850' u='r' c='_ZNK4llvm16SITargetLowering23requiresUniformRegisterERNS_15MachineFunctionEPKNS_5ValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11852' u='r' c='_ZNK4llvm16SITargetLowering23requiresUniformRegisterERNS_15MachineFunctionEPKNS_5ValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11872' u='r' c='_ZNK4llvm16SITargetLowering23requiresUniformRegisterERNS_15MachineFunctionEPKNS_5ValueE'/>
