[
{"bit_blasted_port_style":"%s_%d",
"boundary_optimize_invert_hier_pins":"false",
"boundary_optimize_invert_hier_pins_renaming_extension":"_BAR",
"delete_unloaded_insts":"true",
"delete_unloaded_seqs":"true",
"driver_for_unloaded_hier_pins":"Z",
"has_resized_timing_model":"false",
"hdl_array_naming_style":"%s[%d]",
"hdl_create_label_for_unlabeled_generate":"true",
"hdl_cse_for_registers":"false",
"hdl_flatten_complex_port":"false",
"hdl_generate_index_style":"%s[%d]",
"hdl_generate_separator":".",
"hdl_instance_array_naming_style":"%s[%d]",
"hdl_interface_separator":"_",
"hdl_keep_first_module_definition":"false",
"hdl_latch_keep_feedback":"false",
"hdl_max_loop_limit":"1024",
"hdl_parameter_naming_style":"_%s%d",
"hdl_preserve_unused_flop":"false",
"hdl_preserve_unused_latch":"false",
"hdl_record_naming_style":"%s[%s]",
"hdl_reg_naming_style":"%s_reg%s",
"init_hdl_search_path":".",
"hdl_unconnected_input_port_value":"none",
"hdl_undriven_output_port_value":"none",
"hdl_undriven_signal_value":"none",
"hdl_use_block_prefix":"true",
"hdl_use_current_dir_before_hdl_search_path":"false",
"hdl_use_for_generate_prefix":"true",
"hdl_use_if_generate_prefix":"true",
"hdl_vhdl_preferred_architecture":"",
"incr_retime":"false",
"lbr_seq_in_out_phase_opto":"false",
"lef_library":"/home/Team14/cds_digital/ALU_Project/ScanChain/gsclib045_tech.lef",
"lib_search_path":". /home/eda/cadence/lnx/GENUS/GENUS161/icd/rc/genus16/stream/GENUS16.10/install/GENUS16.10/16.13-s036_1/tools.lnx86/lib/tech",
"lp_clock_gating_auto_control":"none",
"lp_insert_clock_gating":"true",
"multibit_prefix_string":"CDN_MBIT_",
"multibit_seqs_name_concat_string":"_MB_",
"optimize_seq_x_to":"0",
"program_version":"16.13-s036_1",
"ungroup_separator":"_",
"wlec_add_golden_driver_info":"true",
"wlec_add_noblack_box_retime_subdesign":"true",
"wlec_analyze_abort":"false",
"wlec_analyze_module_partial_sum":"false",
"wlec_analyze_setup":"false",
"wlec_cg_declone_hier_compare":"true",
"wlec_cut_point":"none",
"wlec_env_var":"",
"wlec_flat_r2n":"false",
"wlec_g1_has_iso_inserted":"false",
"wlec_hier_comp_threshold":"50",
"wlec_keep_top_level_constraints":"false",
"wlec_lib_statetable":"true",
"wlec_ncprotect_keydb":"true",
"wlec_one_hot_mux":"false",
"wlec_pre_compare":"",
"wlec_pre_design_read":"",
"wlec_pre_exit":"",
"wlec_pre_read":"",
"wlec_retime_module_uniquify":"true",
"wlec_rtl_top":"",
"wlec_set_cdn_synth_root":"false",
"wlec_sim_lib":"",
"wlec_uniquify":"true",
"wlec_use_constant_function_timing_model":"true",
"wlec_use_cpf_for_library":"true",
"wlec_use_extconst":"false",
"wlec_use_io_pad":"true",
"wlec_use_lec_model":"true",
"wlec_write_cpf_lp_ec_flow":"true",
"write_vlog_bit_blast_mapped_ports":"false",
"write_vlog_convert_onebit_vector_to_scalar":"false",
"hdl_convert_onebit_vector_to_scalar":"false",
"write_vlog_no_negative_index":"false",
"wlec_auto_analyze":"true",
"wlec_checkpoint":"",
"wlec_compare_threads":"0",
"wlec_ignore_ovf":"false",
"wlec_parallel_threads":"4",
"use_abstract_models":"false",
"wlec_stop_after_syn_eqn_mismatch":"false",
"object":"/",
"type":"root"},

{"commit_cpf_done":"false",
"dft_test_signals_snapshot":"scan_enable reset ",
"hdl_user_name":"TOP",
"is_retimed":"false",
"lp_clock_gating_style":"latch",
"pi_commit_done":"false",
"state":"mapped",
"obsolete_state":"mapped",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/TOP",
"type":"design"},

{"logical_hier":"true",
"instances":"/designs/TOP/instances_hier/alu_inst",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/TOP/subdesigns/ALU",
"type":"subdesign"},

{"logical_hier":"true",
"instances":"/designs/TOP/instances_hier/shifter_inst",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/TOP/subdesigns/SHIFTER",
"type":"subdesign"},

{"checkpoint_equation":"wire [5:0] tmp;assign tmp =  + $signed({1'b0,in_0}) + $signed({1'b0,in_1}) + 5'sb10001;assign out_0 = tmp[5];",
"logical_hier":"false",
"instances":"/designs/TOP/instances_hier/alu_inst/instances_hier/csa_tree_gte_45_15_groupi",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/TOP/subdesigns/csa_tree_gte_45_15_group_24",
"type":"subdesign"},

{"checkpoint_equation":"wire [5:0] tmp;assign tmp =  + $signed({1'b0,in_0}) + $signed({1'b0,in_1}) + 6'sb110000;assign out_0 = tmp[5];",
"logical_hier":"false",
"instances":"/designs/TOP/instances_hier/alu_inst/instances_hier/csa_tree_gte_63_16_groupi",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/TOP/subdesigns/csa_tree_gte_63_16_group_26",
"type":"subdesign"},

{"boundary_change":"constant 0 propagated",
"object":"/designs/TOP/instances_hier/alu_inst/instances_hier/csa_tree_gte_45_15_groupi/pins_in/in_0[4]",
"type":"pin"},

{"boundary_change":"constant 0 propagated",
"object":"/designs/TOP/instances_hier/alu_inst/instances_hier/csa_tree_gte_45_15_groupi/pins_in/in_1[4]",
"type":"pin"},

{"boundary_change":"constant 0 propagated",
"object":"/designs/TOP/instances_hier/alu_inst/instances_hier/csa_tree_gte_63_16_groupi/pins_in/in_0[4]",
"type":"pin"},

{"boundary_change":"constant 0 propagated",
"object":"/designs/TOP/instances_hier/alu_inst/instances_hier/csa_tree_gte_63_16_groupi/pins_in/in_1[4]",
"type":"pin"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/TOP/instances_hier/alu_inst/instances_seq/F_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/TOP/instances_hier/alu_inst/instances_seq/F_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/TOP/instances_hier/alu_inst/instances_seq/F_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/TOP/instances_hier/alu_inst/instances_seq/Cout_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/TOP/instances_hier/alu_inst/instances_seq/F_reg[0]",
"type":"instance"},

{"index": "2", 
 "date": "Thu Jun 15 12:28:26 +0600 2023",
 "seconds": 1686810506.395165,
 "netlist": "TOP_netlist.v", 
 "design_name": "TOP", 
 "synth_workdir": "/home/Team14/cds_digital/ALU_Project/ScanChain", 
 "synthesis_command":"namespace",
 "current_label": "TOP_netlistv", 
 "previous_label": "fv_map", 
 "command_stack": ["source", "uplevel", "write_do_lec", "namespace", "write_lec", "eval", "::conformal::conformal_core", "write_impl_info", "write_implementation_information", "info", "slbevdhdhyikzwng"],
 "do_read_design_both": "{set env(RC_VERSION)     \"16.13-s036_1\"} {set env(CDN_SYNTH_ROOT) \"/home/eda/cadence/lnx/GENUS/GENUS161/icd/rc/genus16/stream/GENUS16.10/install/GENUS16.10/16.13-s036_1/tools.lnx86\"} {set CDN_SYNTH_ROOT      \"/home/eda/cadence/lnx/GENUS/GENUS161/icd/rc/genus16/stream/GENUS16.10/install/GENUS16.10/16.13-s036_1/tools.lnx86\"} {set env(CW_DIR) \"/home/eda/cadence/lnx/GENUS/GENUS161/icd/rc/genus16/stream/GENUS16.10/install/GENUS16.10/16.13-s036_1/tools.lnx86/lib/chipware\"} {set CW_DIR      \"/home/eda/cadence/lnx/GENUS/GENUS161/icd/rc/genus16/stream/GENUS16.10/install/GENUS16.10/16.13-s036_1/tools.lnx86/lib/chipware\"} {# default is to error out when module definitions are missing} {set_undefined_cell black_box -noascend -both} {add_search_path -library . /home/eda/cadence/lnx/GENUS/GENUS161/icd/rc/genus16/stream/GENUS16.10/install/GENUS16.10/16.13-s036_1/tools.lnx86/lib/tech} {read_library -statetable -liberty -both /home/Team14/cds_digital/ALU_Project/ScanChain/fast_vdd1v0_basicCells.lib}", 
 "do_read_design_golden": "{set_naming_style rc} {set_naming_rule \"%s\\[%d\\]\" -instance_array} {set_naming_rule \"%s_reg\" -register -golden} {set_naming_rule \"%L.%s\" \"%L\\[%d\\].%s\" \"%s\" -instance} {set_naming_rule \"%L.%s\" \"%L\\[%d\\].%s\" \"%s\" -variable} {set_undriven_signal Z -golden} {set_hdl_options -VERILOG_INCLUDE_DIR \"incdir:sep:src:cwd\"} {add_search_path -design .} {read_design -enumconstraint  -define SYNTHESIS  -merge bbox -golden -lastmod -noelab -systemverilog SHIFTER.v ALU.v TOP.v} {elaborate_design -golden -root TOP -rootonly }", 
 "do_read_design_revised": "{read_design -verilog95  -revised -lastmod -noelab TOP_netlist.v} {elaborate_design -revised -root TOP}", 
 "do_setup": "report_design_data report_black_box {uniquify -all -nolib} {set_flatten_model -seq_constant} {set_flatten_model -seq_constant_x_to 0} {set_flatten_model -nodff_to_dlat_zero} {set_flatten_model -nodff_to_dlat_feedback} {# Table of test_signals and related attribues} # {# Index  Pin                            Type             Dedicated  Has_fanout  Port/Pin    special test function      Dft_auto_created      User_defined  LEC_value                      } {#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  } {#  1      scan_enable                    shift_enable     true       false       port        none                       false                 true          auto       } {#  2      reset                          test_mode        true       false       port        none                       false                 false         auto       } {#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------  } {{add_pin_constraints 0 {scan_enable} -golden}} {{add_pin_constraints 0 {scan_enable} -revised}} {{add_ignored_outputs {scan_out_1} -golden}} {{add_ignored_outputs {scan_out_1} -revised}} {set_analyze_option -auto}", 
 "do_compare": "{write_hier_compare_dofile ./hier_tmp1.lec.do -noexact_pin_match -constraint -usage -replace -balanced_extraction -input_output_pin_equivalence -prepend_string \" analyze_datapath -module -verbose ; usage; analyze_datapath  -verbose; \"} {run_hier_compare ./hier_tmp1.lec.do}", 
 "write_verif_file_runtime": 0.035232 
 }
]
