<table border="1" class="dataframe">
  <thead>
    <tr style="text-align: right;">
      <th></th>
      <th>Metrics</th>
      <th>2022-01-21 07:27__Metrics_2.1.2_x</th>
      <th>2022-01-21 07:27__Metrics_2.1.2_y</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <th>0</th>
      <td>run__flow__generate_date</td>
      <td>2022-01-21 07:27</td>
      <td>2022-01-21 07:27</td>
    </tr>
    <tr>
      <th>1</th>
      <td>run__flow__metrics_version</td>
      <td>Metrics_2.1.2</td>
      <td>Metrics_2.1.2</td>
    </tr>
    <tr>
      <th>2</th>
      <td>run__flow__openroad_version</td>
      <td>v2.0-2678-gf8f3d6bb3</td>
      <td>v2.0-2678-gf8f3d6bb3</td>
    </tr>
    <tr>
      <th>3</th>
      <td>run__flow__openroad_commit</td>
      <td>N/A</td>
      <td>N/A</td>
    </tr>
    <tr>
      <th>4</th>
      <td>run__flow__scripts_commit</td>
      <td>5ff7523400bca32d9de889dc4a1fbff2232cf2bf</td>
      <td>5ff7523400bca32d9de889dc4a1fbff2232cf2bf</td>
    </tr>
    <tr>
      <th>5</th>
      <td>run__flow__uuid</td>
      <td>a9ace9df-c4ce-4456-9a10-840387719b16</td>
      <td>b454e32e-e20c-4de4-9501-5f3143cfb135</td>
    </tr>
    <tr>
      <th>6</th>
      <td>run__flow__design</td>
      <td>chameleon</td>
      <td>aes</td>
    </tr>
    <tr>
      <th>7</th>
      <td>run__flow__platform</td>
      <td>sky130hd</td>
      <td>nangate45</td>
    </tr>
    <tr>
      <th>8</th>
      <td>run__flow__platform_commit</td>
      <td>N/A</td>
      <td>N/A</td>
    </tr>
    <tr>
      <th>9</th>
      <td>run__flow__variant</td>
      <td>base</td>
      <td>base</td>
    </tr>
    <tr>
      <th>10</th>
      <td>run__flow__platform__timing_units</td>
      <td>1ns</td>
      <td>1ns</td>
    </tr>
    <tr>
      <th>11</th>
      <td>run__flow__platform__power_units</td>
      <td>1nW</td>
      <td>1nW</td>
    </tr>
    <tr>
      <th>12</th>
      <td>run__flow__platform__distance_units</td>
      <td>1um</td>
      <td>1um</td>
    </tr>
    <tr>
      <th>13</th>
      <td>synth__design__instance__count__stdcell</td>
      <td>2709</td>
      <td>16758</td>
    </tr>
    <tr>
      <th>14</th>
      <td>synth__design__instance__area__stdcell</td>
      <td>24237</td>
      <td>21990.8</td>
    </tr>
    <tr>
      <th>15</th>
      <td>synth__runtime__total</td>
      <td>0:09.48</td>
      <td>2:25.98</td>
    </tr>
    <tr>
      <th>16</th>
      <td>synth__cpu__total</td>
      <td>9.13</td>
      <td>136.63</td>
    </tr>
    <tr>
      <th>17</th>
      <td>synth__mem__peak</td>
      <td>65220</td>
      <td>706872</td>
    </tr>
    <tr>
      <th>18</th>
      <td>constraints__clocks__count</td>
      <td>1</td>
      <td>1</td>
    </tr>
    <tr>
      <th>19</th>
      <td>constraints__clocks__details</td>
      <td>[core_clock: 8.2000]</td>
      <td>[clk: 0.8200]</td>
    </tr>
    <tr>
      <th>20</th>
      <td>floorplan__design__instance__count__stdcell__pre_restruct</td>
      <td>0</td>
      <td>0</td>
    </tr>
    <tr>
      <th>21</th>
      <td>floorplan__design__instance__count__stdcell__post_restruct</td>
      <td>0</td>
      <td>0</td>
    </tr>
    <tr>
      <th>22</th>
      <td>floorplan__design__instance__area__stdcell__pre_restruct</td>
      <td>0</td>
      <td>0</td>
    </tr>
    <tr>
      <th>23</th>
      <td>floorplan__design__instance__area__stdcell__post_restruct</td>
      <td>5.59804e+06</td>
      <td>19852</td>
    </tr>
    <tr>
      <th>24</th>
      <td>floorplan__timing__setup__tns</td>
      <td>0</td>
      <td>-261.92</td>
    </tr>
    <tr>
      <th>25</th>
      <td>floorplan__timing__setup__ws</td>
      <td>2.52</td>
      <td>-1</td>
    </tr>
    <tr>
      <th>26</th>
      <td>floorplan__design__instance__area__stdcell</td>
      <td>5.59804e+06</td>
      <td>19852</td>
    </tr>
    <tr>
      <th>27</th>
      <td>floorplan__design__instance__utilization</td>
      <td>32</td>
      <td>6</td>
    </tr>
    <tr>
      <th>28</th>
      <td>floorplan__design__io</td>
      <td>145</td>
      <td>388</td>
    </tr>
    <tr>
      <th>29</th>
      <td>floorplan__design__instance__count__macros</td>
      <td>0</td>
      <td>0</td>
    </tr>
    <tr>
      <th>30</th>
      <td>floorplan__runtime__total</td>
      <td>0:00.76</td>
      <td>0:00.84</td>
    </tr>
    <tr>
      <th>31</th>
      <td>floorplan__cpu__total</td>
      <td>0.7</td>
      <td>0.78</td>
    </tr>
    <tr>
      <th>32</th>
      <td>floorplan__mem__peak</td>
      <td>92728</td>
      <td>97924</td>
    </tr>
    <tr>
      <th>33</th>
      <td>globalplace__route__wirelength__estimated</td>
      <td>N/A</td>
      <td>N/A</td>
    </tr>
    <tr>
      <th>34</th>
      <td>globalplace__timing__setup__tns</td>
      <td>-134.27</td>
      <td>-275.14</td>
    </tr>
    <tr>
      <th>35</th>
      <td>globalplace__timing__setup__ws</td>
      <td>-2.09</td>
      <td>-1.03</td>
    </tr>
    <tr>
      <th>36</th>
      <td>globalplace__runtime__total</td>
      <td>4:13.51</td>
      <td>2:29.80</td>
    </tr>
    <tr>
      <th>37</th>
      <td>globalplace__cpu__total</td>
      <td>252.12</td>
      <td>149.46</td>
    </tr>
    <tr>
      <th>38</th>
      <td>globalplace__mem__peak</td>
      <td>1.02413e+06</td>
      <td>394812</td>
    </tr>
    <tr>
      <th>39</th>
      <td>placeopt__timing__setup__tns</td>
      <td>-0</td>
      <td>-30.45</td>
    </tr>
    <tr>
      <th>40</th>
      <td>placeopt__timing__setup__ws</td>
      <td>1.67</td>
      <td>-0.27</td>
    </tr>
    <tr>
      <th>41</th>
      <td>placeopt__design__instance__area</td>
      <td>5.80223e+06</td>
      <td>27289</td>
    </tr>
    <tr>
      <th>42</th>
      <td>placeopt__design__instance__utilization</td>
      <td>33</td>
      <td>8</td>
    </tr>
    <tr>
      <th>43</th>
      <td>placeopt__timing__drv__max_slew</td>
      <td>0</td>
      <td>0</td>
    </tr>
    <tr>
      <th>44</th>
      <td>placeopt__timing__drv__max_fanout</td>
      <td>0</td>
      <td>0</td>
    </tr>
    <tr>
      <th>45</th>
      <td>placeopt__timing__drv__max_cap</td>
      <td>0</td>
      <td>0</td>
    </tr>
    <tr>
      <th>46</th>
      <td>placeopt__design__instance__count__stdcell</td>
      <td>159597</td>
      <td>17161</td>
    </tr>
    <tr>
      <th>47</th>
      <td>placeopt__runtime__total</td>
      <td>0:10.86</td>
      <td>0:21.18</td>
    </tr>
    <tr>
      <th>48</th>
      <td>placeopt__cpu__total</td>
      <td>10.39</td>
      <td>21.06</td>
    </tr>
    <tr>
      <th>49</th>
      <td>placeopt__mem__peak</td>
      <td>637076</td>
      <td>152608</td>
    </tr>
    <tr>
      <th>50</th>
      <td>detailedplace__design__violations</td>
      <td>0</td>
      <td>0</td>
    </tr>
    <tr>
      <th>51</th>
      <td>detailedplace__timing__setup__tns</td>
      <td>0</td>
      <td>-30.53</td>
    </tr>
    <tr>
      <th>52</th>
      <td>detailedplace__timing__setup__ws</td>
      <td>1.66</td>
      <td>-0.26</td>
    </tr>
    <tr>
      <th>53</th>
      <td>detailedplace__design__instance__displacement__total</td>
      <td>9404.6</td>
      <td>11888.2</td>
    </tr>
    <tr>
      <th>54</th>
      <td>detailedplace__design__instance__displacement__mean</td>
      <td>0.1</td>
      <td>0.7</td>
    </tr>
    <tr>
      <th>55</th>
      <td>detailedplace__desgin__instance__displacement__max</td>
      <td>403.6</td>
      <td>5</td>
    </tr>
    <tr>
      <th>56</th>
      <td>detailedplace__route__wirelength__estimated</td>
      <td>833259</td>
      <td>352482</td>
    </tr>
    <tr>
      <th>57</th>
      <td>detailedplace__runtime__total</td>
      <td>0:21.65</td>
      <td>0:15.38</td>
    </tr>
    <tr>
      <th>58</th>
      <td>detailedplace__cpu__total</td>
      <td>20.66</td>
      <td>15.19</td>
    </tr>
    <tr>
      <th>59</th>
      <td>detailedplace__mem__peak</td>
      <td>1.06542e+06</td>
      <td>200400</td>
    </tr>
    <tr>
      <th>60</th>
      <td>cts__clock__latency__min</td>
      <td>3.46</td>
      <td>0.13</td>
    </tr>
    <tr>
      <th>61</th>
      <td>cts__clock__latency__max</td>
      <td>5.65</td>
      <td>0.19</td>
    </tr>
    <tr>
      <th>62</th>
      <td>cts__clock__skew__worst</td>
      <td>2.2</td>
      <td>0.07</td>
    </tr>
    <tr>
      <th>63</th>
      <td>cts__timing__setup__tns__pre_repair</td>
      <td>-0.1</td>
      <td>-31.41</td>
    </tr>
    <tr>
      <th>64</th>
      <td>cts__timing__drv__max_slew__pre_repair</td>
      <td>11</td>
      <td>0</td>
    </tr>
    <tr>
      <th>65</th>
      <td>cts__timing__drv__max_fanout__pre_repair</td>
      <td>0</td>
      <td>0</td>
    </tr>
    <tr>
      <th>66</th>
      <td>cts__timing__drv__max_cap__pre_repair</td>
      <td>1</td>
      <td>0</td>
    </tr>
    <tr>
      <th>67</th>
      <td>cts__timing__setup__ws__pre_repair</td>
      <td>-0.04</td>
      <td>-0.27</td>
    </tr>
    <tr>
      <th>68</th>
      <td>cts__timing__setup__tns__post_repair</td>
      <td>-1.28</td>
      <td>-31.41</td>
    </tr>
    <tr>
      <th>69</th>
      <td>cts__timing__setup__ws__post_repair</td>
      <td>-0.41</td>
      <td>-0.27</td>
    </tr>
    <tr>
      <th>70</th>
      <td>cts__timing__drv__max_slew__post_repair</td>
      <td>11</td>
      <td>0</td>
    </tr>
    <tr>
      <th>71</th>
      <td>cts__timing__drv__max_fanout___post_repair</td>
      <td>0</td>
      <td>0</td>
    </tr>
    <tr>
      <th>72</th>
      <td>cts__timing__drv__max_cap__post_repair</td>
      <td>1</td>
      <td>0</td>
    </tr>
    <tr>
      <th>73</th>
      <td>cts__timing__setup__tns</td>
      <td>-3.81</td>
      <td>-12.81</td>
    </tr>
    <tr>
      <th>74</th>
      <td>cts__timing__setup__ws</td>
      <td>-0.91</td>
      <td>-0.1</td>
    </tr>
    <tr>
      <th>75</th>
      <td>cts__timing__drv__max_slew</td>
      <td>4</td>
      <td>0</td>
    </tr>
    <tr>
      <th>76</th>
      <td>cts__timing__drv__max_fanout</td>
      <td>0</td>
      <td>0</td>
    </tr>
    <tr>
      <th>77</th>
      <td>cts__design__instance__count__hold_buffer</td>
      <td>70</td>
      <td>0</td>
    </tr>
    <tr>
      <th>78</th>
      <td>globalroute__clock__latency__min</td>
      <td>3.7</td>
      <td>0.12</td>
    </tr>
    <tr>
      <th>79</th>
      <td>globalroute__clock__latency__max</td>
      <td>5.95</td>
      <td>0.19</td>
    </tr>
    <tr>
      <th>80</th>
      <td>globalroute__clock__skew__worst</td>
      <td>2.25</td>
      <td>0.06</td>
    </tr>
    <tr>
      <th>81</th>
      <td>globalroute__timing__setup__tns</td>
      <td>-6.03</td>
      <td>-16.6</td>
    </tr>
    <tr>
      <th>82</th>
      <td>globalroute__timing__setup__ws</td>
      <td>-1.35</td>
      <td>-0.13</td>
    </tr>
    <tr>
      <th>83</th>
      <td>globalroute__timing__drv__max_slew</td>
      <td>4</td>
      <td>0</td>
    </tr>
    <tr>
      <th>84</th>
      <td>globalroute__timing__drv__max_fanout</td>
      <td>0</td>
      <td>0</td>
    </tr>
    <tr>
      <th>85</th>
      <td>globalroute__timing__drv__max_cap</td>
      <td>3</td>
      <td>1</td>
    </tr>
    <tr>
      <th>86</th>
      <td>globalroute__timing__clock__slack</td>
      <td>-1.348</td>
      <td>-0.13</td>
    </tr>
    <tr>
      <th>87</th>
      <td>globalroute__timing__clock__period</td>
      <td>9.07</td>
      <td>0.903</td>
    </tr>
    <tr>
      <th>88</th>
      <td>globalroute__runtime__total</td>
      <td>0:34.93</td>
      <td>0:22.89</td>
    </tr>
    <tr>
      <th>89</th>
      <td>globalroute__cpu__total</td>
      <td>33.67</td>
      <td>22.56</td>
    </tr>
    <tr>
      <th>90</th>
      <td>globalroute__mem__peak</td>
      <td>1.69654e+06</td>
      <td>354356</td>
    </tr>
    <tr>
      <th>91</th>
      <td>detailedroute__route__wirelength</td>
      <td>913348</td>
      <td>471867</td>
    </tr>
    <tr>
      <th>92</th>
      <td>detailedroute__route__vias</td>
      <td>24764</td>
      <td>171643</td>
    </tr>
    <tr>
      <th>93</th>
      <td>detailedroute__route__drc_errors</td>
      <td>9</td>
      <td>0</td>
    </tr>
    <tr>
      <th>94</th>
      <td>detailedroute__runtime__total</td>
      <td>21:37.61</td>
      <td>1:35.21</td>
    </tr>
    <tr>
      <th>95</th>
      <td>detailedroute__cpu__total</td>
      <td>5166.78</td>
      <td>905.37</td>
    </tr>
    <tr>
      <th>96</th>
      <td>detailedroute__mem__peak</td>
      <td>2.20125e+07</td>
      <td>1.60162e+06</td>
    </tr>
    <tr>
      <th>97</th>
      <td>finish__clock__latency__min</td>
      <td>3.65</td>
      <td>0.12</td>
    </tr>
    <tr>
      <th>98</th>
      <td>finish__clock__latency__max</td>
      <td>6.06</td>
      <td>0.18</td>
    </tr>
    <tr>
      <th>99</th>
      <td>finish__clock__skew__worst</td>
      <td>2.41</td>
      <td>0.07</td>
    </tr>
    <tr>
      <th>100</th>
      <td>finish__timing__setup__tns</td>
      <td>-5.22</td>
      <td>-17.03</td>
    </tr>
    <tr>
      <th>101</th>
      <td>finish__timing__setup__ws</td>
      <td>-1.19</td>
      <td>-0.16</td>
    </tr>
    <tr>
      <th>102</th>
      <td>finish__timing__drv__max_slew</td>
      <td>11</td>
      <td>0</td>
    </tr>
    <tr>
      <th>103</th>
      <td>finish__timing__drv__max_fanout</td>
      <td>0</td>
      <td>0</td>
    </tr>
    <tr>
      <th>104</th>
      <td>finish__timing__drv__max_cap</td>
      <td>5</td>
      <td>1</td>
    </tr>
    <tr>
      <th>105</th>
      <td>finish__power__internal__total</td>
      <td>0.00363</td>
      <td>0.0106</td>
    </tr>
    <tr>
      <th>106</th>
      <td>finish__power__switchng__total</td>
      <td>0.00486</td>
      <td>0.0119</td>
    </tr>
    <tr>
      <th>107</th>
      <td>finish__power__leakage__total</td>
      <td>1.26e-08</td>
      <td>0.000759</td>
    </tr>
    <tr>
      <th>108</th>
      <td>finish__power__total</td>
      <td>0.00849</td>
      <td>0.0233</td>
    </tr>
    <tr>
      <th>109</th>
      <td>finish__design__instance__area</td>
      <td>5.8041e+06</td>
      <td>29407</td>
    </tr>
    <tr>
      <th>110</th>
      <td>finish__design__instance__utilization</td>
      <td>33</td>
      <td>8</td>
    </tr>
    <tr>
      <th>111</th>
      <td>finish__runtime__total</td>
      <td>4:18.53</td>
      <td>0:28.11</td>
    </tr>
    <tr>
      <th>112</th>
      <td>finish__cpu__total</td>
      <td>255.54</td>
      <td>27.49</td>
    </tr>
    <tr>
      <th>113</th>
      <td>finish__mem__peak</td>
      <td>3.32606e+06</td>
      <td>709808</td>
    </tr>
    <tr>
      <th>114</th>
      <td>total_time</td>
      <td>0:31:27.330000</td>
      <td>0:07:59.390000</td>
    </tr>
  </tbody>
</table>