+ define_corners nom_fast_1p32V_m40C
Reading timing models for corner nom_fast_1p32V_m40C…
Reading cell library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading top-level netlist at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_11-39-07/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/cons.sdc'…
Warning: cons.sdc line 36, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 37, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 40, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 41, set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_fast_1p32V_m40C' corner at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_11-39-07/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015854    0.000843    0.087471 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.003356    0.014266    0.108816    0.196287 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.014266    0.000133    0.196420 v fanout70/A (sg13g2_buf_2)
     5    0.032300    0.042248    0.067537    0.263957 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.042477    0.002459    0.266416 v _199_/A (sg13g2_xnor2_1)
     2    0.009694    0.048053    0.068142    0.334558 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.048056    0.000455    0.335013 v _200_/B (sg13g2_xor2_1)
     1    0.002909    0.018248    0.043671    0.378684 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.018248    0.000204    0.378888 v _296_/D (sg13g2_dfrbpq_1)
                                              0.378888   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015854    0.000843    0.087471 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.287471   clock uncertainty
                                  0.000000    0.287471   clock reconvergence pessimism
                                 -0.022362    0.265109   library hold time
                                              0.265109   data required time
---------------------------------------------------------------------------------------------
                                              0.265109   data required time
                                             -0.378888   data arrival time
---------------------------------------------------------------------------------------------
                                              0.113779   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014674    0.036465    0.127204    0.214321 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036473    0.000526    0.214848 v fanout63/A (sg13g2_buf_8)
     6    0.036733    0.019962    0.058949    0.273796 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.020116    0.001485    0.275281 v _206_/A (sg13g2_xnor2_1)
     2    0.011223    0.053196    0.065717    0.340998 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.053200    0.000366    0.341364 v _208_/A (sg13g2_xor2_1)
     1    0.001988    0.016763    0.044900    0.386264 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.016763    0.000074    0.386338 v _298_/D (sg13g2_dfrbpq_1)
                                              0.386338   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.287117   clock uncertainty
                                  0.000000    0.287117   clock reconvergence pessimism
                                 -0.022021    0.265097   library hold time
                                              0.265097   data required time
---------------------------------------------------------------------------------------------
                                              0.265097   data required time
                                             -0.386338   data arrival time
---------------------------------------------------------------------------------------------
                                              0.121241   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014674    0.036465    0.127204    0.214321 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036473    0.000526    0.214848 v fanout63/A (sg13g2_buf_8)
     6    0.036733    0.019962    0.058949    0.273796 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.020137    0.001595    0.275391 v _205_/A (sg13g2_nand2_1)
     1    0.006676    0.024309    0.027529    0.302920 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.024322    0.000439    0.303359 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.007634    0.039509    0.043389    0.346748 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.039513    0.000325    0.347073 v _211_/A (sg13g2_xnor2_1)
     1    0.001969    0.019100    0.043687    0.390760 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.019100    0.000076    0.390836 v _299_/D (sg13g2_dfrbpq_1)
                                              0.390836   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.287129   clock uncertainty
                                  0.000000    0.287129   clock reconvergence pessimism
                                 -0.022561    0.264568   library hold time
                                              0.264568   data required time
---------------------------------------------------------------------------------------------
                                              0.264568   data required time
                                             -0.390836   data arrival time
---------------------------------------------------------------------------------------------
                                              0.126268   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015854    0.000843    0.087471 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.003356    0.014266    0.108816    0.196287 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.014266    0.000133    0.196420 v fanout70/A (sg13g2_buf_2)
     5    0.032300    0.042248    0.067537    0.263957 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.042417    0.002096    0.266053 v _198_/A (sg13g2_nand2_1)
     1    0.005581    0.025796    0.030580    0.296633 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.025821    0.000374    0.297007 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.010929    0.052283    0.053486    0.350493 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.052297    0.000704    0.351197 v _204_/B (sg13g2_xor2_1)
     1    0.001883    0.016483    0.041652    0.392849 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.016483    0.000071    0.392920 v _297_/D (sg13g2_dfrbpq_1)
                                              0.392920   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000493    0.087121 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.287121   clock uncertainty
                                  0.000000    0.287121   clock reconvergence pessimism
                                 -0.021956    0.265165   library hold time
                                              0.265165   data required time
---------------------------------------------------------------------------------------------
                                              0.265165   data required time
                                             -0.392920   data arrival time
---------------------------------------------------------------------------------------------
                                              0.127755   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016758    0.001288    0.088502 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009082    0.030285    0.120147    0.208649 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.030297    0.000568    0.209216 ^ _127_/A (sg13g2_inv_1)
     1    0.008498    0.024641    0.030061    0.239277 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.024668    0.000660    0.239937 v output3/A (sg13g2_buf_2)
     1    0.051098    0.059564    0.088187    0.328124 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.059694    0.002271    0.330395 v signB (out)
                                              0.330395   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.330395   data arrival time
---------------------------------------------------------------------------------------------
                                              0.130395   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013660    0.034400    0.125557    0.212686 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.034408    0.000503    0.213189 v fanout59/A (sg13g2_buf_8)
     8    0.043601    0.021342    0.058231    0.271420 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.024466    0.006226    0.277646 v _182_/B (sg13g2_nand2_1)
     1    0.005346    0.024408    0.029067    0.306713 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.024410    0.000379    0.307092 ^ _217_/A (sg13g2_nor3_1)
     1    0.004789    0.021743    0.029161    0.336253 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.021744    0.000191    0.336445 v _218_/A2 (sg13g2_o21ai_1)
     1    0.003200    0.030728    0.051536    0.387980 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.030729    0.000128    0.388108 ^ _219_/A (sg13g2_inv_1)
     1    0.002868    0.013781    0.020285    0.408393 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.013781    0.000175    0.408569 v _301_/D (sg13g2_dfrbpq_1)
                                              0.408569   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016757    0.001268    0.088482 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.288482   clock uncertainty
                                  0.000000    0.288482   clock reconvergence pessimism
                                 -0.021187    0.267295   library hold time
                                              0.267295   data required time
---------------------------------------------------------------------------------------------
                                              0.267295   data required time
                                             -0.408569   data arrival time
---------------------------------------------------------------------------------------------
                                              0.141273   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016762    0.001326    0.088540 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009631    0.026214    0.119339    0.207879 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.026220    0.000401    0.208280 v fanout72/A (sg13g2_buf_8)
     8    0.043524    0.021167    0.056247    0.264526 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.021640    0.002391    0.266918 v fanout71/A (sg13g2_buf_8)
     8    0.039624    0.019958    0.053855    0.320773 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.019979    0.000359    0.321132 v _195_/A (sg13g2_xor2_1)
     2    0.010831    0.033029    0.061499    0.382631 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.033045    0.000678    0.383309 v _196_/B (sg13g2_xor2_1)
     1    0.004496    0.021413    0.044015    0.427323 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.021417    0.000247    0.427570 v _295_/D (sg13g2_dfrbpq_1)
                                              0.427570   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016762    0.001326    0.088540 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.288540   clock uncertainty
                                  0.000000    0.288540   clock reconvergence pessimism
                                 -0.022950    0.265590   library hold time
                                              0.265590   data required time
---------------------------------------------------------------------------------------------
                                              0.265590   data required time
                                             -0.427570   data arrival time
---------------------------------------------------------------------------------------------
                                              0.161980   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025555    0.005357    0.280449 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.005310    0.032908    0.039813    0.320262 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.032915    0.000371    0.320633 v output15/A (sg13g2_buf_2)
     1    0.053997    0.062594    0.093830    0.414463 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.062698    0.001822    0.416286 v sine_out[1] (out)
                                              0.416286   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.416286   data arrival time
---------------------------------------------------------------------------------------------
                                              0.216286   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000525    0.216622 ^ fanout58/A (sg13g2_buf_2)
     7    0.031648    0.048611    0.079248    0.295869 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.048706    0.001557    0.297426 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.006123    0.023891    0.032109    0.329535 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.023917    0.000608    0.330143 v output16/A (sg13g2_buf_2)
     1    0.051965    0.060092    0.089060    0.419204 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.060172    0.001529    0.420733 v sine_out[20] (out)
                                              0.420733   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.420733   data arrival time
---------------------------------------------------------------------------------------------
                                              0.220733   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000525    0.216622 ^ fanout58/A (sg13g2_buf_2)
     7    0.031648    0.048611    0.079248    0.295869 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.048733    0.001810    0.297680 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.005957    0.025709    0.034786    0.332466 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.025711    0.000388    0.332854 v output12/A (sg13g2_buf_2)
     1    0.051658    0.059805    0.089540    0.422393 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.059882    0.001488    0.423881 v sine_out[17] (out)
                                              0.423881   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.423881   data arrival time
---------------------------------------------------------------------------------------------
                                              0.223881   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000525    0.216622 ^ fanout58/A (sg13g2_buf_2)
     7    0.031648    0.048611    0.079248    0.295869 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.048659    0.000963    0.296833 ^ _167_/A (sg13g2_nor2_1)
     1    0.006136    0.021818    0.036115    0.332948 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.021847    0.000607    0.333554 v output19/A (sg13g2_buf_2)
     1    0.052658    0.061140    0.087342    0.420896 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.061472    0.003658    0.424554 v sine_out[23] (out)
                                              0.424554   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.424554   data arrival time
---------------------------------------------------------------------------------------------
                                              0.224554   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000525    0.216622 ^ fanout58/A (sg13g2_buf_2)
     7    0.031648    0.048611    0.079248    0.295869 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.048658    0.000939    0.296808 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.007954    0.027749    0.035633    0.332442 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.027793    0.000883    0.333325 v output11/A (sg13g2_buf_2)
     1    0.051725    0.059902    0.090370    0.423695 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.059981    0.001507    0.425202 v sine_out[16] (out)
                                              0.425202   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.425202   data arrival time
---------------------------------------------------------------------------------------------
                                              0.225202   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000525    0.216622 ^ fanout58/A (sg13g2_buf_2)
     7    0.031648    0.048611    0.079248    0.295869 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.048658    0.000948    0.296817 ^ _160_/A (sg13g2_nor2_1)
     1    0.007144    0.023058    0.038001    0.334818 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.023097    0.000742    0.335560 v output14/A (sg13g2_buf_2)
     1    0.051861    0.059974    0.088670    0.424231 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.060055    0.001526    0.425757 v sine_out[19] (out)
                                              0.425757   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.425757   data arrival time
---------------------------------------------------------------------------------------------
                                              0.225757   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000525    0.216622 ^ fanout58/A (sg13g2_buf_2)
     7    0.031648    0.048611    0.079248    0.295869 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.048694    0.001427    0.297297 ^ _281_/A (sg13g2_nor2_1)
     1    0.006599    0.022644    0.036908    0.334205 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.022702    0.000890    0.335095 v output35/A (sg13g2_buf_2)
     1    0.053168    0.061596    0.089423    0.424518 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.061686    0.001657    0.426175 v sine_out[8] (out)
                                              0.426175   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.426175   data arrival time
---------------------------------------------------------------------------------------------
                                              0.226175   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000493    0.087121 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.011501    0.036162    0.124377    0.211498 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036164    0.000302    0.211800 ^ fanout68/A (sg13g2_buf_2)
     6    0.033308    0.051037    0.077360    0.289159 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.051472    0.003803    0.292962 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.006962    0.039920    0.059898    0.352860 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.039947    0.000521    0.353382 v output29/A (sg13g2_buf_2)
     1    0.055245    0.064043    0.095953    0.449334 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.064451    0.004148    0.453483 v sine_out[32] (out)
                                              0.453483   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.453483   data arrival time
---------------------------------------------------------------------------------------------
                                              0.253483   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026225    0.006278    0.281370 ^ _130_/B (sg13g2_nor2_1)
     2    0.013076    0.033927    0.038068    0.319438 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.033965    0.000936    0.320374 v _284_/A (sg13g2_and2_1)
     1    0.004344    0.016706    0.049983    0.370357 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.016708    0.000288    0.370645 v output7/A (sg13g2_buf_2)
     1    0.052413    0.060816    0.085198    0.455843 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.061144    0.003631    0.459474 v sine_out[12] (out)
                                              0.459474   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.459474   data arrival time
---------------------------------------------------------------------------------------------
                                              0.259474   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014968    0.044788    0.130843    0.217961 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.044794    0.000538    0.218499 ^ fanout63/A (sg13g2_buf_8)
     6    0.036975    0.021814    0.059332    0.277830 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021961    0.001567    0.279397 ^ fanout62/A (sg13g2_buf_8)
     8    0.033419    0.019709    0.049653    0.329050 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019970    0.001920    0.330970 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.004862    0.017215    0.041304    0.372274 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.017234    0.000326    0.372600 v output13/A (sg13g2_buf_2)
     1    0.051669    0.059698    0.086306    0.458906 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.059776    0.001506    0.460412 v sine_out[18] (out)
                                              0.460412   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.460412   data arrival time
---------------------------------------------------------------------------------------------
                                              0.260412   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023939    0.002374    0.277466 ^ _255_/A (sg13g2_nor4_1)
     1    0.004195    0.024651    0.030002    0.307468 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.024651    0.000168    0.307636 v _256_/B2 (sg13g2_a22oi_1)
     1    0.006382    0.049516    0.049120    0.356756 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.049540    0.000822    0.357578 ^ output4/A (sg13g2_buf_2)
     1    0.054168    0.076012    0.103612    0.461190 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.076087    0.001953    0.463143 ^ sine_out[0] (out)
                                              0.463143   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.463143   data arrival time
---------------------------------------------------------------------------------------------
                                              0.263143   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014968    0.044788    0.130843    0.217961 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.044794    0.000538    0.218499 ^ fanout63/A (sg13g2_buf_8)
     6    0.036975    0.021814    0.059332    0.277830 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021900    0.001174    0.279004 ^ _135_/A (sg13g2_nor2_1)
     1    0.003304    0.016425    0.023707    0.302711 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.016425    0.000132    0.302842 v _174_/A (sg13g2_nand2_1)
     1    0.005168    0.020036    0.023854    0.326696 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.020069    0.000400    0.327096 ^ _175_/B (sg13g2_nand2_1)
     1    0.006616    0.033751    0.042025    0.369121 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.033760    0.000434    0.369554 v output22/A (sg13g2_buf_2)
     1    0.052852    0.061506    0.091986    0.461541 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.061853    0.003747    0.465288 v sine_out[26] (out)
                                              0.465288   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.465288   data arrival time
---------------------------------------------------------------------------------------------
                                              0.265288   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014968    0.044788    0.130843    0.217961 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.044794    0.000538    0.218499 ^ fanout63/A (sg13g2_buf_8)
     6    0.036975    0.021814    0.059332    0.277830 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021903    0.001197    0.279028 ^ _178_/B1 (sg13g2_a21oi_1)
     1    0.003269    0.013831    0.020748    0.299776 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.013831    0.000130    0.299906 v _179_/B (sg13g2_nand2_1)
     2    0.011375    0.036783    0.036666    0.336572 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.036809    0.000764    0.337336 ^ _180_/B (sg13g2_nand2_1)
     1    0.004346    0.027015    0.039478    0.376815 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.027017    0.000170    0.376984 v output24/A (sg13g2_buf_2)
     1    0.053512    0.062010    0.091287    0.468271 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.062106    0.001723    0.469994 v sine_out[28] (out)
                                              0.469994   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.469994   data arrival time
---------------------------------------------------------------------------------------------
                                              0.269994   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016762    0.001326    0.088540 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009858    0.032166    0.121652    0.210192 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.032171    0.000411    0.210603 ^ fanout72/A (sg13g2_buf_8)
     8    0.044681    0.023456    0.056069    0.266673 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.023905    0.002451    0.269124 ^ fanout71/A (sg13g2_buf_8)
     8    0.041066    0.021976    0.052246    0.321370 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.022393    0.002321    0.323692 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.007216    0.042843    0.052860    0.376552 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.042849    0.000461    0.377013 v output28/A (sg13g2_buf_2)
     1    0.055532    0.064311    0.098627    0.475640 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.064435    0.002050    0.477690 v sine_out[31] (out)
                                              0.477690   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.477690   data arrival time
---------------------------------------------------------------------------------------------
                                              0.277690   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014968    0.044788    0.130843    0.217961 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.044794    0.000538    0.218499 ^ fanout63/A (sg13g2_buf_8)
     6    0.036975    0.021814    0.059332    0.277830 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021961    0.001567    0.279397 ^ fanout62/A (sg13g2_buf_8)
     8    0.033419    0.019709    0.049653    0.329050 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019974    0.001940    0.330990 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.006750    0.036164    0.050851    0.381841 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.036188    0.000446    0.382286 v output23/A (sg13g2_buf_2)
     1    0.052936    0.061631    0.093075    0.475361 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.061946    0.003580    0.478941 v sine_out[27] (out)
                                              0.478941   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.478941   data arrival time
---------------------------------------------------------------------------------------------
                                              0.278941   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014674    0.036465    0.127204    0.214321 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036473    0.000526    0.214848 v fanout63/A (sg13g2_buf_8)
     6    0.036733    0.019962    0.058949    0.273796 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.020088    0.001325    0.275121 v _150_/A (sg13g2_and2_1)
     3    0.013158    0.033896    0.059753    0.334874 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.033970    0.001165    0.336039 v _165_/A1 (sg13g2_a21oi_1)
     1    0.004193    0.026675    0.047472    0.383511 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.026676    0.000294    0.383805 ^ output18/A (sg13g2_buf_2)
     1    0.052487    0.073867    0.092187    0.475992 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.074135    0.003604    0.479596 ^ sine_out[22] (out)
                                              0.479596   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.479596   data arrival time
---------------------------------------------------------------------------------------------
                                              0.279596   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014674    0.036465    0.127204    0.214321 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036473    0.000526    0.214848 v fanout63/A (sg13g2_buf_8)
     6    0.036733    0.019962    0.058949    0.273796 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.020088    0.001325    0.275121 v _150_/A (sg13g2_and2_1)
     3    0.013158    0.033896    0.059753    0.334874 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.033945    0.000893    0.335767 v _164_/A1 (sg13g2_a21oi_1)
     1    0.004722    0.028455    0.049480    0.385247 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.028458    0.000312    0.385559 ^ output17/A (sg13g2_buf_2)
     1    0.051801    0.072815    0.093608    0.479167 ^ output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.072864    0.001557    0.480724 ^ sine_out[21] (out)
                                              0.480724   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.480724   data arrival time
---------------------------------------------------------------------------------------------
                                              0.280724   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025507    0.005286    0.280378 ^ _143_/A (sg13g2_nor2_1)
     2    0.011088    0.031936    0.036972    0.317350 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.032042    0.001453    0.318803 v _147_/A (sg13g2_nand2_1)
     2    0.011968    0.039717    0.040717    0.359520 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.039796    0.001422    0.360942 ^ _275_/B (sg13g2_nor2_1)
     1    0.006341    0.021952    0.030382    0.391324 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.021975    0.000417    0.391741 v output30/A (sg13g2_buf_2)
     1    0.054544    0.063034    0.090072    0.481813 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.063112    0.001818    0.483631 v sine_out[3] (out)
                                              0.483631   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.483631   data arrival time
---------------------------------------------------------------------------------------------
                                              0.283631   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026225    0.006278    0.281370 ^ _130_/B (sg13g2_nor2_1)
     2    0.013076    0.033927    0.038068    0.319438 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.033968    0.000968    0.320407 v _136_/B (sg13g2_nand2b_2)
     4    0.021879    0.037448    0.038422    0.358829 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.037544    0.001528    0.360357 ^ _277_/A (sg13g2_nor2_1)
     1    0.006743    0.025535    0.033921    0.394278 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.025578    0.000498    0.394776 v output32/A (sg13g2_buf_2)
     1    0.052610    0.061143    0.088727    0.483504 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.061479    0.003683    0.487187 v sine_out[5] (out)
                                              0.487187   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.487187   data arrival time
---------------------------------------------------------------------------------------------
                                              0.287187   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026225    0.006278    0.281370 ^ _130_/B (sg13g2_nor2_1)
     2    0.013076    0.033927    0.038068    0.319438 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.033968    0.000968    0.320407 v _136_/B (sg13g2_nand2b_2)
     4    0.021879    0.037448    0.038422    0.358829 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.037520    0.001326    0.360154 ^ _279_/A (sg13g2_nor2_1)
     1    0.006619    0.025286    0.033590    0.393744 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.025351    0.000737    0.394481 v output34/A (sg13g2_buf_2)
     1    0.053163    0.061706    0.088896    0.483378 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.062077    0.003884    0.487261 v sine_out[7] (out)
                                              0.487261   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.487261   data arrival time
---------------------------------------------------------------------------------------------
                                              0.287261   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026225    0.006278    0.281370 ^ _130_/B (sg13g2_nor2_1)
     2    0.013076    0.033927    0.038068    0.319438 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.033968    0.000968    0.320407 v _136_/B (sg13g2_nand2b_2)
     4    0.021879    0.037448    0.038422    0.358829 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.037527    0.001390    0.360219 ^ _276_/A (sg13g2_nor2_1)
     1    0.007494    0.026968    0.035242    0.395461 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.026999    0.000549    0.396010 v output31/A (sg13g2_buf_2)
     1    0.054090    0.062686    0.090325    0.486335 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.063029    0.003769    0.490104 v sine_out[4] (out)
                                              0.490104   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.490104   data arrival time
---------------------------------------------------------------------------------------------
                                              0.290104   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016750    0.001154    0.088368 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001952    0.013765    0.106920    0.195288 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013765    0.000074    0.195362 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010271    0.039621    0.258977    0.454340 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.039621    0.000431    0.454771 ^ fanout77/A (sg13g2_buf_8)
     7    0.048975    0.025152    0.059531    0.514301 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025905    0.003262    0.517564 ^ _128_/A (sg13g2_inv_2)
     5    0.028113    0.035791    0.036186    0.553750 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.035852    0.001255    0.555005 v _293_/D (sg13g2_dfrbpq_1)
                                              0.555005   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016750    0.001154    0.088368 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.288368   clock uncertainty
                                  0.000000    0.288368   clock reconvergence pessimism
                                 -0.026287    0.262081   library hold time
                                              0.262081   data required time
---------------------------------------------------------------------------------------------
                                              0.262081   data required time
                                             -0.555005   data arrival time
---------------------------------------------------------------------------------------------
                                              0.292923   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016750    0.001154    0.088368 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001952    0.013765    0.106920    0.195288 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013765    0.000074    0.195362 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010271    0.039621    0.258977    0.454340 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.039621    0.000431    0.454771 ^ fanout77/A (sg13g2_buf_8)
     7    0.048975    0.025152    0.059531    0.514301 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025640    0.002534    0.516836 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002762    0.022438    0.042388    0.559224 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.022440    0.000170    0.559394 v _294_/D (sg13g2_dfrbpq_1)
                                              0.559394   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.288405   clock uncertainty
                                  0.000000    0.288405   clock reconvergence pessimism
                                 -0.023188    0.265217   library hold time
                                              0.265217   data required time
---------------------------------------------------------------------------------------------
                                              0.265217   data required time
                                             -0.559394   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294177   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026225    0.006278    0.281370 ^ _130_/B (sg13g2_nor2_1)
     2    0.013076    0.033927    0.038068    0.319438 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.033968    0.000968    0.320407 v _136_/B (sg13g2_nand2b_2)
     4    0.021879    0.037448    0.038422    0.358829 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.037577    0.001765    0.360593 ^ _278_/A (sg13g2_nor2_1)
     1    0.009602    0.031230    0.038806    0.399400 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.031289    0.001059    0.400458 v output33/A (sg13g2_buf_2)
     1    0.052935    0.061558    0.091147    0.491605 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.061893    0.003689    0.495294 v sine_out[6] (out)
                                              0.495294   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.495294   data arrival time
---------------------------------------------------------------------------------------------
                                              0.295294   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000493    0.087121 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.011501    0.036162    0.124377    0.211498 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036174    0.000615    0.212113 ^ fanout66/A (sg13g2_buf_2)
     6    0.038030    0.057146    0.081520    0.293634 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.057742    0.004714    0.298348 ^ fanout64/A (sg13g2_buf_8)
     8    0.043097    0.024106    0.065820    0.364168 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.024122    0.000292    0.364459 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003761    0.024694    0.039399    0.403859 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.024694    0.000149    0.404008 v output5/A (sg13g2_buf_2)
     1    0.052823    0.061350    0.088604    0.492611 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.061673    0.003621    0.496232 v sine_out[10] (out)
                                              0.496232   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.496232   data arrival time
---------------------------------------------------------------------------------------------
                                              0.296232   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025507    0.005286    0.280378 ^ _143_/A (sg13g2_nor2_1)
     2    0.011088    0.031936    0.036972    0.317350 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.032004    0.001165    0.318516 v _144_/B (sg13g2_nand2_1)
     2    0.011063    0.037114    0.042033    0.360549 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.037193    0.001364    0.361913 ^ _212_/B (sg13g2_nor2_1)
     2    0.011893    0.032655    0.039894    0.401807 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.032660    0.000317    0.402124 v output26/A (sg13g2_buf_2)
     1    0.052988    0.061547    0.093077    0.495201 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.061638    0.001667    0.496868 v sine_out[2] (out)
                                              0.496868   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.496868   data arrival time
---------------------------------------------------------------------------------------------
                                              0.296868   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026077    0.006083    0.281175 ^ _131_/B (sg13g2_or2_1)
     6    0.028664    0.078455    0.090700    0.371875 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.078497    0.001483    0.373358 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.003799    0.024774    0.034116    0.407474 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.024775    0.000278    0.407752 v output8/A (sg13g2_buf_2)
     1    0.052387    0.060536    0.089671    0.497424 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.060619    0.001574    0.498997 v sine_out[13] (out)
                                              0.498997   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.498997   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298997   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026077    0.006083    0.281175 ^ _131_/B (sg13g2_or2_1)
     6    0.028664    0.078455    0.090700    0.371875 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.078493    0.001419    0.373294 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.003907    0.024973    0.034372    0.407666 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.024974    0.000294    0.407961 v output6/A (sg13g2_buf_2)
     1    0.052046    0.060555    0.088129    0.496090 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.060876    0.003583    0.499673 v sine_out[11] (out)
                                              0.499673   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.499673   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299673   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026077    0.006083    0.281175 ^ _131_/B (sg13g2_or2_1)
     6    0.028664    0.078455    0.090700    0.371875 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.078492    0.001406    0.373281 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.004289    0.025667    0.035315    0.408596 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.025668    0.000283    0.408879 v output36/A (sg13g2_buf_2)
     1    0.052459    0.060989    0.088682    0.497561 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.061316    0.003627    0.501188 v sine_out[9] (out)
                                              0.501188   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.501188   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301188   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025507    0.005286    0.280378 ^ _143_/A (sg13g2_nor2_1)
     2    0.011088    0.031936    0.036972    0.317350 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.032042    0.001453    0.318803 v _147_/A (sg13g2_nand2_1)
     2    0.011968    0.039717    0.040717    0.359520 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.039796    0.001423    0.360944 ^ _149_/B (sg13g2_nand2_1)
     1    0.006374    0.035091    0.046086    0.407029 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.035122    0.000825    0.407854 v output10/A (sg13g2_buf_2)
     1    0.051687    0.059964    0.093297    0.501151 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.060026    0.001280    0.502431 v sine_out[15] (out)
                                              0.502431   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.502431   data arrival time
---------------------------------------------------------------------------------------------
                                              0.302431   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025507    0.005286    0.280378 ^ _143_/A (sg13g2_nor2_1)
     2    0.011088    0.031936    0.036972    0.317350 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.032004    0.001165    0.318516 v _144_/B (sg13g2_nand2_1)
     2    0.011063    0.037114    0.042033    0.360549 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.037169    0.001148    0.361697 ^ _145_/B (sg13g2_nand2_1)
     1    0.007732    0.039838    0.049611    0.411307 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.039856    0.000676    0.411984 v output9/A (sg13g2_buf_2)
     1    0.051733    0.060079    0.094959    0.506943 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.060160    0.001525    0.508467 v sine_out[14] (out)
                                              0.508467   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.508467   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308467   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016762    0.001326    0.088540 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009858    0.032166    0.121652    0.210192 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.032171    0.000411    0.210603 ^ fanout72/A (sg13g2_buf_8)
     8    0.044681    0.023456    0.056069    0.266673 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.023905    0.002451    0.269124 ^ fanout71/A (sg13g2_buf_8)
     8    0.041066    0.021976    0.052246    0.321370 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.022508    0.002691    0.324061 ^ _140_/B (sg13g2_nor2_2)
     5    0.023911    0.030251    0.035964    0.360025 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.030312    0.001109    0.361134 v _169_/A (sg13g2_nand2_1)
     1    0.003942    0.019841    0.024554    0.385688 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.019842    0.000157    0.385845 ^ _170_/B (sg13g2_nand2_1)
     1    0.007209    0.036016    0.043551    0.429397 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.036031    0.000595    0.429992 v output20/A (sg13g2_buf_2)
     1    0.052331    0.061006    0.092553    0.522545 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.061327    0.003594    0.526139 v sine_out[24] (out)
                                              0.526139   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.526139   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326139   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014968    0.044788    0.130843    0.217961 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.044794    0.000538    0.218499 ^ fanout63/A (sg13g2_buf_8)
     6    0.036975    0.021814    0.059332    0.277830 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021961    0.001567    0.279397 ^ fanout62/A (sg13g2_buf_8)
     8    0.033419    0.019709    0.049653    0.329050 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019919    0.001706    0.330756 ^ _168_/A (sg13g2_nor2_1)
     2    0.007295    0.023362    0.029441    0.360197 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.023385    0.000422    0.360618 v _171_/B (sg13g2_nand2_1)
     1    0.004436    0.022099    0.027070    0.387688 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.022101    0.000321    0.388009 ^ _172_/B (sg13g2_nand2_1)
     1    0.006709    0.034328    0.042804    0.430814 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.034337    0.000425    0.431239 v output21/A (sg13g2_buf_2)
     1    0.053004    0.061675    0.092501    0.523740 v output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.061971    0.003473    0.527213 v sine_out[25] (out)
                                              0.527213   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.527213   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327213   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014674    0.036465    0.127204    0.214321 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036473    0.000526    0.214848 v fanout63/A (sg13g2_buf_8)
     6    0.036733    0.019962    0.058949    0.273796 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.020128    0.001547    0.275343 v fanout62/A (sg13g2_buf_8)
     8    0.033941    0.018596    0.051970    0.327313 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.018801    0.001619    0.328932 v _181_/A (sg13g2_and2_1)
     4    0.018575    0.045103    0.068383    0.397314 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.045124    0.000891    0.398205 v _184_/B1 (sg13g2_a21oi_1)
     1    0.004191    0.030808    0.035467    0.433671 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.030808    0.000279    0.433950 ^ output25/A (sg13g2_buf_2)
     1    0.054840    0.076946    0.095653    0.529603 ^ output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.077258    0.003969    0.533572 ^ sine_out[29] (out)
                                              0.533572   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.533572   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333572   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014968    0.044788    0.130843    0.217961 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.044794    0.000538    0.218499 ^ fanout63/A (sg13g2_buf_8)
     6    0.036975    0.021814    0.059332    0.277830 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021961    0.001567    0.279397 ^ fanout62/A (sg13g2_buf_8)
     8    0.033419    0.019709    0.049653    0.329050 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019894    0.001592    0.330642 ^ _181_/A (sg13g2_and2_1)
     4    0.019222    0.057331    0.083505    0.414147 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.057383    0.001152    0.415299 ^ _186_/B1 (sg13g2_a21oi_1)
     1    0.008108    0.029610    0.038521    0.453820 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.029631    0.000619    0.454439 v output27/A (sg13g2_buf_2)
     1    0.054943    0.063593    0.091868    0.546307 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.063977    0.004010    0.550317 v sine_out[30] (out)
                                              0.550317   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.550317   data arrival time
---------------------------------------------------------------------------------------------
                                              0.350317   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016758    0.001288    0.088502 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009043    0.025053    0.118318    0.206820 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.025063    0.000459    0.207279 v hold7/A (sg13g2_dlygate4sd3_1)
     1    0.004198    0.027942    0.254624    0.461903 v hold7/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.027942    0.000290    0.462194 v output2/A (sg13g2_buf_2)
     1    0.050717    0.059217    0.089185    0.551378 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.059341    0.002214    0.553593 v sign (out)
                                              0.553593   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.553593   data arrival time
---------------------------------------------------------------------------------------------
                                              0.353593   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025507    0.005286    0.280378 ^ _143_/A (sg13g2_nor2_1)
     2    0.011088    0.031936    0.036972    0.317350 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.032004    0.001165    0.318516 v _144_/B (sg13g2_nand2_1)
     2    0.011063    0.037114    0.042033    0.360549 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.037193    0.001364    0.361913 ^ _212_/B (sg13g2_nor2_1)
     2    0.011893    0.032655    0.039894    0.401807 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.032691    0.000857    0.402664 v _213_/C (sg13g2_nand3_1)
     2    0.012242    0.039884    0.048841    0.451505 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.039927    0.001035    0.452540 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002475    0.021747    0.039289    0.491829 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.021747    0.000155    0.491984 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001744    0.023216    0.247203    0.739187 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.023216    0.000067    0.739254 v _300_/D (sg13g2_dfrbpq_1)
                                              0.739254   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016758    0.001288    0.088502 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.288502   clock uncertainty
                                  0.000000    0.288502   clock reconvergence pessimism
                                 -0.023366    0.265136   library hold time
                                              0.265136   data required time
---------------------------------------------------------------------------------------------
                                              0.265136   data required time
                                             -0.739254   data arrival time
---------------------------------------------------------------------------------------------
                                              0.474118   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020852    0.002875    0.522715 v fanout74/A (sg13g2_buf_8)
     5    0.030407    0.017857    0.051544    0.574259 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018026    0.001853    0.576112 v fanout73/A (sg13g2_buf_8)
     8    0.038348    0.019281    0.051027    0.627139 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022204    0.005880    0.633019 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018546    0.138493    0.126255    0.759274 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.138495    0.000441    0.759714 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.010069    0.066392    0.092468    0.852183 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.066431    0.000683    0.852865 v _267_/A1 (sg13g2_o21ai_1)
     1    0.005232    0.061889    0.078669    0.931534 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.061890    0.000339    0.931873 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003583    0.037615    0.050362    0.982236 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.037616    0.000142    0.982378 v _273_/A (sg13g2_nor2_1)
     1    0.005190    0.044615    0.048356    1.030734 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.044631    0.000373    1.031107 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005310    0.043875    0.047804    1.078911 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.043876    0.000371    1.079282 v output15/A (sg13g2_buf_2)
     1    0.053997    0.062741    0.098007    1.177289 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.062846    0.001822    1.179111 v sine_out[1] (out)
                                              1.179111   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.179111   data arrival time
---------------------------------------------------------------------------------------------
                                              2.620888   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020852    0.002875    0.522715 v fanout74/A (sg13g2_buf_8)
     5    0.030407    0.017857    0.051544    0.574259 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018026    0.001853    0.576112 v fanout73/A (sg13g2_buf_8)
     8    0.038348    0.019281    0.051027    0.627139 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022204    0.005880    0.633019 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018546    0.138493    0.126255    0.759274 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.138495    0.000441    0.759714 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.010069    0.066392    0.092468    0.852183 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.066448    0.001056    0.853239 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003742    0.056617    0.068380    0.921619 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.056617    0.000276    0.921895 ^ _239_/B (sg13g2_and3_1)
     1    0.003588    0.023546    0.086275    1.008170 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.023546    0.000144    1.008313 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.006315    0.055234    0.052339    1.060653 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.055237    0.000810    1.061463 v output4/A (sg13g2_buf_2)
     1    0.054168    0.063078    0.102382    1.163844 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.063195    0.001951    1.165796 v sine_out[0] (out)
                                              1.165796   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.165796   data arrival time
---------------------------------------------------------------------------------------------
                                              2.634204   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020852    0.002875    0.522715 v fanout74/A (sg13g2_buf_8)
     5    0.030407    0.017857    0.051544    0.574259 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018026    0.001853    0.576112 v fanout73/A (sg13g2_buf_8)
     8    0.038348    0.019281    0.051027    0.627139 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022204    0.005880    0.633019 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018546    0.138493    0.126255    0.759274 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.138504    0.000976    0.760250 ^ _185_/B (sg13g2_nor2_2)
     5    0.018849    0.051276    0.066087    0.826336 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.051292    0.000837    0.827174 v _189_/A2 (sg13g2_o21ai_1)
     1    0.007030    0.072487    0.078999    0.906172 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.072488    0.000528    0.906700 ^ output29/A (sg13g2_buf_2)
     1    0.055245    0.077489    0.112080    1.018780 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.077829    0.004157    1.022937 ^ sine_out[32] (out)
                                              1.022937   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.022937   data arrival time
---------------------------------------------------------------------------------------------
                                              2.777063   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002943    0.016019    0.108778    0.197183 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016019    0.000113    0.197296 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010224    0.039507    0.259816    0.457112 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039507    0.000431    0.457543 ^ fanout75/A (sg13g2_buf_8)
     5    0.037665    0.021658    0.056875    0.514419 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022351    0.002927    0.517346 ^ fanout74/A (sg13g2_buf_8)
     5    0.031089    0.019104    0.049306    0.566652 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019291    0.001889    0.568542 ^ fanout73/A (sg13g2_buf_8)
     8    0.038673    0.020690    0.048701    0.617243 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022969    0.005199    0.622442 ^ _137_/B (sg13g2_nand3_1)
     5    0.025244    0.157357    0.141127    0.763569 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.157370    0.001201    0.764770 v _138_/B (sg13g2_nor2_1)
     2    0.010050    0.084217    0.094093    0.858863 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.084219    0.000302    0.859165 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003799    0.037943    0.058445    0.917610 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.037944    0.000279    0.917889 v output8/A (sg13g2_buf_2)
     1    0.052387    0.060718    0.094688    1.012577 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.060802    0.001574    1.014151 v sine_out[13] (out)
                                              1.014151   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.014151   data arrival time
---------------------------------------------------------------------------------------------
                                              2.785849   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020852    0.002875    0.522715 v fanout74/A (sg13g2_buf_8)
     5    0.030407    0.017857    0.051544    0.574259 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018026    0.001853    0.576112 v fanout73/A (sg13g2_buf_8)
     8    0.038348    0.019281    0.051027    0.627139 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022204    0.005880    0.633019 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018546    0.138493    0.126255    0.759274 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.138504    0.000976    0.760250 ^ _185_/B (sg13g2_nor2_2)
     5    0.018849    0.051276    0.066087    0.826336 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.051280    0.000470    0.826806 v _186_/A2 (sg13g2_a21oi_1)
     1    0.008175    0.063220    0.073136    0.899943 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.063231    0.000626    0.900569 ^ output27/A (sg13g2_buf_2)
     1    0.054943    0.077042    0.108309    1.008878 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.077362    0.004018    1.012896 ^ sine_out[30] (out)
                                              1.012896   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.012896   data arrival time
---------------------------------------------------------------------------------------------
                                              2.787104   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020852    0.002875    0.522715 v fanout74/A (sg13g2_buf_8)
     5    0.030407    0.017857    0.051544    0.574259 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018026    0.001853    0.576112 v fanout73/A (sg13g2_buf_8)
     8    0.038348    0.019281    0.051027    0.627139 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022204    0.005880    0.633019 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018546    0.138493    0.126255    0.759274 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.138503    0.000936    0.760210 ^ _147_/B (sg13g2_nand2_1)
     2    0.011506    0.067071    0.086722    0.846932 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.067112    0.001361    0.848293 v _275_/B (sg13g2_nor2_1)
     1    0.006409    0.052365    0.057145    0.905438 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.052389    0.000423    0.905861 ^ output30/A (sg13g2_buf_2)
     1    0.054544    0.076513    0.105127    1.010988 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.076578    0.001819    1.012807 ^ sine_out[3] (out)
                                              1.012807   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.012807   data arrival time
---------------------------------------------------------------------------------------------
                                              2.787193   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020852    0.002875    0.522715 v fanout74/A (sg13g2_buf_8)
     5    0.030407    0.017857    0.051544    0.574259 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018026    0.001853    0.576112 v fanout73/A (sg13g2_buf_8)
     8    0.038348    0.019281    0.051027    0.627139 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022204    0.005880    0.633019 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018546    0.138493    0.126255    0.759274 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.138504    0.000976    0.760250 ^ _185_/B (sg13g2_nor2_2)
     5    0.018849    0.051276    0.066087    0.826336 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.051280    0.000461    0.826797 v _278_/B (sg13g2_nor2_1)
     1    0.009669    0.065722    0.066020    0.892818 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.065749    0.001070    0.893888 ^ output33/A (sg13g2_buf_2)
     1    0.052935    0.074499    0.107638    1.001526 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.074778    0.003696    1.005222 ^ sine_out[6] (out)
                                              1.005222   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.005222   data arrival time
---------------------------------------------------------------------------------------------
                                              2.794778   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020852    0.002875    0.522715 v fanout74/A (sg13g2_buf_8)
     5    0.030407    0.017857    0.051544    0.574259 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018026    0.001853    0.576112 v fanout73/A (sg13g2_buf_8)
     8    0.038348    0.019281    0.051027    0.627139 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020495    0.003512    0.630651 v _141_/A (sg13g2_or2_1)
     3    0.016347    0.045324    0.091263    0.721914 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.045330    0.000556    0.722470 v _173_/A2 (sg13g2_o21ai_1)
     2    0.010336    0.090884    0.092474    0.814944 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.090892    0.000628    0.815572 ^ _174_/B (sg13g2_nand2_1)
     1    0.004884    0.035678    0.053888    0.869460 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.035688    0.000376    0.869836 v _175_/B (sg13g2_nand2_1)
     1    0.006683    0.029621    0.034796    0.904632 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.029623    0.000440    0.905072 ^ output22/A (sg13g2_buf_2)
     1    0.052852    0.074369    0.093549    0.998621 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.074658    0.003754    1.002376 ^ sine_out[26] (out)
                                              1.002376   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.002376   data arrival time
---------------------------------------------------------------------------------------------
                                              2.797624   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002943    0.016019    0.108778    0.197183 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016019    0.000113    0.197296 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010224    0.039507    0.259816    0.457112 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039507    0.000431    0.457543 ^ fanout75/A (sg13g2_buf_8)
     5    0.037665    0.021658    0.056875    0.514419 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022351    0.002927    0.517346 ^ fanout74/A (sg13g2_buf_8)
     5    0.031089    0.019104    0.049306    0.566652 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019291    0.001889    0.568542 ^ fanout73/A (sg13g2_buf_8)
     8    0.038673    0.020690    0.048701    0.617243 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022969    0.005199    0.622442 ^ _137_/B (sg13g2_nand3_1)
     5    0.025244    0.157357    0.141127    0.763569 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.157370    0.001201    0.764770 v _138_/B (sg13g2_nor2_1)
     2    0.010050    0.084217    0.094093    0.858863 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.084222    0.000488    0.859351 ^ _279_/B (sg13g2_nor2_1)
     1    0.006619    0.031152    0.042215    0.901566 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.031181    0.000738    0.902303 v output34/A (sg13g2_buf_2)
     1    0.053163    0.061789    0.091120    0.993424 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.062159    0.003884    0.997307 v sine_out[7] (out)
                                              0.997307   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.997307   data arrival time
---------------------------------------------------------------------------------------------
                                              2.802693   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002943    0.016019    0.108778    0.197183 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016019    0.000113    0.197296 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010224    0.039507    0.259816    0.457112 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039507    0.000431    0.457543 ^ fanout75/A (sg13g2_buf_8)
     5    0.037665    0.021658    0.056875    0.514419 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022351    0.002927    0.517346 ^ fanout74/A (sg13g2_buf_8)
     5    0.031089    0.019104    0.049306    0.566652 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019291    0.001889    0.568542 ^ fanout73/A (sg13g2_buf_8)
     8    0.038673    0.020690    0.048701    0.617243 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022969    0.005199    0.622442 ^ _137_/B (sg13g2_nand3_1)
     5    0.025244    0.157357    0.141127    0.763569 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.157375    0.001395    0.764964 v _156_/B (sg13g2_nand2b_1)
     2    0.010056    0.060775    0.073583    0.838547 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.060797    0.000891    0.839439 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.006750    0.040877    0.054847    0.894286 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.040883    0.000446    0.894732 v output23/A (sg13g2_buf_2)
     1    0.052936    0.061697    0.094866    0.989597 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.062012    0.003580    0.993177 v sine_out[27] (out)
                                              0.993177   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.993177   data arrival time
---------------------------------------------------------------------------------------------
                                              2.806823   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002943    0.016019    0.108778    0.197183 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016019    0.000113    0.197296 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010224    0.039507    0.259816    0.457112 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039507    0.000431    0.457543 ^ fanout75/A (sg13g2_buf_8)
     5    0.037665    0.021658    0.056875    0.514419 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022351    0.002927    0.517346 ^ fanout74/A (sg13g2_buf_8)
     5    0.031089    0.019104    0.049306    0.566652 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019291    0.001889    0.568542 ^ fanout73/A (sg13g2_buf_8)
     8    0.038673    0.020690    0.048701    0.617243 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022969    0.005199    0.622442 ^ _137_/B (sg13g2_nand3_1)
     5    0.025244    0.157357    0.141127    0.763569 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.157375    0.001395    0.764964 v _156_/B (sg13g2_nand2b_1)
     2    0.010056    0.060775    0.073583    0.838547 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.060794    0.000830    0.839377 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004862    0.038863    0.055313    0.894690 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.038863    0.000327    0.895016 v output13/A (sg13g2_buf_2)
     1    0.051669    0.060000    0.094545    0.989562 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.060080    0.001506    0.991068 v sine_out[18] (out)
                                              0.991068   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.991068   data arrival time
---------------------------------------------------------------------------------------------
                                              2.808932   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020852    0.002875    0.522715 v fanout74/A (sg13g2_buf_8)
     5    0.030407    0.017857    0.051544    0.574259 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018026    0.001853    0.576112 v fanout73/A (sg13g2_buf_8)
     8    0.038348    0.019281    0.051027    0.627139 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022204    0.005880    0.633019 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018546    0.138493    0.126255    0.759274 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.138503    0.000936    0.760210 ^ _147_/B (sg13g2_nand2_1)
     2    0.011506    0.067071    0.086722    0.846932 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.067111    0.001355    0.848286 v _149_/B (sg13g2_nand2_1)
     1    0.006441    0.034998    0.043041    0.891327 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.035011    0.000838    0.892165 ^ output10/A (sg13g2_buf_2)
     1    0.051687    0.072437    0.096227    0.988392 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.072471    0.001280    0.989672 ^ sine_out[15] (out)
                                              0.989672   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.989672   data arrival time
---------------------------------------------------------------------------------------------
                                              2.810328   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020852    0.002875    0.522715 v fanout74/A (sg13g2_buf_8)
     5    0.030407    0.017857    0.051544    0.574259 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018026    0.001853    0.576112 v fanout73/A (sg13g2_buf_8)
     8    0.038348    0.019281    0.051027    0.627139 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022594    0.006322    0.633461 v _140_/A (sg13g2_nor2_2)
     5    0.024707    0.074119    0.072400    0.705861 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.074171    0.001585    0.707446 ^ _152_/B (sg13g2_nor2_2)
     4    0.019434    0.039135    0.049973    0.757419 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.039213    0.001389    0.758808 v _155_/B1 (sg13g2_a221oi_1)
     1    0.006024    0.093039    0.096634    0.855442 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.093039    0.000394    0.855837 ^ output12/A (sg13g2_buf_2)
     1    0.051658    0.072789    0.118458    0.974295 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.072863    0.001489    0.975784 ^ sine_out[17] (out)
                                              0.975784   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.975784   data arrival time
---------------------------------------------------------------------------------------------
                                              2.824216   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002943    0.016019    0.108778    0.197183 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016019    0.000113    0.197296 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010224    0.039507    0.259816    0.457112 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039507    0.000431    0.457543 ^ fanout75/A (sg13g2_buf_8)
     5    0.037665    0.021658    0.056875    0.514419 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022351    0.002927    0.517346 ^ fanout74/A (sg13g2_buf_8)
     5    0.031089    0.019104    0.049306    0.566652 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019271    0.001800    0.568453 ^ _132_/A (sg13g2_nand2_2)
     4    0.020763    0.050859    0.050237    0.618690 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.051027    0.002349    0.621039 v _163_/A2 (sg13g2_o21ai_1)
     4    0.025153    0.180197    0.163531    0.784571 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.180244    0.002351    0.786921 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004124    0.058225    0.080001    0.866922 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.058226    0.000273    0.867195 v output25/A (sg13g2_buf_2)
     1    0.054840    0.063888    0.102683    0.969878 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.064261    0.003961    0.973839 v sine_out[29] (out)
                                              0.973839   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.973839   data arrival time
---------------------------------------------------------------------------------------------
                                              2.826161   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020852    0.002875    0.522715 v fanout74/A (sg13g2_buf_8)
     5    0.030407    0.017857    0.051544    0.574259 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018026    0.001853    0.576112 v fanout73/A (sg13g2_buf_8)
     8    0.038348    0.019281    0.051027    0.627139 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022594    0.006322    0.633461 v _140_/A (sg13g2_nor2_2)
     5    0.024707    0.074119    0.072400    0.705861 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.074193    0.001892    0.707753 ^ _144_/A (sg13g2_nand2_1)
     2    0.010601    0.058636    0.067716    0.775469 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.058679    0.001305    0.776775 v _212_/B (sg13g2_nor2_1)
     2    0.012263    0.079879    0.079038    0.855813 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.079881    0.000326    0.856139 ^ output26/A (sg13g2_buf_2)
     1    0.052988    0.074373    0.114454    0.970593 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.074459    0.001668    0.972261 ^ sine_out[2] (out)
                                              0.972261   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.972261   data arrival time
---------------------------------------------------------------------------------------------
                                              2.827739   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002943    0.016019    0.108778    0.197183 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016019    0.000113    0.197296 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010224    0.039507    0.259816    0.457112 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039507    0.000431    0.457543 ^ fanout75/A (sg13g2_buf_8)
     5    0.037665    0.021658    0.056875    0.514419 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022351    0.002927    0.517346 ^ fanout74/A (sg13g2_buf_8)
     5    0.031089    0.019104    0.049306    0.566652 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019271    0.001800    0.568453 ^ _132_/A (sg13g2_nand2_2)
     4    0.020763    0.050859    0.050237    0.618690 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.051027    0.002349    0.621039 v _163_/A2 (sg13g2_o21ai_1)
     4    0.025153    0.180197    0.163531    0.784571 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.180242    0.002309    0.786879 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004654    0.052863    0.080602    0.867481 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.052863    0.000306    0.867787 v output17/A (sg13g2_buf_2)
     1    0.051801    0.060330    0.099943    0.967730 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.060414    0.001556    0.969286 v sine_out[21] (out)
                                              0.969286   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.969286   data arrival time
---------------------------------------------------------------------------------------------
                                              2.830714   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002943    0.016019    0.108778    0.197183 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016019    0.000113    0.197296 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010224    0.039507    0.259816    0.457112 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039507    0.000431    0.457543 ^ fanout75/A (sg13g2_buf_8)
     5    0.037665    0.021658    0.056875    0.514419 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022351    0.002927    0.517346 ^ fanout74/A (sg13g2_buf_8)
     5    0.031089    0.019104    0.049306    0.566652 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019271    0.001800    0.568453 ^ _132_/A (sg13g2_nand2_2)
     4    0.020763    0.050859    0.050237    0.618690 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.051027    0.002349    0.621039 v _163_/A2 (sg13g2_o21ai_1)
     4    0.025153    0.180197    0.163531    0.784571 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.180210    0.001241    0.785812 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003761    0.049840    0.077083    0.862895 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.049840    0.000149    0.863044 v output5/A (sg13g2_buf_2)
     1    0.052823    0.061706    0.098194    0.961239 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.062028    0.003621    0.964860 v sine_out[10] (out)
                                              0.964860   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.964860   data arrival time
---------------------------------------------------------------------------------------------
                                              2.835140   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020852    0.002875    0.522715 v fanout74/A (sg13g2_buf_8)
     5    0.030407    0.017857    0.051544    0.574259 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018026    0.001853    0.576112 v fanout73/A (sg13g2_buf_8)
     8    0.038348    0.019281    0.051027    0.627139 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022204    0.005880    0.633019 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018546    0.138493    0.126255    0.759274 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.138502    0.000913    0.760187 ^ _171_/A (sg13g2_nand2_1)
     1    0.004151    0.044634    0.057925    0.818111 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.044634    0.000297    0.818409 v _172_/B (sg13g2_nand2_1)
     1    0.006777    0.031528    0.037543    0.855951 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.031530    0.000431    0.856383 ^ output21/A (sg13g2_buf_2)
     1    0.053004    0.074559    0.094593    0.950976 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.074806    0.003479    0.954455 ^ sine_out[25] (out)
                                              0.954455   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.954455   data arrival time
---------------------------------------------------------------------------------------------
                                              2.845545   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002943    0.016019    0.108778    0.197183 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016019    0.000113    0.197296 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010224    0.039507    0.259816    0.457112 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039507    0.000431    0.457543 ^ fanout75/A (sg13g2_buf_8)
     5    0.037665    0.021658    0.056875    0.514419 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022351    0.002927    0.517346 ^ fanout74/A (sg13g2_buf_8)
     5    0.031089    0.019104    0.049306    0.566652 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019271    0.001800    0.568453 ^ _132_/A (sg13g2_nand2_2)
     4    0.020763    0.050859    0.050237    0.618690 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.051027    0.002349    0.621039 v _163_/A2 (sg13g2_o21ai_1)
     4    0.025153    0.180197    0.163531    0.784571 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.180221    0.001679    0.786250 ^ _276_/B (sg13g2_nor2_1)
     1    0.007494    0.048281    0.061779    0.848029 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.048310    0.000549    0.848578 v output31/A (sg13g2_buf_2)
     1    0.054090    0.062983    0.098454    0.947032 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.063325    0.003770    0.950802 v sine_out[4] (out)
                                              0.950802   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.950802   data arrival time
---------------------------------------------------------------------------------------------
                                              2.849198   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002943    0.016019    0.108778    0.197183 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016019    0.000113    0.197296 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.010224    0.039507    0.259816    0.457112 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039507    0.000431    0.457543 ^ fanout75/A (sg13g2_buf_8)
     5    0.037665    0.021658    0.056875    0.514419 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022351    0.002927    0.517346 ^ fanout74/A (sg13g2_buf_8)
     5    0.031089    0.019104    0.049306    0.566652 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.019291    0.001889    0.568542 ^ fanout73/A (sg13g2_buf_8)
     8    0.038673    0.020690    0.048701    0.617243 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022969    0.005199    0.622442 ^ _137_/B (sg13g2_nand3_1)
     5    0.025244    0.157357    0.141127    0.763569 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.157362    0.000791    0.764359 v _166_/A (sg13g2_nor2_1)
     1    0.003430    0.047114    0.060588    0.824947 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.047114    0.000137    0.825084 ^ _167_/B (sg13g2_nor2_1)
     1    0.006136    0.026496    0.031753    0.856837 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.026500    0.000607    0.857445 v output19/A (sg13g2_buf_2)
     1    0.052658    0.061206    0.089117    0.946562 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.061538    0.003658    0.950220 v sine_out[23] (out)
                                              0.950220   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.950220   data arrival time
---------------------------------------------------------------------------------------------
                                              2.849780   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020852    0.002875    0.522715 v fanout74/A (sg13g2_buf_8)
     5    0.030407    0.017857    0.051544    0.574259 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018026    0.001853    0.576112 v fanout73/A (sg13g2_buf_8)
     8    0.038348    0.019281    0.051027    0.627139 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.021800    0.005393    0.632532 v _158_/B (sg13g2_nor2_1)
     3    0.016305    0.094984    0.082461    0.714993 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.094994    0.000816    0.715809 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003991    0.043092    0.062063    0.777872 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.043092    0.000287    0.778159 v _160_/B (sg13g2_nor2_1)
     1    0.007212    0.052464    0.054075    0.832235 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.052482    0.000752    0.832987 ^ output14/A (sg13g2_buf_2)
     1    0.051861    0.072743    0.102959    0.935946 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.072820    0.001527    0.937473 ^ sine_out[19] (out)
                                              0.937473   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.937473   data arrival time
---------------------------------------------------------------------------------------------
                                              2.862526   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020852    0.002875    0.522715 v fanout74/A (sg13g2_buf_8)
     5    0.030407    0.017857    0.051544    0.574259 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018026    0.001853    0.576112 v fanout73/A (sg13g2_buf_8)
     8    0.038348    0.019281    0.051027    0.627139 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022594    0.006322    0.633461 v _140_/A (sg13g2_nor2_2)
     5    0.024707    0.074119    0.072400    0.705861 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.074193    0.001892    0.707753 ^ _144_/A (sg13g2_nand2_1)
     2    0.010601    0.058636    0.067716    0.775469 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.058666    0.001095    0.776564 v _145_/B (sg13g2_nand2_1)
     1    0.007799    0.036566    0.043839    0.820403 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.036589    0.000685    0.821089 ^ output9/A (sg13g2_buf_2)
     1    0.051733    0.072787    0.096706    0.917794 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.072835    0.001525    0.919320 ^ sine_out[14] (out)
                                              0.919320   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.919320   data arrival time
---------------------------------------------------------------------------------------------
                                              2.880681   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020852    0.002875    0.522715 v fanout74/A (sg13g2_buf_8)
     5    0.030407    0.017857    0.051544    0.574259 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018026    0.001853    0.576112 v fanout73/A (sg13g2_buf_8)
     8    0.038348    0.019281    0.051027    0.627139 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022594    0.006322    0.633461 v _140_/A (sg13g2_nor2_2)
     5    0.024707    0.074119    0.072400    0.705861 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.074171    0.001585    0.707446 ^ _152_/B (sg13g2_nor2_2)
     4    0.019434    0.039135    0.049973    0.757419 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.039162    0.000941    0.758361 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003975    0.046960    0.053929    0.812289 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.046960    0.000300    0.812589 ^ output6/A (sg13g2_buf_2)
     1    0.052046    0.073219    0.099645    0.912234 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.073487    0.003590    0.915824 ^ sine_out[11] (out)
                                              0.915824   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.915824   data arrival time
---------------------------------------------------------------------------------------------
                                              2.884176   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020852    0.002875    0.522715 v fanout74/A (sg13g2_buf_8)
     5    0.030407    0.017857    0.051544    0.574259 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018026    0.001853    0.576112 v fanout73/A (sg13g2_buf_8)
     8    0.038348    0.019281    0.051027    0.627139 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022594    0.006322    0.633461 v _140_/A (sg13g2_nor2_2)
     5    0.024707    0.074119    0.072400    0.705861 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.074171    0.001585    0.707446 ^ _152_/B (sg13g2_nor2_2)
     4    0.019434    0.039135    0.049973    0.757419 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.039163    0.000956    0.758375 v _277_/B (sg13g2_nor2_1)
     1    0.006811    0.051056    0.051559    0.809934 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.051082    0.000505    0.810439 ^ output32/A (sg13g2_buf_2)
     1    0.052610    0.073971    0.101687    0.912126 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.074251    0.003690    0.915816 ^ sine_out[5] (out)
                                              0.915816   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.915816   data arrival time
---------------------------------------------------------------------------------------------
                                              2.884184   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020852    0.002875    0.522715 v fanout74/A (sg13g2_buf_8)
     5    0.030407    0.017857    0.051544    0.574259 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018026    0.001853    0.576112 v fanout73/A (sg13g2_buf_8)
     8    0.038348    0.019281    0.051027    0.627139 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022594    0.006322    0.633461 v _140_/A (sg13g2_nor2_2)
     5    0.024707    0.074119    0.072400    0.705861 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.074171    0.001585    0.707446 ^ _152_/B (sg13g2_nor2_2)
     4    0.019434    0.039135    0.049973    0.757419 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.039196    0.001210    0.758630 v _165_/A2 (sg13g2_a21oi_1)
     1    0.004193    0.041659    0.054773    0.813403 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.041660    0.000294    0.813698 ^ output18/A (sg13g2_buf_2)
     1    0.052487    0.073978    0.097973    0.911671 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.074246    0.003604    0.915274 ^ sine_out[22] (out)
                                              0.915274   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.915274   data arrival time
---------------------------------------------------------------------------------------------
                                              2.884725   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020852    0.002875    0.522715 v fanout74/A (sg13g2_buf_8)
     5    0.030407    0.017857    0.051544    0.574259 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018026    0.001853    0.576112 v fanout73/A (sg13g2_buf_8)
     8    0.038348    0.019281    0.051027    0.627139 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022594    0.006322    0.633461 v _140_/A (sg13g2_nor2_2)
     5    0.024707    0.074119    0.072400    0.705861 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.074146    0.001146    0.707007 ^ _169_/A (sg13g2_nand2_1)
     1    0.003658    0.033227    0.043573    0.750580 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.033228    0.000145    0.750725 v _170_/B (sg13g2_nand2_1)
     1    0.007276    0.030512    0.035191    0.785916 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.030558    0.000602    0.786518 ^ output20/A (sg13g2_buf_2)
     1    0.052331    0.073698    0.093534    0.880052 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.073966    0.003600    0.883652 ^ sine_out[24] (out)
                                              0.883652   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.883652   data arrival time
---------------------------------------------------------------------------------------------
                                              2.916348   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021193    0.003642    0.523483 v _178_/A2 (sg13g2_a21oi_1)
     1    0.003553    0.036912    0.047770    0.571253 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.036912    0.000142    0.571394 ^ _179_/B (sg13g2_nand2_1)
     2    0.010913    0.056441    0.058939    0.630333 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.056467    0.000980    0.631313 v _281_/B (sg13g2_nor2_1)
     1    0.006666    0.051942    0.055287    0.686600 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.051968    0.000905    0.687505 ^ output35/A (sg13g2_buf_2)
     1    0.053168    0.074742    0.103842    0.791347 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.074797    0.001658    0.793004 ^ sine_out[8] (out)
                                              0.793004   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.793004   data arrival time
---------------------------------------------------------------------------------------------
                                              3.006996   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021193    0.003642    0.523483 v _178_/A2 (sg13g2_a21oi_1)
     1    0.003553    0.036912    0.047770    0.571253 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.036912    0.000142    0.571394 ^ _179_/B (sg13g2_nand2_1)
     2    0.010913    0.056441    0.058939    0.630333 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.056455    0.000729    0.631062 v _180_/B (sg13g2_nand2_1)
     1    0.004414    0.028425    0.035607    0.666668 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.028426    0.000173    0.666841 ^ output24/A (sg13g2_buf_2)
     1    0.053512    0.075015    0.095022    0.761863 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.075074    0.001724    0.763587 ^ sine_out[28] (out)
                                              0.763587   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.763587   data arrival time
---------------------------------------------------------------------------------------------
                                              3.036412   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000525    0.216622 ^ fanout58/A (sg13g2_buf_2)
     7    0.031648    0.048611    0.079248    0.295869 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.048732    0.001799    0.297669 ^ fanout57/A (sg13g2_buf_1)
     4    0.028269    0.078302    0.095119    0.392788 ^ fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.078397    0.002231    0.395019 ^ _181_/B (sg13g2_and2_1)
     4    0.019222    0.058071    0.103580    0.498599 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.058091    0.001009    0.499608 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.007216    0.045749    0.050818    0.550426 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.045753    0.000461    0.550888 v output28/A (sg13g2_buf_2)
     1    0.055532    0.064349    0.099734    0.650621 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.064474    0.002050    0.652671 v sine_out[31] (out)
                                              0.652671   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.652671   data arrival time
---------------------------------------------------------------------------------------------
                                              3.147329   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014674    0.036465    0.127204    0.214321 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036475    0.000577    0.214899 v fanout61/A (sg13g2_buf_2)
     5    0.034641    0.045678    0.077076    0.291975 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.046316    0.004361    0.296336 v fanout60/A (sg13g2_buf_8)
     8    0.035031    0.020013    0.062065    0.358401 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.020024    0.000787    0.359188 v _131_/A (sg13g2_or2_1)
     6    0.027934    0.066703    0.111536    0.470724 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.066770    0.001365    0.472089 v _280_/B1 (sg13g2_a21oi_1)
     1    0.004357    0.048697    0.057066    0.529155 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.048698    0.000289    0.529444 ^ output36/A (sg13g2_buf_2)
     1    0.052459    0.073762    0.100663    0.630107 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.074034    0.003634    0.633741 ^ sine_out[9] (out)
                                              0.633741   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.633741   data arrival time
---------------------------------------------------------------------------------------------
                                              3.166259   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015854    0.000843    0.087471 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.003356    0.014266    0.108816    0.196287 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.014266    0.000133    0.196420 v fanout70/A (sg13g2_buf_2)
     5    0.032300    0.042248    0.067537    0.263957 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.042561    0.002887    0.266844 v fanout69/A (sg13g2_buf_8)
     8    0.041655    0.021324    0.062146    0.328991 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.021623    0.001800    0.330790 v _125_/A (sg13g2_inv_2)
     3    0.023901    0.036313    0.035247    0.366037 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.036361    0.001090    0.367128 ^ _161_/A (sg13g2_nand2_1)
     3    0.017851    0.080253    0.078142    0.445269 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.080279    0.001209    0.446478 v _162_/A2 (sg13g2_a21oi_1)
     1    0.006191    0.055367    0.073305    0.519783 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.055369    0.000617    0.520401 ^ output16/A (sg13g2_buf_2)
     1    0.051965    0.072897    0.104165    0.624566 ^ output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.072974    0.001530    0.626096 ^ sine_out[20] (out)
                                              0.626096   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.626096   data arrival time
---------------------------------------------------------------------------------------------
                                              3.173904   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000493    0.087121 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.011367    0.029674    0.121825    0.208946 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.029676    0.000298    0.209244 v fanout68/A (sg13g2_buf_2)
     6    0.033310    0.043944    0.073685    0.282929 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.044241    0.002968    0.285897 v _142_/A (sg13g2_or2_1)
     7    0.038041    0.087414    0.133575    0.419472 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.087622    0.003222    0.422694 v _148_/A2 (sg13g2_a21oi_1)
     1    0.008021    0.064637    0.082531    0.505225 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.064681    0.000894    0.506119 ^ output11/A (sg13g2_buf_2)
     1    0.051725    0.072662    0.107559    0.613679 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.072738    0.001508    0.615186 ^ sine_out[16] (out)
                                              0.615186   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.615186   data arrival time
---------------------------------------------------------------------------------------------
                                              3.184813   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014674    0.036465    0.127204    0.214321 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036475    0.000577    0.214899 v fanout61/A (sg13g2_buf_2)
     5    0.034641    0.045678    0.077076    0.291975 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.046316    0.004361    0.296336 v fanout60/A (sg13g2_buf_8)
     8    0.035031    0.020013    0.062065    0.358401 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.020352    0.002492    0.360893 v _130_/A (sg13g2_nor2_1)
     2    0.013103    0.079133    0.073546    0.434438 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.079150    0.000938    0.435377 ^ _284_/A (sg13g2_and2_1)
     1    0.004411    0.022945    0.073304    0.508681 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.022949    0.000294    0.508975 ^ output7/A (sg13g2_buf_2)
     1    0.052413    0.073754    0.090624    0.599599 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.074027    0.003638    0.603237 ^ sine_out[12] (out)
                                              0.603237   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.603237   data arrival time
---------------------------------------------------------------------------------------------
                                              3.196763   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016758    0.001288    0.088502 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009082    0.030285    0.120147    0.208649 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.030292    0.000460    0.209109 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.004265    0.025725    0.252553    0.461662 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.025725    0.000296    0.461958 ^ output2/A (sg13g2_buf_2)
     1    0.050717    0.071472    0.091130    0.553087 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.071576    0.002217    0.555304 ^ sign (out)
                                              0.555304   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.555304   data arrival time
---------------------------------------------------------------------------------------------
                                              3.244696   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016758    0.001288    0.088502 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009043    0.025053    0.118318    0.206820 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.025068    0.000562    0.207382 v _127_/A (sg13g2_inv_1)
     1    0.008566    0.028767    0.030722    0.238104 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.028791    0.000668    0.238771 ^ output3/A (sg13g2_buf_2)
     1    0.051098    0.071989    0.092616    0.331388 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.072097    0.002274    0.333661 ^ signB (out)
                                              0.333661   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.333661   data arrival time
---------------------------------------------------------------------------------------------
                                              3.466339   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020852    0.002875    0.522715 v fanout74/A (sg13g2_buf_8)
     5    0.030407    0.017857    0.051544    0.574259 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018026    0.001853    0.576112 v fanout73/A (sg13g2_buf_8)
     8    0.038348    0.019281    0.051027    0.627139 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022594    0.006322    0.633461 v _140_/A (sg13g2_nor2_2)
     5    0.024707    0.074119    0.072400    0.705861 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.074193    0.001892    0.707753 ^ _144_/A (sg13g2_nand2_1)
     2    0.010601    0.058636    0.067716    0.775469 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.058679    0.001305    0.776775 v _212_/B (sg13g2_nor2_1)
     2    0.012263    0.079879    0.079038    0.855813 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.079894    0.000902    0.856715 ^ _213_/C (sg13g2_nand3_1)
     2    0.012051    0.087154    0.103133    0.959848 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.087172    0.001026    0.960873 v _214_/B (sg13g2_xnor2_1)
     1    0.002475    0.027221    0.075720    1.036594 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.027222    0.000155    1.036749 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001744    0.023216    0.249886    1.286635 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.023216    0.000067    1.286702 v _300_/D (sg13g2_dfrbpq_1)
                                              1.286702   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018430    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    5.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    5.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    5.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    5.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016758    0.001288    5.088502 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.888502   clock uncertainty
                                  0.000000    4.888502   clock reconvergence pessimism
                                 -0.070048    4.818455   library setup time
                                              4.818455   data required time
---------------------------------------------------------------------------------------------
                                              4.818455   data required time
                                             -1.286702   data arrival time
---------------------------------------------------------------------------------------------
                                              3.531753   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016757    0.001268    0.088482 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004782    0.016859    0.111436    0.199918 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.016863    0.000314    0.200232 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009998    0.039796    0.264281    0.464512 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.039796    0.000420    0.464933 v fanout54/A (sg13g2_buf_8)
     8    0.041080    0.021067    0.061044    0.525977 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.021651    0.002847    0.528823 v _191_/B (sg13g2_xnor2_1)
     2    0.011580    0.059787    0.081116    0.609939 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.059790    0.000331    0.610270 v _193_/A2 (sg13g2_o21ai_1)
     2    0.012199    0.103594    0.106488    0.716758 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.103609    0.000990    0.717748 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010933    0.069896    0.089186    0.806934 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.069930    0.000594    0.807528 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011129    0.096670    0.107233    0.914761 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.096677    0.000644    0.915405 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010758    0.064660    0.085187    1.000593 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.064663    0.000327    1.000920 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007653    0.077919    0.086653    1.087573 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.077926    0.000326    1.087899 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001942    0.038664    0.070347    1.158246 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.038664    0.000075    1.158321 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.158321   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018430    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    5.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    5.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    5.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    5.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    5.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.887129   clock uncertainty
                                  0.000000    4.887129   clock reconvergence pessimism
                                 -0.080994    4.806136   library setup time
                                              4.806136   data required time
---------------------------------------------------------------------------------------------
                                              4.806136   data required time
                                             -1.158321   data arrival time
---------------------------------------------------------------------------------------------
                                              3.647815   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016757    0.001268    0.088482 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004782    0.016859    0.111436    0.199918 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.016863    0.000314    0.200232 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009998    0.039796    0.264281    0.464512 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.039796    0.000420    0.464933 v fanout54/A (sg13g2_buf_8)
     8    0.041080    0.021067    0.061044    0.525977 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.021651    0.002847    0.528823 v _191_/B (sg13g2_xnor2_1)
     2    0.011580    0.059787    0.081116    0.609939 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.059790    0.000331    0.610270 v _193_/A2 (sg13g2_o21ai_1)
     2    0.012199    0.103594    0.106488    0.716758 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.103609    0.000990    0.717748 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010933    0.069896    0.089186    0.806934 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.069930    0.000594    0.807528 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011129    0.096670    0.107233    0.914761 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.096677    0.000644    0.915405 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010758    0.064660    0.085187    1.000593 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.064670    0.000617    1.001209 v _208_/B (sg13g2_xor2_1)
     1    0.001988    0.035671    0.070540    1.071749 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.035671    0.000074    1.071823 v _298_/D (sg13g2_dfrbpq_1)
                                              1.071823   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018430    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    5.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    5.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    5.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    5.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    5.087118 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.887117   clock uncertainty
                                  0.000000    4.887117   clock reconvergence pessimism
                                 -0.073558    4.813560   library setup time
                                              4.813560   data required time
---------------------------------------------------------------------------------------------
                                              4.813560   data required time
                                             -1.071823   data arrival time
---------------------------------------------------------------------------------------------
                                              3.741737   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020852    0.002875    0.522715 v fanout74/A (sg13g2_buf_8)
     5    0.030407    0.017857    0.051544    0.574259 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018026    0.001853    0.576112 v fanout73/A (sg13g2_buf_8)
     8    0.038348    0.019281    0.051027    0.627139 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022594    0.006322    0.633461 v _140_/A (sg13g2_nor2_2)
     5    0.024707    0.074119    0.072400    0.705861 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.074193    0.001892    0.707753 ^ _144_/A (sg13g2_nand2_1)
     2    0.010601    0.058636    0.067716    0.775469 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.058679    0.001305    0.776775 v _212_/B (sg13g2_nor2_1)
     2    0.012263    0.079879    0.079038    0.855813 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.079894    0.000902    0.856715 ^ _213_/C (sg13g2_nand3_1)
     2    0.012051    0.087154    0.103133    0.959848 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.087160    0.000629    0.960477 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003200    0.046401    0.040517    1.000994 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.046401    0.000128    1.001122 ^ _219_/A (sg13g2_inv_1)
     1    0.002868    0.016432    0.023346    1.024468 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016432    0.000175    1.024643 v _301_/D (sg13g2_dfrbpq_1)
                                              1.024643   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018430    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    5.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    5.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    5.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    5.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016757    0.001268    5.088482 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.888482   clock uncertainty
                                  0.000000    4.888482   clock reconvergence pessimism
                                 -0.068229    4.820253   library setup time
                                              4.820253   data required time
---------------------------------------------------------------------------------------------
                                              4.820253   data required time
                                             -1.024643   data arrival time
---------------------------------------------------------------------------------------------
                                              3.795610   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016757    0.001268    0.088482 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004782    0.016859    0.111436    0.199918 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.016863    0.000314    0.200232 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009998    0.039796    0.264281    0.464512 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.039796    0.000420    0.464933 v fanout54/A (sg13g2_buf_8)
     8    0.041080    0.021067    0.061044    0.525977 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.021651    0.002847    0.528823 v _191_/B (sg13g2_xnor2_1)
     2    0.011580    0.059787    0.081116    0.609939 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.059790    0.000331    0.610270 v _193_/A2 (sg13g2_o21ai_1)
     2    0.012199    0.103594    0.106488    0.716758 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.103609    0.000990    0.717748 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010933    0.069896    0.089186    0.806934 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.069930    0.000594    0.807528 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011129    0.096670    0.107233    0.914761 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.096679    0.000719    0.915480 ^ _204_/B (sg13g2_xor2_1)
     1    0.001856    0.034505    0.078630    0.994110 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.034505    0.000070    0.994180 ^ _297_/D (sg13g2_dfrbpq_1)
                                              0.994180   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018430    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    5.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    5.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    5.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    5.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000493    5.087121 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.887122   clock uncertainty
                                  0.000000    4.887122   clock reconvergence pessimism
                                 -0.079981    4.807141   library setup time
                                              4.807141   data required time
---------------------------------------------------------------------------------------------
                                              4.807141   data required time
                                             -0.994180   data arrival time
---------------------------------------------------------------------------------------------
                                              3.812961   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016757    0.001268    0.088482 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004782    0.016859    0.111436    0.199918 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.016863    0.000314    0.200232 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009998    0.039796    0.264281    0.464512 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.039796    0.000420    0.464933 v fanout54/A (sg13g2_buf_8)
     8    0.041080    0.021067    0.061044    0.525977 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.021651    0.002847    0.528823 v _191_/B (sg13g2_xnor2_1)
     2    0.011580    0.059787    0.081116    0.609939 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.059790    0.000331    0.610270 v _193_/A2 (sg13g2_o21ai_1)
     2    0.012199    0.103594    0.106488    0.716758 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.103609    0.000990    0.717748 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010933    0.069896    0.089186    0.806934 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.069934    0.000724    0.807658 v _200_/A (sg13g2_xor2_1)
     1    0.002909    0.038150    0.075809    0.883468 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.038150    0.000204    0.883672 v _296_/D (sg13g2_dfrbpq_1)
                                              0.883672   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018430    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    5.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    5.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    5.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    5.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015854    0.000843    5.087471 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.887471   clock uncertainty
                                  0.000000    4.887471   clock reconvergence pessimism
                                 -0.074220    4.813251   library setup time
                                              4.813251   data required time
---------------------------------------------------------------------------------------------
                                              4.813251   data required time
                                             -0.883672   data arrival time
---------------------------------------------------------------------------------------------
                                              3.929579   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016757    0.001268    0.088482 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004782    0.016859    0.111436    0.199918 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.016863    0.000314    0.200232 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009998    0.039796    0.264281    0.464512 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.039796    0.000420    0.464933 v fanout54/A (sg13g2_buf_8)
     8    0.041080    0.021067    0.061044    0.525977 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.021651    0.002847    0.528823 v _191_/B (sg13g2_xnor2_1)
     2    0.011580    0.059787    0.081116    0.609939 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.059790    0.000331    0.610270 v _193_/A2 (sg13g2_o21ai_1)
     2    0.012199    0.103594    0.106488    0.716758 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.103606    0.000887    0.717646 ^ _196_/A (sg13g2_xor2_1)
     1    0.004469    0.049555    0.093497    0.811143 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.049555    0.000245    0.811387 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.811387   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018430    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    5.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    5.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    5.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    5.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016762    0.001326    5.088540 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.888540   clock uncertainty
                                  0.000000    4.888540   clock reconvergence pessimism
                                 -0.083541    4.804999   library setup time
                                              4.804999   data required time
---------------------------------------------------------------------------------------------
                                              4.804999   data required time
                                             -0.811387   data arrival time
---------------------------------------------------------------------------------------------
                                              3.993611   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016757    0.001268    0.088482 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004782    0.016859    0.111436    0.199918 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.016863    0.000314    0.200232 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009998    0.039796    0.264281    0.464512 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.039796    0.000420    0.464933 v fanout54/A (sg13g2_buf_8)
     8    0.041080    0.021067    0.061044    0.525977 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.021651    0.002847    0.528823 v _191_/B (sg13g2_xnor2_1)
     2    0.012093    0.080961    0.074794    0.603617 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.080969    0.000646    0.604264 ^ _192_/B (sg13g2_xnor2_1)
     1    0.002735    0.046163    0.071721    0.675985 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.046163    0.000168    0.676153 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.676153   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018430    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    5.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    5.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    5.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    5.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    5.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.888405   clock uncertainty
                                  0.000000    4.888405   clock reconvergence pessimism
                                 -0.082717    4.805688   library setup time
                                              4.805688   data required time
---------------------------------------------------------------------------------------------
                                              4.805688   data required time
                                             -0.676153   data arrival time
---------------------------------------------------------------------------------------------
                                              4.129535   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016750    0.001154    0.088368 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001975    0.011830    0.106894    0.195262 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011830    0.000075    0.195337 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010044    0.039901    0.261922    0.457259 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.039901    0.000421    0.457680 v fanout77/A (sg13g2_buf_8)
     7    0.047991    0.022946    0.062031    0.519711 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.023740    0.003186    0.522898 v _128_/A (sg13g2_inv_2)
     5    0.028122    0.042423    0.038991    0.561889 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.042476    0.001256    0.563145 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.563145   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018430    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    5.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    5.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    5.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    5.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016750    0.001154    5.088368 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.888368   clock uncertainty
                                  0.000000    4.888368   clock reconvergence pessimism
                                 -0.081820    4.806549   library setup time
                                              4.806549   data required time
---------------------------------------------------------------------------------------------
                                              4.806549   data required time
                                             -0.563145   data arrival time
---------------------------------------------------------------------------------------------
                                              4.243404   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002966    0.013617    0.108517    0.196922 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.013617    0.000114    0.197036 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009997    0.039797    0.262686    0.459722 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.039797    0.000421    0.460144 v fanout75/A (sg13g2_buf_8)
     5    0.037082    0.020181    0.059697    0.519840 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020852    0.002875    0.522715 v fanout74/A (sg13g2_buf_8)
     5    0.030407    0.017857    0.051544    0.574259 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018026    0.001853    0.576112 v fanout73/A (sg13g2_buf_8)
     8    0.038348    0.019281    0.051027    0.627139 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022204    0.005880    0.633019 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018546    0.138493    0.126255    0.759274 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.138495    0.000441    0.759714 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.010069    0.066392    0.092468    0.852183 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.066431    0.000683    0.852865 v _267_/A1 (sg13g2_o21ai_1)
     1    0.005232    0.061889    0.078669    0.931534 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.061890    0.000339    0.931873 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003583    0.037615    0.050362    0.982236 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.037616    0.000142    0.982378 v _273_/A (sg13g2_nor2_1)
     1    0.005190    0.044615    0.048356    1.030734 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.044631    0.000373    1.031107 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005310    0.043875    0.047804    1.078911 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.043876    0.000371    1.079282 v output15/A (sg13g2_buf_2)
     1    0.053997    0.062741    0.098007    1.177289 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.062846    0.001822    1.179111 v sine_out[1] (out)
                                              1.179111   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.179111   data arrival time
---------------------------------------------------------------------------------------------
                                              2.620888   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_fast_1p32V_m40C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_fast_1p32V_m40C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.139293e-04 0.000000e+00 9.376656e-09 1.139387e-04  58.0%
Combinational        7.617514e-07 1.889161e-06 8.872102e-08 2.739633e-06   1.4%
Clock                5.591069e-05 2.364154e-05 1.376714e-07 7.968990e-05  40.6%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.706017e-04 2.553069e-05 2.357692e-07 1.963682e-04 100.0%
                            86.9%        13.0%         0.1%
%OL_METRIC_F power__internal__total 0.00017060172103811055
%OL_METRIC_F power__switching__total 2.5530694983899593e-5
%OL_METRIC_F power__leakage__total 2.3576922103529796e-7
%OL_METRIC_F power__total 0.00019636818615254015

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_fast_1p32V_m40C -0.20138460913320555
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.087117 source latency _298_/CLK ^
-0.088502 target latency _300_/CLK ^
-0.200000 clock uncertainty
0.000000 CRPR
--------------
-0.201385 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_fast_1p32V_m40C 0.2014225787617216
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.088540 source latency _295_/CLK ^
-0.087117 target latency _298_/CLK ^
0.200000 clock uncertainty
0.000000 CRPR
--------------
0.201423 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_fast_1p32V_m40C 0.11377940578419551
nom_fast_1p32V_m40C: 0.11377940578419551
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_fast_1p32V_m40C 2.62088846932326
nom_fast_1p32V_m40C: 2.62088846932326
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_fast_1p32V_m40C 0
nom_fast_1p32V_m40C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C 0.113779
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C 3.531753
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.087117         network latency _298_/CLK
        0.088540 network latency _295_/CLK
---------------
0.087117 0.088540 latency
        0.001423 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.092494         network latency _298_/CLK
        0.093741 network latency _295_/CLK
---------------
0.092494 0.093741 latency
        0.001246 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.47 fmax = 681.08
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_fast_1p32V_m40C corner to /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_11-39-07/55-openroad-stapostpnr/nom_fast_1p32V_m40C/DigitalSine__nom_fast_1p32V_m40C.lib…
