// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        input_r_address1,
        input_r_ce1,
        input_r_q1,
        conv_out_address0,
        conv_out_ce0,
        conv_out_we0,
        conv_out_d0
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_pp0_stage0 = 7'd2;
parameter    ap_ST_fsm_pp0_stage1 = 7'd4;
parameter    ap_ST_fsm_pp0_stage2 = 7'd8;
parameter    ap_ST_fsm_pp0_stage3 = 7'd16;
parameter    ap_ST_fsm_pp0_stage4 = 7'd32;
parameter    ap_ST_fsm_state48 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] input_r_address0;
output   input_r_ce0;
input  [31:0] input_r_q0;
output  [9:0] input_r_address1;
output   input_r_ce1;
input  [31:0] input_r_q1;
output  [11:0] conv_out_address0;
output   conv_out_ce0;
output   conv_out_we0;
output  [31:0] conv_out_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] input_r_address0;
reg input_r_ce0;
reg[9:0] input_r_address1;
reg input_r_ce1;
reg[11:0] conv_out_address0;
reg conv_out_ce0;
reg conv_out_we0;
reg[31:0] conv_out_d0;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] conv_1_weights_address0;
reg    conv_1_weights_ce0;
wire   [31:0] conv_1_weights_q0;
reg   [5:0] conv_1_weights_address1;
reg    conv_1_weights_ce1;
wire   [31:0] conv_1_weights_q1;
reg   [5:0] conv_1_weights_address2;
reg    conv_1_weights_ce2;
wire   [31:0] conv_1_weights_q2;
reg   [5:0] conv_1_weights_address3;
reg    conv_1_weights_ce3;
wire   [31:0] conv_1_weights_q3;
reg   [5:0] conv_1_weights_address4;
reg    conv_1_weights_ce4;
wire   [31:0] conv_1_weights_q4;
reg   [5:0] conv_1_weights_address5;
reg    conv_1_weights_ce5;
wire   [31:0] conv_1_weights_q5;
reg   [2:0] conv_1_bias_address0;
reg    conv_1_bias_ce0;
wire   [31:0] conv_1_bias_q0;
reg   [10:0] indvar_flatten30_reg_492;
reg   [4:0] r_0_reg_503;
reg   [6:0] indvar_flatten_reg_515;
reg   [4:0] c_0_reg_527;
reg   [2:0] f_0_0_reg_538;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_state13_pp0_stage1_iter2;
wire    ap_block_state18_pp0_stage1_iter3;
wire    ap_block_state23_pp0_stage1_iter4;
wire    ap_block_state28_pp0_stage1_iter5;
wire    ap_block_state33_pp0_stage1_iter6;
wire    ap_block_state38_pp0_stage1_iter7;
wire    ap_block_state43_pp0_stage1_iter8;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln8_reg_1570;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_state14_pp0_stage2_iter2;
wire    ap_block_state19_pp0_stage2_iter3;
wire    ap_block_state24_pp0_stage2_iter4;
wire    ap_block_state29_pp0_stage2_iter5;
wire    ap_block_state34_pp0_stage2_iter6;
wire    ap_block_state39_pp0_stage2_iter7;
wire    ap_block_state44_pp0_stage2_iter8;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state10_pp0_stage3_iter1;
wire    ap_block_state15_pp0_stage3_iter2;
wire    ap_block_state20_pp0_stage3_iter3;
wire    ap_block_state25_pp0_stage3_iter4;
wire    ap_block_state30_pp0_stage3_iter5;
wire    ap_block_state35_pp0_stage3_iter6;
wire    ap_block_state40_pp0_stage3_iter7;
wire    ap_block_state45_pp0_stage3_iter8;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state11_pp0_stage4_iter1;
wire    ap_block_state16_pp0_stage4_iter2;
wire    ap_block_state21_pp0_stage4_iter3;
wire    ap_block_state26_pp0_stage4_iter4;
wire    ap_block_state31_pp0_stage4_iter5;
wire    ap_block_state36_pp0_stage4_iter6;
wire    ap_block_state41_pp0_stage4_iter7;
wire    ap_block_state46_pp0_stage4_iter8;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
wire    ap_block_state17_pp0_stage0_iter3;
wire    ap_block_state22_pp0_stage0_iter4;
wire    ap_block_state27_pp0_stage0_iter5;
wire    ap_block_state32_pp0_stage0_iter6;
wire    ap_block_state37_pp0_stage0_iter7;
wire    ap_block_state42_pp0_stage0_iter8;
wire    ap_block_state47_pp0_stage0_iter9;
wire    ap_block_pp0_stage0_11001;
wire   [31:0] grp_fu_564_p2;
reg   [31:0] reg_664;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] icmp_ln8_reg_1570_pp0_iter7_reg;
reg    ap_enable_reg_pp0_iter8;
reg   [0:0] icmp_ln8_reg_1570_pp0_iter8_reg;
wire   [4:0] r_fu_670_p2;
reg   [4:0] r_reg_1565;
wire   [0:0] icmp_ln8_fu_688_p2;
reg   [0:0] icmp_ln8_reg_1570_pp0_iter1_reg;
reg   [0:0] icmp_ln8_reg_1570_pp0_iter2_reg;
reg   [0:0] icmp_ln8_reg_1570_pp0_iter3_reg;
reg   [0:0] icmp_ln8_reg_1570_pp0_iter4_reg;
reg   [0:0] icmp_ln8_reg_1570_pp0_iter5_reg;
reg   [0:0] icmp_ln8_reg_1570_pp0_iter6_reg;
wire   [10:0] add_ln8_fu_694_p2;
reg   [10:0] add_ln8_reg_1574;
wire   [0:0] icmp_ln11_fu_700_p2;
reg   [0:0] icmp_ln11_reg_1579;
wire   [4:0] select_ln30_1_fu_714_p3;
reg   [4:0] select_ln30_1_reg_1586;
reg   [4:0] select_ln30_1_reg_1586_pp0_iter1_reg;
reg   [4:0] select_ln30_1_reg_1586_pp0_iter2_reg;
reg   [4:0] select_ln30_1_reg_1586_pp0_iter3_reg;
reg   [4:0] select_ln30_1_reg_1586_pp0_iter4_reg;
reg   [4:0] select_ln30_1_reg_1586_pp0_iter5_reg;
reg   [4:0] select_ln30_1_reg_1586_pp0_iter6_reg;
reg   [4:0] select_ln30_1_reg_1586_pp0_iter7_reg;
reg   [4:0] select_ln30_1_reg_1586_pp0_iter8_reg;
wire   [10:0] sub_ln23_fu_746_p2;
reg   [10:0] sub_ln23_reg_1592;
wire   [2:0] select_ln30_6_fu_798_p3;
reg   [2:0] select_ln30_6_reg_1597;
reg   [2:0] select_ln30_6_reg_1597_pp0_iter1_reg;
reg   [2:0] select_ln30_6_reg_1597_pp0_iter2_reg;
reg   [2:0] select_ln30_6_reg_1597_pp0_iter3_reg;
reg   [2:0] select_ln30_6_reg_1597_pp0_iter4_reg;
reg   [2:0] select_ln30_6_reg_1597_pp0_iter5_reg;
reg   [2:0] select_ln30_6_reg_1597_pp0_iter6_reg;
reg   [2:0] select_ln30_6_reg_1597_pp0_iter7_reg;
reg   [2:0] select_ln30_6_reg_1597_pp0_iter8_reg;
wire   [4:0] select_ln30_7_fu_806_p3;
reg   [4:0] select_ln30_7_reg_1607;
reg   [4:0] select_ln30_7_reg_1607_pp0_iter1_reg;
reg   [4:0] select_ln30_7_reg_1607_pp0_iter2_reg;
reg   [4:0] select_ln30_7_reg_1607_pp0_iter3_reg;
reg   [4:0] select_ln30_7_reg_1607_pp0_iter4_reg;
reg   [4:0] select_ln30_7_reg_1607_pp0_iter5_reg;
reg   [4:0] select_ln30_7_reg_1607_pp0_iter6_reg;
reg   [4:0] select_ln30_7_reg_1607_pp0_iter7_reg;
reg   [4:0] select_ln30_7_reg_1607_pp0_iter8_reg;
wire   [10:0] zext_ln30_2_fu_814_p1;
reg   [10:0] zext_ln30_2_reg_1613;
wire   [10:0] zext_ln30_4_fu_843_p1;
reg   [10:0] zext_ln30_4_reg_1624;
wire   [4:0] select_ln30_9_fu_864_p3;
reg   [4:0] select_ln30_9_reg_1635;
wire   [63:0] zext_ln23_fu_872_p1;
reg   [63:0] zext_ln23_reg_1640;
reg   [63:0] zext_ln23_reg_1640_pp0_iter1_reg;
reg   [63:0] zext_ln23_reg_1640_pp0_iter2_reg;
reg   [63:0] zext_ln23_reg_1640_pp0_iter3_reg;
reg   [63:0] zext_ln23_reg_1640_pp0_iter4_reg;
reg   [63:0] zext_ln23_reg_1640_pp0_iter5_reg;
reg   [63:0] zext_ln23_reg_1640_pp0_iter6_reg;
wire   [2:0] add_ln14_fu_892_p2;
reg   [2:0] add_ln14_reg_1655;
reg   [2:0] add_ln14_reg_1655_pp0_iter1_reg;
reg   [2:0] add_ln14_reg_1655_pp0_iter2_reg;
reg   [2:0] add_ln14_reg_1655_pp0_iter3_reg;
reg   [2:0] add_ln14_reg_1655_pp0_iter4_reg;
reg   [2:0] add_ln14_reg_1655_pp0_iter5_reg;
reg   [2:0] add_ln14_reg_1655_pp0_iter6_reg;
reg   [2:0] add_ln14_reg_1655_pp0_iter7_reg;
reg   [2:0] add_ln14_reg_1655_pp0_iter8_reg;
wire   [63:0] zext_ln23_5_fu_898_p1;
reg   [63:0] zext_ln23_5_reg_1664;
reg   [63:0] zext_ln23_5_reg_1664_pp0_iter1_reg;
reg   [63:0] zext_ln23_5_reg_1664_pp0_iter2_reg;
reg   [63:0] zext_ln23_5_reg_1664_pp0_iter3_reg;
reg   [63:0] zext_ln23_5_reg_1664_pp0_iter4_reg;
reg   [63:0] zext_ln23_5_reg_1664_pp0_iter5_reg;
reg   [63:0] zext_ln23_5_reg_1664_pp0_iter6_reg;
reg   [63:0] zext_ln23_5_reg_1664_pp0_iter7_reg;
wire   [2:0] add_ln14_1_fu_918_p2;
reg   [2:0] add_ln14_1_reg_1679;
reg   [2:0] add_ln14_1_reg_1679_pp0_iter1_reg;
reg   [2:0] add_ln14_1_reg_1679_pp0_iter2_reg;
reg   [2:0] add_ln14_1_reg_1679_pp0_iter3_reg;
reg   [2:0] add_ln14_1_reg_1679_pp0_iter4_reg;
reg   [2:0] add_ln14_1_reg_1679_pp0_iter5_reg;
reg   [2:0] add_ln14_1_reg_1679_pp0_iter6_reg;
reg   [2:0] add_ln14_1_reg_1679_pp0_iter7_reg;
reg   [2:0] add_ln14_1_reg_1679_pp0_iter8_reg;
wire   [63:0] zext_ln23_6_fu_924_p1;
reg   [63:0] zext_ln23_6_reg_1688;
reg   [63:0] zext_ln23_6_reg_1688_pp0_iter1_reg;
reg   [63:0] zext_ln23_6_reg_1688_pp0_iter2_reg;
reg   [63:0] zext_ln23_6_reg_1688_pp0_iter3_reg;
reg   [63:0] zext_ln23_6_reg_1688_pp0_iter4_reg;
reg   [63:0] zext_ln23_6_reg_1688_pp0_iter5_reg;
reg   [63:0] zext_ln23_6_reg_1688_pp0_iter6_reg;
reg   [63:0] zext_ln23_6_reg_1688_pp0_iter7_reg;
wire   [10:0] sub_ln23_1_fu_980_p2;
reg   [10:0] sub_ln23_1_reg_1703;
wire   [4:0] add_ln30_fu_993_p2;
reg   [4:0] add_ln30_reg_1709;
wire   [10:0] zext_ln30_5_fu_1009_p1;
reg   [10:0] zext_ln30_5_reg_1720;
wire   [6:0] add_ln11_fu_1097_p2;
reg   [6:0] add_ln11_reg_1761;
wire   [10:0] add_ln23_6_fu_1131_p2;
reg   [10:0] add_ln23_6_reg_1766;
wire   [10:0] add_ln23_10_fu_1145_p2;
reg   [10:0] add_ln23_10_reg_1776;
wire   [10:0] add_ln23_14_fu_1159_p2;
reg   [10:0] add_ln23_14_reg_1786;
wire   [5:0] zext_ln23_17_fu_1164_p1;
reg   [5:0] zext_ln23_17_reg_1791;
wire   [31:0] grp_fu_576_p2;
reg   [31:0] tmp_1_reg_1807;
wire   [31:0] grp_fu_582_p2;
reg   [31:0] tmp_0_0_1_reg_1812;
wire   [5:0] zext_ln23_27_fu_1186_p1;
reg   [5:0] zext_ln23_27_reg_1817;
wire   [31:0] grp_fu_588_p2;
reg   [31:0] tmp_1_39_reg_1833;
wire   [31:0] grp_fu_594_p2;
reg   [31:0] tmp_1_0_1_reg_1838;
wire   [5:0] zext_ln23_37_fu_1208_p1;
reg   [5:0] zext_ln23_37_reg_1843;
wire   [31:0] grp_fu_600_p2;
reg   [31:0] tmp_2_reg_1859;
wire   [31:0] grp_fu_606_p2;
reg   [31:0] tmp_2_0_1_reg_1864;
reg   [31:0] tmp_0_0_2_reg_1889;
reg   [31:0] tmp_0_0_2_reg_1889_pp0_iter1_reg;
reg   [31:0] tmp_0_1_reg_1894;
reg   [31:0] tmp_0_1_reg_1894_pp0_iter1_reg;
reg   [31:0] tmp_0_1_reg_1894_pp0_iter2_reg;
reg   [31:0] tmp_1_0_2_reg_1909;
reg   [31:0] tmp_1_0_2_reg_1909_pp0_iter1_reg;
reg   [31:0] tmp_1_1_reg_1914;
reg   [31:0] tmp_1_1_reg_1914_pp0_iter1_reg;
reg   [31:0] tmp_1_1_reg_1914_pp0_iter2_reg;
reg   [31:0] tmp_2_0_2_reg_1929;
reg   [31:0] tmp_2_0_2_reg_1929_pp0_iter1_reg;
reg   [31:0] tmp_2_1_reg_1934;
reg   [31:0] tmp_2_1_reg_1934_pp0_iter1_reg;
reg   [31:0] tmp_2_1_reg_1934_pp0_iter2_reg;
reg   [31:0] tmp_0_1_1_reg_1949;
reg   [31:0] tmp_0_1_1_reg_1949_pp0_iter1_reg;
reg   [31:0] tmp_0_1_1_reg_1949_pp0_iter2_reg;
reg   [31:0] tmp_0_1_2_reg_1954;
reg   [31:0] tmp_0_1_2_reg_1954_pp0_iter1_reg;
reg   [31:0] tmp_0_1_2_reg_1954_pp0_iter2_reg;
reg   [31:0] tmp_0_1_2_reg_1954_pp0_iter3_reg;
reg   [31:0] tmp_1_1_1_reg_1964;
reg   [31:0] tmp_1_1_1_reg_1964_pp0_iter1_reg;
reg   [31:0] tmp_1_1_1_reg_1964_pp0_iter2_reg;
reg   [31:0] tmp_1_1_2_reg_1969;
reg   [31:0] tmp_1_1_2_reg_1969_pp0_iter1_reg;
reg   [31:0] tmp_1_1_2_reg_1969_pp0_iter2_reg;
reg   [31:0] tmp_1_1_2_reg_1969_pp0_iter3_reg;
reg   [31:0] tmp_2_1_1_reg_1979;
reg   [31:0] tmp_2_1_1_reg_1979_pp0_iter1_reg;
reg   [31:0] tmp_2_1_1_reg_1979_pp0_iter2_reg;
reg   [31:0] tmp_2_1_2_reg_1984;
reg   [31:0] tmp_2_1_2_reg_1984_pp0_iter1_reg;
reg   [31:0] tmp_2_1_2_reg_1984_pp0_iter2_reg;
reg   [31:0] tmp_2_1_2_reg_1984_pp0_iter3_reg;
wire   [2:0] add_ln14_2_fu_1326_p2;
reg   [2:0] add_ln14_2_reg_1989;
wire   [6:0] select_ln11_fu_1331_p3;
reg   [6:0] select_ln11_reg_1994;
reg   [31:0] tmp_0_2_reg_1999;
reg   [31:0] tmp_0_2_reg_1999_pp0_iter2_reg;
reg   [31:0] tmp_0_2_reg_1999_pp0_iter3_reg;
reg   [31:0] tmp_0_2_reg_1999_pp0_iter4_reg;
reg   [31:0] tmp_0_2_reg_1999_pp0_iter5_reg;
reg   [31:0] tmp_0_2_1_reg_2004;
reg   [31:0] tmp_0_2_1_reg_2004_pp0_iter2_reg;
reg   [31:0] tmp_0_2_1_reg_2004_pp0_iter3_reg;
reg   [31:0] tmp_0_2_1_reg_2004_pp0_iter4_reg;
reg   [31:0] tmp_0_2_1_reg_2004_pp0_iter5_reg;
reg   [31:0] tmp_0_2_1_reg_2004_pp0_iter6_reg;
reg   [31:0] tmp_1_2_reg_2009;
reg   [31:0] tmp_1_2_reg_2009_pp0_iter2_reg;
reg   [31:0] tmp_1_2_reg_2009_pp0_iter3_reg;
reg   [31:0] tmp_1_2_reg_2009_pp0_iter4_reg;
reg   [31:0] tmp_1_2_reg_2009_pp0_iter5_reg;
reg   [31:0] tmp_1_2_1_reg_2014;
reg   [31:0] tmp_1_2_1_reg_2014_pp0_iter2_reg;
reg   [31:0] tmp_1_2_1_reg_2014_pp0_iter3_reg;
reg   [31:0] tmp_1_2_1_reg_2014_pp0_iter4_reg;
reg   [31:0] tmp_1_2_1_reg_2014_pp0_iter5_reg;
reg   [31:0] tmp_1_2_1_reg_2014_pp0_iter6_reg;
reg   [31:0] tmp_2_2_reg_2019;
reg   [31:0] tmp_2_2_reg_2019_pp0_iter2_reg;
reg   [31:0] tmp_2_2_reg_2019_pp0_iter3_reg;
reg   [31:0] tmp_2_2_reg_2019_pp0_iter4_reg;
reg   [31:0] tmp_2_2_reg_2019_pp0_iter5_reg;
reg   [31:0] tmp_2_2_1_reg_2024;
reg   [31:0] tmp_2_2_1_reg_2024_pp0_iter2_reg;
reg   [31:0] tmp_2_2_1_reg_2024_pp0_iter3_reg;
reg   [31:0] tmp_2_2_1_reg_2024_pp0_iter4_reg;
reg   [31:0] tmp_2_2_1_reg_2024_pp0_iter5_reg;
reg   [31:0] tmp_2_2_1_reg_2024_pp0_iter6_reg;
wire   [31:0] grp_fu_549_p2;
reg   [31:0] w_sum_4_reg_2029;
reg   [31:0] tmp_0_2_2_reg_2034;
reg   [31:0] tmp_0_2_2_reg_2034_pp0_iter2_reg;
reg   [31:0] tmp_0_2_2_reg_2034_pp0_iter3_reg;
reg   [31:0] tmp_0_2_2_reg_2034_pp0_iter4_reg;
reg   [31:0] tmp_0_2_2_reg_2034_pp0_iter5_reg;
reg   [31:0] tmp_0_2_2_reg_2034_pp0_iter6_reg;
wire   [31:0] grp_fu_554_p2;
reg   [31:0] w_sum_4_1_reg_2039;
reg   [31:0] tmp_1_2_2_reg_2044;
reg   [31:0] tmp_1_2_2_reg_2044_pp0_iter2_reg;
reg   [31:0] tmp_1_2_2_reg_2044_pp0_iter3_reg;
reg   [31:0] tmp_1_2_2_reg_2044_pp0_iter4_reg;
reg   [31:0] tmp_1_2_2_reg_2044_pp0_iter5_reg;
reg   [31:0] tmp_1_2_2_reg_2044_pp0_iter6_reg;
wire   [31:0] grp_fu_559_p2;
reg   [31:0] w_sum_4_2_reg_2049;
reg   [31:0] tmp_2_2_2_reg_2054;
reg   [31:0] tmp_2_2_2_reg_2054_pp0_iter2_reg;
reg   [31:0] tmp_2_2_2_reg_2054_pp0_iter3_reg;
reg   [31:0] tmp_2_2_2_reg_2054_pp0_iter4_reg;
reg   [31:0] tmp_2_2_2_reg_2054_pp0_iter5_reg;
reg   [31:0] tmp_2_2_2_reg_2054_pp0_iter6_reg;
reg   [31:0] w_sum_4_0_0_1_reg_2059;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] w_sum_4_1_0_1_reg_2064;
reg   [31:0] w_sum_4_2_0_1_reg_2069;
reg   [31:0] w_sum_4_0_0_2_reg_2074;
reg   [31:0] w_sum_4_1_0_2_reg_2079;
reg   [31:0] w_sum_4_2_0_2_reg_2084;
reg   [31:0] w_sum_4_0_1_reg_2089;
reg    ap_enable_reg_pp0_iter3;
reg   [31:0] w_sum_4_1_1_reg_2094;
reg   [31:0] w_sum_4_2_1_reg_2099;
reg   [31:0] w_sum_4_0_1_1_reg_2104;
reg    ap_enable_reg_pp0_iter4;
reg   [31:0] w_sum_4_1_1_1_reg_2109;
reg   [31:0] w_sum_4_2_1_1_reg_2114;
reg   [31:0] w_sum_4_0_1_2_reg_2119;
reg    ap_enable_reg_pp0_iter5;
wire   [31:0] grp_fu_568_p2;
reg   [31:0] w_sum_4_1_1_2_reg_2124;
wire   [31:0] grp_fu_572_p2;
reg   [31:0] w_sum_4_2_1_2_reg_2129;
reg   [31:0] w_sum_4_0_2_reg_2134;
reg    ap_enable_reg_pp0_iter6;
reg   [31:0] w_sum_4_1_2_reg_2139;
reg   [31:0] w_sum_4_2_2_reg_2144;
reg   [31:0] w_sum_4_0_2_1_reg_2149;
reg   [31:0] w_sum_4_1_2_1_reg_2154;
reg   [31:0] w_sum_4_2_2_1_reg_2159;
reg   [31:0] conv_1_bias_load_reg_2169;
reg   [31:0] conv_1_bias_load_1_reg_2179;
reg   [31:0] w_sum_4_1_2_2_reg_2189;
reg   [31:0] w_sum_4_2_2_2_reg_2194;
reg   [31:0] conv_1_bias_load_2_reg_2199;
reg   [31:0] w_sum_1_reg_2204;
reg   [31:0] w_sum_2_reg_2211;
wire   [12:0] sub_ln30_fu_1361_p2;
reg   [12:0] sub_ln30_reg_2218;
wire   [12:0] add_ln30_4_fu_1497_p2;
reg   [12:0] add_ln30_4_reg_2224;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage4_subdone;
reg    ap_enable_reg_pp0_iter9;
reg   [10:0] ap_phi_mux_indvar_flatten30_phi_fu_496_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_r_0_phi_fu_507_p4;
reg   [6:0] ap_phi_mux_indvar_flatten_phi_fu_519_p4;
reg   [4:0] ap_phi_mux_c_0_phi_fu_531_p4;
reg   [2:0] ap_phi_mux_f_0_0_phi_fu_542_p4;
wire   [63:0] zext_ln23_9_fu_824_p1;
wire   [63:0] zext_ln23_11_fu_853_p1;
wire   [63:0] zext_ln23_20_fu_887_p1;
wire   [63:0] zext_ln23_30_fu_913_p1;
wire   [63:0] zext_ln23_40_fu_939_p1;
wire   [63:0] zext_ln23_10_fu_1004_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln23_13_fu_1017_p1;
wire   [63:0] zext_ln23_21_fu_1031_p1;
wire   [63:0] zext_ln23_22_fu_1042_p1;
wire   [63:0] zext_ln23_31_fu_1056_p1;
wire   [63:0] zext_ln23_32_fu_1067_p1;
wire   [63:0] zext_ln23_41_fu_1081_p1;
wire   [63:0] zext_ln23_42_fu_1092_p1;
wire   [63:0] zext_ln23_12_fu_1140_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln23_14_fu_1154_p1;
wire   [63:0] tmp_18_fu_1167_p3;
wire   [63:0] zext_ln23_23_fu_1181_p1;
wire   [63:0] tmp_20_fu_1189_p3;
wire   [63:0] zext_ln23_33_fu_1203_p1;
wire   [63:0] tmp_22_fu_1211_p3;
wire   [63:0] zext_ln23_43_fu_1225_p1;
wire  signed [63:0] sext_ln23_fu_1230_p1;
wire    ap_block_pp0_stage3;
wire  signed [63:0] sext_ln23_1_fu_1234_p1;
wire   [63:0] zext_ln23_24_fu_1243_p1;
wire   [63:0] zext_ln23_25_fu_1253_p1;
wire   [63:0] zext_ln23_34_fu_1263_p1;
wire   [63:0] zext_ln23_35_fu_1273_p1;
wire   [63:0] zext_ln23_44_fu_1283_p1;
wire   [63:0] zext_ln23_45_fu_1293_p1;
wire   [63:0] zext_ln23_15_fu_1298_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_19_fu_1302_p3;
wire   [63:0] tmp_21_fu_1310_p3;
wire   [63:0] tmp_23_fu_1318_p3;
wire   [63:0] zext_ln30_6_fu_1376_p1;
wire   [63:0] zext_ln30_7_fu_1440_p1;
wire   [63:0] zext_ln30_8_fu_1502_p1;
wire   [31:0] select_ln29_fu_1423_p3;
wire   [31:0] select_ln29_1_fu_1486_p3;
wire   [31:0] select_ln29_2_fu_1547_p3;
reg   [31:0] grp_fu_549_p0;
reg   [31:0] grp_fu_549_p1;
reg   [31:0] grp_fu_554_p0;
reg   [31:0] grp_fu_554_p1;
reg   [31:0] grp_fu_559_p0;
reg   [31:0] grp_fu_559_p1;
reg   [31:0] grp_fu_564_p0;
reg   [31:0] grp_fu_564_p1;
reg   [31:0] grp_fu_568_p0;
reg   [31:0] grp_fu_568_p1;
reg   [31:0] grp_fu_572_p0;
reg   [31:0] grp_fu_572_p1;
reg   [31:0] grp_fu_582_p1;
reg   [31:0] grp_fu_613_p0;
wire   [9:0] tmp_fu_722_p3;
wire   [6:0] tmp_12_fu_734_p3;
wire   [10:0] zext_ln23_1_fu_730_p1;
wire   [10:0] zext_ln23_2_fu_742_p1;
wire   [4:0] c_fu_676_p2;
wire   [4:0] add_ln23_1_fu_682_p2;
wire   [0:0] icmp_ln14_fu_774_p2;
wire   [0:0] xor_ln30_fu_768_p2;
wire   [4:0] select_ln30_fu_706_p3;
wire   [0:0] and_ln30_fu_780_p2;
wire   [0:0] or_ln30_fu_792_p2;
wire   [4:0] add_ln23_3_fu_786_p2;
wire   [10:0] add_ln23_4_fu_818_p2;
wire   [4:0] add_ln23_7_fu_829_p2;
wire   [4:0] select_ln30_4_fu_752_p3;
wire   [4:0] select_ln30_8_fu_835_p3;
wire   [10:0] add_ln23_8_fu_847_p2;
wire   [4:0] add_ln23_11_fu_858_p2;
wire   [4:0] select_ln30_5_fu_760_p3;
wire   [3:0] zext_ln23_19_fu_877_p1;
wire   [3:0] add_ln23_15_fu_881_p2;
wire   [3:0] zext_ln23_29_fu_903_p1;
wire   [3:0] add_ln23_21_fu_907_p2;
wire   [3:0] zext_ln23_39_fu_929_p1;
wire   [3:0] add_ln23_27_fu_933_p2;
wire   [4:0] add_ln23_fu_944_p2;
wire   [4:0] select_ln30_2_fu_950_p3;
wire   [9:0] tmp_13_fu_956_p3;
wire   [6:0] tmp_14_fu_968_p3;
wire   [10:0] zext_ln23_3_fu_964_p1;
wire   [10:0] zext_ln23_4_fu_976_p1;
wire   [4:0] select_ln30_3_fu_986_p3;
wire   [10:0] add_ln23_5_fu_999_p2;
wire   [10:0] add_ln23_12_fu_1012_p2;
wire   [4:0] zext_ln23_18_fu_1022_p1;
wire   [4:0] add_ln23_16_fu_1025_p2;
wire   [4:0] add_ln23_17_fu_1036_p2;
wire   [4:0] zext_ln23_28_fu_1047_p1;
wire   [4:0] add_ln23_22_fu_1050_p2;
wire   [4:0] add_ln23_23_fu_1061_p2;
wire   [4:0] zext_ln23_38_fu_1072_p1;
wire   [4:0] add_ln23_28_fu_1075_p2;
wire   [4:0] add_ln23_29_fu_1086_p2;
wire   [9:0] tmp_15_fu_1103_p3;
wire   [6:0] tmp_16_fu_1114_p3;
wire   [10:0] zext_ln23_7_fu_1110_p1;
wire   [10:0] zext_ln23_8_fu_1121_p1;
wire   [10:0] sub_ln23_2_fu_1125_p2;
wire   [10:0] add_ln23_9_fu_1136_p2;
wire   [10:0] add_ln23_13_fu_1150_p2;
wire   [5:0] add_ln23_18_fu_1175_p2;
wire   [5:0] add_ln23_24_fu_1197_p2;
wire   [5:0] add_ln23_30_fu_1219_p2;
wire   [5:0] add_ln23_19_fu_1238_p2;
wire   [5:0] add_ln23_20_fu_1248_p2;
wire   [5:0] add_ln23_25_fu_1258_p2;
wire   [5:0] add_ln23_26_fu_1268_p2;
wire   [5:0] add_ln23_31_fu_1278_p2;
wire   [5:0] add_ln23_32_fu_1288_p2;
wire   [9:0] grp_fu_1555_p3;
wire   [10:0] tmp_17_fu_1350_p3;
wire   [12:0] p_shl_cast_fu_1343_p3;
wire   [12:0] zext_ln30_3_fu_1357_p1;
wire   [12:0] zext_ln23_16_fu_1367_p1;
wire   [12:0] add_ln30_2_fu_1370_p2;
wire   [31:0] bitcast_ln29_fu_1381_p1;
wire   [7:0] tmp_s_fu_1385_p4;
wire   [22:0] trunc_ln29_fu_1395_p1;
wire   [0:0] icmp_ln29_7_fu_1405_p2;
wire   [0:0] icmp_ln29_fu_1399_p2;
wire   [0:0] or_ln29_fu_1411_p2;
wire   [0:0] grp_fu_613_p2;
wire   [0:0] and_ln29_fu_1417_p2;
wire   [12:0] zext_ln23_26_fu_1432_p1;
wire   [12:0] add_ln30_3_fu_1435_p2;
wire   [31:0] bitcast_ln29_3_fu_1445_p1;
wire   [7:0] tmp_8_fu_1448_p4;
wire   [22:0] trunc_ln29_3_fu_1458_p1;
wire   [0:0] icmp_ln29_9_fu_1468_p2;
wire   [0:0] icmp_ln29_8_fu_1462_p2;
wire   [0:0] or_ln29_3_fu_1474_p2;
wire   [0:0] and_ln29_3_fu_1480_p2;
wire   [12:0] zext_ln23_36_fu_1494_p1;
wire   [31:0] bitcast_ln29_4_fu_1506_p1;
wire   [7:0] tmp_10_fu_1509_p4;
wire   [22:0] trunc_ln29_4_fu_1519_p1;
wire   [0:0] icmp_ln29_11_fu_1529_p2;
wire   [0:0] icmp_ln29_10_fu_1523_p2;
wire   [0:0] or_ln29_4_fu_1535_p2;
wire   [0:0] and_ln29_4_fu_1541_p2;
wire   [5:0] grp_fu_1555_p0;
wire   [4:0] grp_fu_1555_p1;
wire   [4:0] grp_fu_1555_p2;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_CS_fsm_state48;
reg   [6:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [9:0] grp_fu_1555_p10;
wire   [9:0] grp_fu_1555_p20;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
end

conv_1_conv_1_weibkb #(
    .DataWidth( 32 ),
    .AddressRange( 54 ),
    .AddressWidth( 6 ))
conv_1_weights_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_address0),
    .ce0(conv_1_weights_ce0),
    .q0(conv_1_weights_q0),
    .address1(conv_1_weights_address1),
    .ce1(conv_1_weights_ce1),
    .q1(conv_1_weights_q1),
    .address2(conv_1_weights_address2),
    .ce2(conv_1_weights_ce2),
    .q2(conv_1_weights_q2),
    .address3(conv_1_weights_address3),
    .ce3(conv_1_weights_ce3),
    .q3(conv_1_weights_q3),
    .address4(conv_1_weights_address4),
    .ce4(conv_1_weights_ce4),
    .q4(conv_1_weights_q4),
    .address5(conv_1_weights_address5),
    .ce5(conv_1_weights_ce5),
    .q5(conv_1_weights_q5)
);

conv_1_conv_1_bias #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_bias_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_bias_address0),
    .ce0(conv_1_bias_ce0),
    .q0(conv_1_bias_q0)
);

cnn_fadd_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32ncud_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_549_p0),
    .din1(grp_fu_549_p1),
    .ce(1'b1),
    .dout(grp_fu_549_p2)
);

cnn_fadd_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32ncud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_554_p0),
    .din1(grp_fu_554_p1),
    .ce(1'b1),
    .dout(grp_fu_554_p2)
);

cnn_fadd_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32ncud_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_559_p0),
    .din1(grp_fu_559_p1),
    .ce(1'b1),
    .dout(grp_fu_559_p2)
);

cnn_fadd_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32ncud_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_564_p0),
    .din1(grp_fu_564_p1),
    .ce(1'b1),
    .dout(grp_fu_564_p2)
);

cnn_fadd_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32ncud_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_568_p0),
    .din1(grp_fu_568_p1),
    .ce(1'b1),
    .dout(grp_fu_568_p2)
);

cnn_fadd_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32ncud_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_572_p0),
    .din1(grp_fu_572_p1),
    .ce(1'b1),
    .dout(grp_fu_572_p2)
);

cnn_fmul_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ndEe_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_1_weights_q0),
    .din1(input_r_q0),
    .ce(1'b1),
    .dout(grp_fu_576_p2)
);

cnn_fmul_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ndEe_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_1_weights_q1),
    .din1(grp_fu_582_p1),
    .ce(1'b1),
    .dout(grp_fu_582_p2)
);

cnn_fmul_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ndEe_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_1_weights_q2),
    .din1(input_r_q0),
    .ce(1'b1),
    .dout(grp_fu_588_p2)
);

cnn_fmul_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ndEe_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_1_weights_q3),
    .din1(input_r_q1),
    .ce(1'b1),
    .dout(grp_fu_594_p2)
);

cnn_fmul_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ndEe_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_1_weights_q4),
    .din1(input_r_q0),
    .ce(1'b1),
    .dout(grp_fu_600_p2)
);

cnn_fmul_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ndEe_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_1_weights_q5),
    .din1(input_r_q1),
    .ce(1'b1),
    .dout(grp_fu_606_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_613_p0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_613_p2)
);

cnn_mac_muladd_6nfYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
cnn_mac_muladd_6nfYi_U14(
    .din0(grp_fu_1555_p0),
    .din1(grp_fu_1555_p1),
    .din2(grp_fu_1555_p2),
    .dout(grp_fu_1555_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1570 == 1'd0))) begin
        c_0_reg_527 <= select_ln30_7_reg_1607;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        c_0_reg_527 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1570 == 1'd0))) begin
        f_0_0_reg_538 <= add_ln14_2_reg_1989;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        f_0_0_reg_538 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1570 == 1'd0))) begin
        indvar_flatten30_reg_492 <= add_ln8_reg_1574;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten30_reg_492 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1570 == 1'd0))) begin
        indvar_flatten_reg_515 <= select_ln11_reg_1994;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_515 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1570 == 1'd0))) begin
        r_0_reg_503 <= select_ln30_1_reg_1586;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_503 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln11_reg_1579 == 1'd0) & (icmp_ln8_reg_1570 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln11_reg_1761 <= add_ln11_fu_1097_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_fu_688_p2 == 1'd0))) begin
        add_ln14_1_reg_1679 <= add_ln14_1_fu_918_p2;
        add_ln14_reg_1655 <= add_ln14_fu_892_p2;
        icmp_ln11_reg_1579 <= icmp_ln11_fu_700_p2;
        select_ln30_6_reg_1597 <= select_ln30_6_fu_798_p3;
        select_ln30_9_reg_1635 <= select_ln30_9_fu_864_p3;
        sub_ln23_reg_1592[10 : 2] <= sub_ln23_fu_746_p2[10 : 2];
        zext_ln23_5_reg_1664[2 : 0] <= zext_ln23_5_fu_898_p1[2 : 0];
        zext_ln23_6_reg_1688[2 : 0] <= zext_ln23_6_fu_924_p1[2 : 0];
        zext_ln23_reg_1640[2 : 0] <= zext_ln23_fu_872_p1[2 : 0];
        zext_ln30_2_reg_1613[4 : 0] <= zext_ln30_2_fu_814_p1[4 : 0];
        zext_ln30_4_reg_1624[4 : 0] <= zext_ln30_4_fu_843_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln14_1_reg_1679_pp0_iter1_reg <= add_ln14_1_reg_1679;
        add_ln14_1_reg_1679_pp0_iter2_reg <= add_ln14_1_reg_1679_pp0_iter1_reg;
        add_ln14_1_reg_1679_pp0_iter3_reg <= add_ln14_1_reg_1679_pp0_iter2_reg;
        add_ln14_1_reg_1679_pp0_iter4_reg <= add_ln14_1_reg_1679_pp0_iter3_reg;
        add_ln14_1_reg_1679_pp0_iter5_reg <= add_ln14_1_reg_1679_pp0_iter4_reg;
        add_ln14_1_reg_1679_pp0_iter6_reg <= add_ln14_1_reg_1679_pp0_iter5_reg;
        add_ln14_1_reg_1679_pp0_iter7_reg <= add_ln14_1_reg_1679_pp0_iter6_reg;
        add_ln14_1_reg_1679_pp0_iter8_reg <= add_ln14_1_reg_1679_pp0_iter7_reg;
        add_ln14_reg_1655_pp0_iter1_reg <= add_ln14_reg_1655;
        add_ln14_reg_1655_pp0_iter2_reg <= add_ln14_reg_1655_pp0_iter1_reg;
        add_ln14_reg_1655_pp0_iter3_reg <= add_ln14_reg_1655_pp0_iter2_reg;
        add_ln14_reg_1655_pp0_iter4_reg <= add_ln14_reg_1655_pp0_iter3_reg;
        add_ln14_reg_1655_pp0_iter5_reg <= add_ln14_reg_1655_pp0_iter4_reg;
        add_ln14_reg_1655_pp0_iter6_reg <= add_ln14_reg_1655_pp0_iter5_reg;
        add_ln14_reg_1655_pp0_iter7_reg <= add_ln14_reg_1655_pp0_iter6_reg;
        add_ln14_reg_1655_pp0_iter8_reg <= add_ln14_reg_1655_pp0_iter7_reg;
        icmp_ln8_reg_1570 <= icmp_ln8_fu_688_p2;
        icmp_ln8_reg_1570_pp0_iter1_reg <= icmp_ln8_reg_1570;
        icmp_ln8_reg_1570_pp0_iter2_reg <= icmp_ln8_reg_1570_pp0_iter1_reg;
        icmp_ln8_reg_1570_pp0_iter3_reg <= icmp_ln8_reg_1570_pp0_iter2_reg;
        icmp_ln8_reg_1570_pp0_iter4_reg <= icmp_ln8_reg_1570_pp0_iter3_reg;
        icmp_ln8_reg_1570_pp0_iter5_reg <= icmp_ln8_reg_1570_pp0_iter4_reg;
        icmp_ln8_reg_1570_pp0_iter6_reg <= icmp_ln8_reg_1570_pp0_iter5_reg;
        icmp_ln8_reg_1570_pp0_iter7_reg <= icmp_ln8_reg_1570_pp0_iter6_reg;
        icmp_ln8_reg_1570_pp0_iter8_reg <= icmp_ln8_reg_1570_pp0_iter7_reg;
        r_reg_1565 <= r_fu_670_p2;
        select_ln30_1_reg_1586_pp0_iter1_reg <= select_ln30_1_reg_1586;
        select_ln30_1_reg_1586_pp0_iter2_reg <= select_ln30_1_reg_1586_pp0_iter1_reg;
        select_ln30_1_reg_1586_pp0_iter3_reg <= select_ln30_1_reg_1586_pp0_iter2_reg;
        select_ln30_1_reg_1586_pp0_iter4_reg <= select_ln30_1_reg_1586_pp0_iter3_reg;
        select_ln30_1_reg_1586_pp0_iter5_reg <= select_ln30_1_reg_1586_pp0_iter4_reg;
        select_ln30_1_reg_1586_pp0_iter6_reg <= select_ln30_1_reg_1586_pp0_iter5_reg;
        select_ln30_1_reg_1586_pp0_iter7_reg <= select_ln30_1_reg_1586_pp0_iter6_reg;
        select_ln30_1_reg_1586_pp0_iter8_reg <= select_ln30_1_reg_1586_pp0_iter7_reg;
        select_ln30_6_reg_1597_pp0_iter1_reg <= select_ln30_6_reg_1597;
        select_ln30_6_reg_1597_pp0_iter2_reg <= select_ln30_6_reg_1597_pp0_iter1_reg;
        select_ln30_6_reg_1597_pp0_iter3_reg <= select_ln30_6_reg_1597_pp0_iter2_reg;
        select_ln30_6_reg_1597_pp0_iter4_reg <= select_ln30_6_reg_1597_pp0_iter3_reg;
        select_ln30_6_reg_1597_pp0_iter5_reg <= select_ln30_6_reg_1597_pp0_iter4_reg;
        select_ln30_6_reg_1597_pp0_iter6_reg <= select_ln30_6_reg_1597_pp0_iter5_reg;
        select_ln30_6_reg_1597_pp0_iter7_reg <= select_ln30_6_reg_1597_pp0_iter6_reg;
        select_ln30_6_reg_1597_pp0_iter8_reg <= select_ln30_6_reg_1597_pp0_iter7_reg;
        select_ln30_7_reg_1607_pp0_iter1_reg <= select_ln30_7_reg_1607;
        select_ln30_7_reg_1607_pp0_iter2_reg <= select_ln30_7_reg_1607_pp0_iter1_reg;
        select_ln30_7_reg_1607_pp0_iter3_reg <= select_ln30_7_reg_1607_pp0_iter2_reg;
        select_ln30_7_reg_1607_pp0_iter4_reg <= select_ln30_7_reg_1607_pp0_iter3_reg;
        select_ln30_7_reg_1607_pp0_iter5_reg <= select_ln30_7_reg_1607_pp0_iter4_reg;
        select_ln30_7_reg_1607_pp0_iter6_reg <= select_ln30_7_reg_1607_pp0_iter5_reg;
        select_ln30_7_reg_1607_pp0_iter7_reg <= select_ln30_7_reg_1607_pp0_iter6_reg;
        select_ln30_7_reg_1607_pp0_iter8_reg <= select_ln30_7_reg_1607_pp0_iter7_reg;
        tmp_0_2_1_reg_2004_pp0_iter2_reg <= tmp_0_2_1_reg_2004;
        tmp_0_2_1_reg_2004_pp0_iter3_reg <= tmp_0_2_1_reg_2004_pp0_iter2_reg;
        tmp_0_2_1_reg_2004_pp0_iter4_reg <= tmp_0_2_1_reg_2004_pp0_iter3_reg;
        tmp_0_2_1_reg_2004_pp0_iter5_reg <= tmp_0_2_1_reg_2004_pp0_iter4_reg;
        tmp_0_2_1_reg_2004_pp0_iter6_reg <= tmp_0_2_1_reg_2004_pp0_iter5_reg;
        tmp_0_2_reg_1999_pp0_iter2_reg <= tmp_0_2_reg_1999;
        tmp_0_2_reg_1999_pp0_iter3_reg <= tmp_0_2_reg_1999_pp0_iter2_reg;
        tmp_0_2_reg_1999_pp0_iter4_reg <= tmp_0_2_reg_1999_pp0_iter3_reg;
        tmp_0_2_reg_1999_pp0_iter5_reg <= tmp_0_2_reg_1999_pp0_iter4_reg;
        tmp_1_2_1_reg_2014_pp0_iter2_reg <= tmp_1_2_1_reg_2014;
        tmp_1_2_1_reg_2014_pp0_iter3_reg <= tmp_1_2_1_reg_2014_pp0_iter2_reg;
        tmp_1_2_1_reg_2014_pp0_iter4_reg <= tmp_1_2_1_reg_2014_pp0_iter3_reg;
        tmp_1_2_1_reg_2014_pp0_iter5_reg <= tmp_1_2_1_reg_2014_pp0_iter4_reg;
        tmp_1_2_1_reg_2014_pp0_iter6_reg <= tmp_1_2_1_reg_2014_pp0_iter5_reg;
        tmp_1_2_reg_2009_pp0_iter2_reg <= tmp_1_2_reg_2009;
        tmp_1_2_reg_2009_pp0_iter3_reg <= tmp_1_2_reg_2009_pp0_iter2_reg;
        tmp_1_2_reg_2009_pp0_iter4_reg <= tmp_1_2_reg_2009_pp0_iter3_reg;
        tmp_1_2_reg_2009_pp0_iter5_reg <= tmp_1_2_reg_2009_pp0_iter4_reg;
        tmp_2_2_1_reg_2024_pp0_iter2_reg <= tmp_2_2_1_reg_2024;
        tmp_2_2_1_reg_2024_pp0_iter3_reg <= tmp_2_2_1_reg_2024_pp0_iter2_reg;
        tmp_2_2_1_reg_2024_pp0_iter4_reg <= tmp_2_2_1_reg_2024_pp0_iter3_reg;
        tmp_2_2_1_reg_2024_pp0_iter5_reg <= tmp_2_2_1_reg_2024_pp0_iter4_reg;
        tmp_2_2_1_reg_2024_pp0_iter6_reg <= tmp_2_2_1_reg_2024_pp0_iter5_reg;
        tmp_2_2_reg_2019_pp0_iter2_reg <= tmp_2_2_reg_2019;
        tmp_2_2_reg_2019_pp0_iter3_reg <= tmp_2_2_reg_2019_pp0_iter2_reg;
        tmp_2_2_reg_2019_pp0_iter4_reg <= tmp_2_2_reg_2019_pp0_iter3_reg;
        tmp_2_2_reg_2019_pp0_iter5_reg <= tmp_2_2_reg_2019_pp0_iter4_reg;
        zext_ln23_5_reg_1664_pp0_iter1_reg[2 : 0] <= zext_ln23_5_reg_1664[2 : 0];
        zext_ln23_5_reg_1664_pp0_iter2_reg[2 : 0] <= zext_ln23_5_reg_1664_pp0_iter1_reg[2 : 0];
        zext_ln23_5_reg_1664_pp0_iter3_reg[2 : 0] <= zext_ln23_5_reg_1664_pp0_iter2_reg[2 : 0];
        zext_ln23_5_reg_1664_pp0_iter4_reg[2 : 0] <= zext_ln23_5_reg_1664_pp0_iter3_reg[2 : 0];
        zext_ln23_5_reg_1664_pp0_iter5_reg[2 : 0] <= zext_ln23_5_reg_1664_pp0_iter4_reg[2 : 0];
        zext_ln23_5_reg_1664_pp0_iter6_reg[2 : 0] <= zext_ln23_5_reg_1664_pp0_iter5_reg[2 : 0];
        zext_ln23_5_reg_1664_pp0_iter7_reg[2 : 0] <= zext_ln23_5_reg_1664_pp0_iter6_reg[2 : 0];
        zext_ln23_6_reg_1688_pp0_iter1_reg[2 : 0] <= zext_ln23_6_reg_1688[2 : 0];
        zext_ln23_6_reg_1688_pp0_iter2_reg[2 : 0] <= zext_ln23_6_reg_1688_pp0_iter1_reg[2 : 0];
        zext_ln23_6_reg_1688_pp0_iter3_reg[2 : 0] <= zext_ln23_6_reg_1688_pp0_iter2_reg[2 : 0];
        zext_ln23_6_reg_1688_pp0_iter4_reg[2 : 0] <= zext_ln23_6_reg_1688_pp0_iter3_reg[2 : 0];
        zext_ln23_6_reg_1688_pp0_iter5_reg[2 : 0] <= zext_ln23_6_reg_1688_pp0_iter4_reg[2 : 0];
        zext_ln23_6_reg_1688_pp0_iter6_reg[2 : 0] <= zext_ln23_6_reg_1688_pp0_iter5_reg[2 : 0];
        zext_ln23_6_reg_1688_pp0_iter7_reg[2 : 0] <= zext_ln23_6_reg_1688_pp0_iter6_reg[2 : 0];
        zext_ln23_reg_1640_pp0_iter1_reg[2 : 0] <= zext_ln23_reg_1640[2 : 0];
        zext_ln23_reg_1640_pp0_iter2_reg[2 : 0] <= zext_ln23_reg_1640_pp0_iter1_reg[2 : 0];
        zext_ln23_reg_1640_pp0_iter3_reg[2 : 0] <= zext_ln23_reg_1640_pp0_iter2_reg[2 : 0];
        zext_ln23_reg_1640_pp0_iter4_reg[2 : 0] <= zext_ln23_reg_1640_pp0_iter3_reg[2 : 0];
        zext_ln23_reg_1640_pp0_iter5_reg[2 : 0] <= zext_ln23_reg_1640_pp0_iter4_reg[2 : 0];
        zext_ln23_reg_1640_pp0_iter6_reg[2 : 0] <= zext_ln23_reg_1640_pp0_iter5_reg[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln8_reg_1570 == 1'd0))) begin
        add_ln14_2_reg_1989 <= add_ln14_2_fu_1326_p2;
        select_ln11_reg_1994 <= select_ln11_fu_1331_p3;
        tmp_0_1_1_reg_1949 <= grp_fu_576_p2;
        tmp_0_1_2_reg_1954 <= grp_fu_582_p2;
        tmp_1_1_1_reg_1964 <= grp_fu_588_p2;
        tmp_1_1_2_reg_1969 <= grp_fu_594_p2;
        tmp_2_1_1_reg_1979 <= grp_fu_600_p2;
        tmp_2_1_2_reg_1984 <= grp_fu_606_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1570 == 1'd0))) begin
        add_ln23_10_reg_1776 <= add_ln23_10_fu_1145_p2;
        add_ln23_14_reg_1786 <= add_ln23_14_fu_1159_p2;
        add_ln23_6_reg_1766 <= add_ln23_6_fu_1131_p2;
        zext_ln23_17_reg_1791[2 : 0] <= zext_ln23_17_fu_1164_p1[2 : 0];
        zext_ln23_27_reg_1817[2 : 0] <= zext_ln23_27_fu_1186_p1[2 : 0];
        zext_ln23_37_reg_1843[2 : 0] <= zext_ln23_37_fu_1208_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln8_reg_1570_pp0_iter8_reg == 1'd0))) begin
        add_ln30_4_reg_2224 <= add_ln30_4_fu_1497_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln8_reg_1570 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln30_reg_1709 <= add_ln30_fu_993_p2;
        sub_ln23_1_reg_1703[10 : 2] <= sub_ln23_1_fu_980_p2[10 : 2];
        zext_ln30_5_reg_1720[4 : 0] <= zext_ln30_5_fu_1009_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln8_reg_1574 <= add_ln8_fu_694_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1570_pp0_iter7_reg == 1'd0))) begin
        conv_1_bias_load_1_reg_2179 <= conv_1_bias_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_1570_pp0_iter7_reg == 1'd0))) begin
        conv_1_bias_load_2_reg_2199 <= conv_1_bias_q0;
        w_sum_4_1_2_2_reg_2189 <= grp_fu_568_p2;
        w_sum_4_2_2_2_reg_2194 <= grp_fu_572_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (icmp_ln8_reg_1570_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv_1_bias_load_reg_2169 <= conv_1_bias_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_1570_pp0_iter7_reg == 1'd0)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1570_pp0_iter8_reg == 1'd0)))) begin
        reg_664 <= grp_fu_564_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_fu_688_p2 == 1'd0))) begin
        select_ln30_1_reg_1586 <= select_ln30_1_fu_714_p3;
        select_ln30_7_reg_1607 <= select_ln30_7_fu_806_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_1570_pp0_iter8_reg == 1'd0))) begin
        sub_ln30_reg_2218[12 : 1] <= sub_ln30_fu_1361_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1570 == 1'd0))) begin
        tmp_0_0_1_reg_1812 <= grp_fu_582_p2;
        tmp_1_0_1_reg_1838 <= grp_fu_594_p2;
        tmp_1_39_reg_1833 <= grp_fu_588_p2;
        tmp_1_reg_1807 <= grp_fu_576_p2;
        tmp_2_0_1_reg_1864 <= grp_fu_606_p2;
        tmp_2_reg_1859 <= grp_fu_600_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_1570 == 1'd0))) begin
        tmp_0_0_2_reg_1889 <= grp_fu_576_p2;
        tmp_0_1_reg_1894 <= grp_fu_582_p2;
        tmp_1_0_2_reg_1909 <= grp_fu_588_p2;
        tmp_1_1_reg_1914 <= grp_fu_594_p2;
        tmp_2_0_2_reg_1929 <= grp_fu_600_p2;
        tmp_2_1_reg_1934 <= grp_fu_606_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        tmp_0_0_2_reg_1889_pp0_iter1_reg <= tmp_0_0_2_reg_1889;
        tmp_0_1_reg_1894_pp0_iter1_reg <= tmp_0_1_reg_1894;
        tmp_0_1_reg_1894_pp0_iter2_reg <= tmp_0_1_reg_1894_pp0_iter1_reg;
        tmp_1_0_2_reg_1909_pp0_iter1_reg <= tmp_1_0_2_reg_1909;
        tmp_1_1_reg_1914_pp0_iter1_reg <= tmp_1_1_reg_1914;
        tmp_1_1_reg_1914_pp0_iter2_reg <= tmp_1_1_reg_1914_pp0_iter1_reg;
        tmp_2_0_2_reg_1929_pp0_iter1_reg <= tmp_2_0_2_reg_1929;
        tmp_2_1_reg_1934_pp0_iter1_reg <= tmp_2_1_reg_1934;
        tmp_2_1_reg_1934_pp0_iter2_reg <= tmp_2_1_reg_1934_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        tmp_0_1_1_reg_1949_pp0_iter1_reg <= tmp_0_1_1_reg_1949;
        tmp_0_1_1_reg_1949_pp0_iter2_reg <= tmp_0_1_1_reg_1949_pp0_iter1_reg;
        tmp_0_1_2_reg_1954_pp0_iter1_reg <= tmp_0_1_2_reg_1954;
        tmp_0_1_2_reg_1954_pp0_iter2_reg <= tmp_0_1_2_reg_1954_pp0_iter1_reg;
        tmp_0_1_2_reg_1954_pp0_iter3_reg <= tmp_0_1_2_reg_1954_pp0_iter2_reg;
        tmp_1_1_1_reg_1964_pp0_iter1_reg <= tmp_1_1_1_reg_1964;
        tmp_1_1_1_reg_1964_pp0_iter2_reg <= tmp_1_1_1_reg_1964_pp0_iter1_reg;
        tmp_1_1_2_reg_1969_pp0_iter1_reg <= tmp_1_1_2_reg_1969;
        tmp_1_1_2_reg_1969_pp0_iter2_reg <= tmp_1_1_2_reg_1969_pp0_iter1_reg;
        tmp_1_1_2_reg_1969_pp0_iter3_reg <= tmp_1_1_2_reg_1969_pp0_iter2_reg;
        tmp_2_1_1_reg_1979_pp0_iter1_reg <= tmp_2_1_1_reg_1979;
        tmp_2_1_1_reg_1979_pp0_iter2_reg <= tmp_2_1_1_reg_1979_pp0_iter1_reg;
        tmp_2_1_2_reg_1984_pp0_iter1_reg <= tmp_2_1_2_reg_1984;
        tmp_2_1_2_reg_1984_pp0_iter2_reg <= tmp_2_1_2_reg_1984_pp0_iter1_reg;
        tmp_2_1_2_reg_1984_pp0_iter3_reg <= tmp_2_1_2_reg_1984_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1570 == 1'd0))) begin
        tmp_0_2_1_reg_2004 <= grp_fu_582_p2;
        tmp_0_2_reg_1999 <= grp_fu_576_p2;
        tmp_1_2_1_reg_2014 <= grp_fu_594_p2;
        tmp_1_2_reg_2009 <= grp_fu_588_p2;
        tmp_2_2_1_reg_2024 <= grp_fu_606_p2;
        tmp_2_2_reg_2019 <= grp_fu_600_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln8_reg_1570_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_0_2_2_reg_2034 <= grp_fu_576_p2;
        tmp_1_2_2_reg_2044 <= grp_fu_582_p2;
        tmp_2_2_2_reg_2054 <= grp_fu_588_p2;
        w_sum_4_1_reg_2039 <= grp_fu_554_p2;
        w_sum_4_2_reg_2049 <= grp_fu_559_p2;
        w_sum_4_reg_2029 <= grp_fu_549_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_0_2_2_reg_2034_pp0_iter2_reg <= tmp_0_2_2_reg_2034;
        tmp_0_2_2_reg_2034_pp0_iter3_reg <= tmp_0_2_2_reg_2034_pp0_iter2_reg;
        tmp_0_2_2_reg_2034_pp0_iter4_reg <= tmp_0_2_2_reg_2034_pp0_iter3_reg;
        tmp_0_2_2_reg_2034_pp0_iter5_reg <= tmp_0_2_2_reg_2034_pp0_iter4_reg;
        tmp_0_2_2_reg_2034_pp0_iter6_reg <= tmp_0_2_2_reg_2034_pp0_iter5_reg;
        tmp_1_2_2_reg_2044_pp0_iter2_reg <= tmp_1_2_2_reg_2044;
        tmp_1_2_2_reg_2044_pp0_iter3_reg <= tmp_1_2_2_reg_2044_pp0_iter2_reg;
        tmp_1_2_2_reg_2044_pp0_iter4_reg <= tmp_1_2_2_reg_2044_pp0_iter3_reg;
        tmp_1_2_2_reg_2044_pp0_iter5_reg <= tmp_1_2_2_reg_2044_pp0_iter4_reg;
        tmp_1_2_2_reg_2044_pp0_iter6_reg <= tmp_1_2_2_reg_2044_pp0_iter5_reg;
        tmp_2_2_2_reg_2054_pp0_iter2_reg <= tmp_2_2_2_reg_2054;
        tmp_2_2_2_reg_2054_pp0_iter3_reg <= tmp_2_2_2_reg_2054_pp0_iter2_reg;
        tmp_2_2_2_reg_2054_pp0_iter4_reg <= tmp_2_2_2_reg_2054_pp0_iter3_reg;
        tmp_2_2_2_reg_2054_pp0_iter5_reg <= tmp_2_2_2_reg_2054_pp0_iter4_reg;
        tmp_2_2_2_reg_2054_pp0_iter6_reg <= tmp_2_2_2_reg_2054_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1570_pp0_iter8_reg == 1'd0))) begin
        w_sum_1_reg_2204 <= grp_fu_568_p2;
        w_sum_2_reg_2211 <= grp_fu_572_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1570_pp0_iter1_reg == 1'd0))) begin
        w_sum_4_0_0_1_reg_2059 <= grp_fu_549_p2;
        w_sum_4_1_0_1_reg_2064 <= grp_fu_554_p2;
        w_sum_4_2_0_1_reg_2069 <= grp_fu_559_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln8_reg_1570_pp0_iter2_reg == 1'd0))) begin
        w_sum_4_0_0_2_reg_2074 <= grp_fu_549_p2;
        w_sum_4_1_0_2_reg_2079 <= grp_fu_554_p2;
        w_sum_4_2_0_2_reg_2084 <= grp_fu_559_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln8_reg_1570_pp0_iter4_reg == 1'd0))) begin
        w_sum_4_0_1_1_reg_2104 <= grp_fu_549_p2;
        w_sum_4_1_1_1_reg_2109 <= grp_fu_554_p2;
        w_sum_4_2_1_1_reg_2114 <= grp_fu_559_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln8_reg_1570_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        w_sum_4_0_1_2_reg_2119 <= grp_fu_564_p2;
        w_sum_4_1_1_2_reg_2124 <= grp_fu_568_p2;
        w_sum_4_2_1_2_reg_2129 <= grp_fu_572_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_1570_pp0_iter3_reg == 1'd0))) begin
        w_sum_4_0_1_reg_2089 <= grp_fu_549_p2;
        w_sum_4_1_1_reg_2094 <= grp_fu_554_p2;
        w_sum_4_2_1_reg_2099 <= grp_fu_559_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln8_reg_1570_pp0_iter6_reg == 1'd0))) begin
        w_sum_4_0_2_1_reg_2149 <= grp_fu_564_p2;
        w_sum_4_1_2_1_reg_2154 <= grp_fu_568_p2;
        w_sum_4_2_2_1_reg_2159 <= grp_fu_572_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1570_pp0_iter5_reg == 1'd0))) begin
        w_sum_4_0_2_reg_2134 <= grp_fu_564_p2;
        w_sum_4_1_2_reg_2139 <= grp_fu_568_p2;
        w_sum_4_2_2_reg_2144 <= grp_fu_572_p2;
    end
end

always @ (*) begin
    if ((icmp_ln8_fu_688_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1570 == 1'd0))) begin
        ap_phi_mux_c_0_phi_fu_531_p4 = select_ln30_7_reg_1607;
    end else begin
        ap_phi_mux_c_0_phi_fu_531_p4 = c_0_reg_527;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1570 == 1'd0))) begin
        ap_phi_mux_f_0_0_phi_fu_542_p4 = add_ln14_2_reg_1989;
    end else begin
        ap_phi_mux_f_0_0_phi_fu_542_p4 = f_0_0_reg_538;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1570 == 1'd0))) begin
        ap_phi_mux_indvar_flatten30_phi_fu_496_p4 = add_ln8_reg_1574;
    end else begin
        ap_phi_mux_indvar_flatten30_phi_fu_496_p4 = indvar_flatten30_reg_492;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1570 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_519_p4 = select_ln11_reg_1994;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_519_p4 = indvar_flatten_reg_515;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln8_reg_1570 == 1'd0))) begin
        ap_phi_mux_r_0_phi_fu_507_p4 = select_ln30_1_reg_1586;
    end else begin
        ap_phi_mux_r_0_phi_fu_507_p4 = r_0_reg_503;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_bias_address0 = zext_ln23_6_reg_1688_pp0_iter7_reg;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_bias_address0 = zext_ln23_5_reg_1664_pp0_iter7_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_bias_address0 = zext_ln23_reg_1640_pp0_iter6_reg;
        end else begin
            conv_1_bias_address0 = 'bx;
        end
    end else begin
        conv_1_bias_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        conv_1_bias_ce0 = 1'b1;
    end else begin
        conv_1_bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_1_weights_address0 = tmp_19_fu_1302_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_address0 = zext_ln23_24_fu_1243_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_address0 = tmp_18_fu_1167_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_address0 = zext_ln23_21_fu_1031_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_address0 = zext_ln23_fu_872_p1;
        end else begin
            conv_1_weights_address0 = 'bx;
        end
    end else begin
        conv_1_weights_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_1_weights_address1 = tmp_21_fu_1310_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_address1 = zext_ln23_25_fu_1253_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_address1 = zext_ln23_23_fu_1181_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_address1 = zext_ln23_22_fu_1042_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_address1 = zext_ln23_20_fu_887_p1;
        end else begin
            conv_1_weights_address1 = 'bx;
        end
    end else begin
        conv_1_weights_address1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv_1_weights_address2 = tmp_23_fu_1318_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_address2 = zext_ln23_34_fu_1263_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_address2 = tmp_20_fu_1189_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_address2 = zext_ln23_31_fu_1056_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_address2 = zext_ln23_5_fu_898_p1;
        end else begin
            conv_1_weights_address2 = 'bx;
        end
    end else begin
        conv_1_weights_address2 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_address3 = zext_ln23_35_fu_1273_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_address3 = zext_ln23_33_fu_1203_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_address3 = zext_ln23_32_fu_1067_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_address3 = zext_ln23_30_fu_913_p1;
        end else begin
            conv_1_weights_address3 = 'bx;
        end
    end else begin
        conv_1_weights_address3 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_address4 = zext_ln23_44_fu_1283_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_address4 = tmp_22_fu_1211_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_address4 = zext_ln23_41_fu_1081_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_address4 = zext_ln23_6_fu_924_p1;
        end else begin
            conv_1_weights_address4 = 'bx;
        end
    end else begin
        conv_1_weights_address4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv_1_weights_address5 = zext_ln23_45_fu_1293_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv_1_weights_address5 = zext_ln23_43_fu_1225_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_1_weights_address5 = zext_ln23_42_fu_1092_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_1_weights_address5 = zext_ln23_40_fu_939_p1;
        end else begin
            conv_1_weights_address5 = 'bx;
        end
    end else begin
        conv_1_weights_address5 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_weights_ce0 = 1'b1;
    end else begin
        conv_1_weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_weights_ce1 = 1'b1;
    end else begin
        conv_1_weights_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_weights_ce2 = 1'b1;
    end else begin
        conv_1_weights_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_weights_ce3 = 1'b1;
    end else begin
        conv_1_weights_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_weights_ce4 = 1'b1;
    end else begin
        conv_1_weights_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_1_weights_ce5 = 1'b1;
    end else begin
        conv_1_weights_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_address0 = zext_ln30_8_fu_1502_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_out_address0 = zext_ln30_7_fu_1440_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_out_address0 = zext_ln30_6_fu_1376_p1;
    end else begin
        conv_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        conv_out_ce0 = 1'b1;
    end else begin
        conv_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_d0 = select_ln29_2_fu_1547_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_out_d0 = select_ln29_1_fu_1486_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_out_d0 = select_ln29_fu_1423_p3;
    end else begin
        conv_out_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln8_reg_1570_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln8_reg_1570_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln8_reg_1570_pp0_iter8_reg == 1'd0)))) begin
        conv_out_we0 = 1'b1;
    end else begin
        conv_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_549_p0 = w_sum_4_0_1_reg_2089;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_549_p0 = w_sum_4_0_0_2_reg_2074;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_549_p0 = w_sum_4_0_0_1_reg_2059;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_549_p0 = w_sum_4_reg_2029;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_549_p0 = tmp_1_reg_1807;
    end else begin
        grp_fu_549_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_549_p1 = tmp_0_1_1_reg_1949_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_549_p1 = tmp_0_1_reg_1894_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_549_p1 = tmp_0_0_2_reg_1889_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_549_p1 = tmp_0_0_1_reg_1812;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_549_p1 = 32'd0;
    end else begin
        grp_fu_549_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_554_p0 = w_sum_4_1_1_reg_2094;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_554_p0 = w_sum_4_1_0_2_reg_2079;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_554_p0 = w_sum_4_1_0_1_reg_2064;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_554_p0 = w_sum_4_1_reg_2039;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_554_p0 = tmp_1_39_reg_1833;
    end else begin
        grp_fu_554_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_554_p1 = tmp_1_1_1_reg_1964_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_554_p1 = tmp_1_1_reg_1914_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_554_p1 = tmp_1_0_2_reg_1909_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_554_p1 = tmp_1_0_1_reg_1838;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_554_p1 = 32'd0;
    end else begin
        grp_fu_554_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_559_p0 = w_sum_4_2_1_reg_2099;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_559_p0 = w_sum_4_2_0_2_reg_2084;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_559_p0 = w_sum_4_2_0_1_reg_2069;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_559_p0 = w_sum_4_2_reg_2049;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_559_p0 = tmp_2_reg_1859;
    end else begin
        grp_fu_559_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_559_p1 = tmp_2_1_1_reg_1979_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_559_p1 = tmp_2_1_reg_1934_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_559_p1 = tmp_2_0_2_reg_1929_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_559_p1 = tmp_2_0_1_reg_1864;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_559_p1 = 32'd0;
    end else begin
        grp_fu_559_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_564_p0 = reg_664;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_564_p0 = w_sum_4_0_2_1_reg_2149;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_564_p0 = w_sum_4_0_2_reg_2134;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_564_p0 = w_sum_4_0_1_2_reg_2119;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_564_p0 = w_sum_4_0_1_1_reg_2104;
    end else begin
        grp_fu_564_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_564_p1 = conv_1_bias_load_reg_2169;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_564_p1 = tmp_0_2_2_reg_2034_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_564_p1 = tmp_0_2_1_reg_2004_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_564_p1 = tmp_0_2_reg_1999_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_564_p1 = tmp_0_1_2_reg_1954_pp0_iter3_reg;
    end else begin
        grp_fu_564_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_568_p0 = w_sum_4_1_2_2_reg_2189;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_568_p0 = w_sum_4_1_2_1_reg_2154;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_568_p0 = w_sum_4_1_2_reg_2139;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_568_p0 = w_sum_4_1_1_2_reg_2124;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_568_p0 = w_sum_4_1_1_1_reg_2109;
    end else begin
        grp_fu_568_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_568_p1 = conv_1_bias_load_1_reg_2179;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_568_p1 = tmp_1_2_2_reg_2044_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_568_p1 = tmp_1_2_1_reg_2014_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_568_p1 = tmp_1_2_reg_2009_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_568_p1 = tmp_1_1_2_reg_1969_pp0_iter3_reg;
    end else begin
        grp_fu_568_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_572_p0 = w_sum_4_2_2_2_reg_2194;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_572_p0 = w_sum_4_2_2_1_reg_2159;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_572_p0 = w_sum_4_2_2_reg_2144;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_572_p0 = w_sum_4_2_1_2_reg_2129;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_572_p0 = w_sum_4_2_1_1_reg_2114;
    end else begin
        grp_fu_572_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_572_p1 = conv_1_bias_load_2_reg_2199;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_572_p1 = tmp_2_2_2_reg_2054_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_572_p1 = tmp_2_2_1_reg_2024_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_572_p1 = tmp_2_2_reg_2019_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_572_p1 = tmp_2_1_2_reg_1984_pp0_iter3_reg;
    end else begin
        grp_fu_572_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_582_p1 = input_r_q0;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_582_p1 = input_r_q1;
    end else begin
        grp_fu_582_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_613_p0 = w_sum_2_reg_2211;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_613_p0 = w_sum_1_reg_2204;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_613_p0 = grp_fu_564_p2;
        end else begin
            grp_fu_613_p0 = 'bx;
        end
    end else begin
        grp_fu_613_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            input_r_address0 = zext_ln23_15_fu_1298_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            input_r_address0 = sext_ln23_fu_1230_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_r_address0 = zext_ln23_12_fu_1140_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_r_address0 = zext_ln23_13_fu_1017_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_r_address0 = zext_ln23_9_fu_824_p1;
        end else begin
            input_r_address0 = 'bx;
        end
    end else begin
        input_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            input_r_address1 = sext_ln23_1_fu_1234_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_r_address1 = zext_ln23_14_fu_1154_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_r_address1 = zext_ln23_10_fu_1004_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_r_address1 = zext_ln23_11_fu_853_p1;
        end else begin
            input_r_address1 = 'bx;
        end
    end else begin
        input_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        input_r_ce1 = 1'b1;
    end else begin
        input_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln8_fu_688_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln8_fu_688_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln11_fu_1097_p2 = (7'd1 + indvar_flatten_reg_515);

assign add_ln14_1_fu_918_p2 = (3'd2 + select_ln30_6_fu_798_p3);

assign add_ln14_2_fu_1326_p2 = (3'd3 + select_ln30_6_reg_1597);

assign add_ln14_fu_892_p2 = (3'd1 + select_ln30_6_fu_798_p3);

assign add_ln23_10_fu_1145_p2 = (sub_ln23_2_fu_1125_p2 + zext_ln30_4_reg_1624);

assign add_ln23_11_fu_858_p2 = (5'd3 + select_ln30_fu_706_p3);

assign add_ln23_12_fu_1012_p2 = (sub_ln23_reg_1592 + zext_ln30_5_fu_1009_p1);

assign add_ln23_13_fu_1150_p2 = (sub_ln23_1_reg_1703 + zext_ln30_5_reg_1720);

assign add_ln23_14_fu_1159_p2 = (sub_ln23_2_fu_1125_p2 + zext_ln30_5_reg_1720);

assign add_ln23_15_fu_881_p2 = (4'd6 + zext_ln23_19_fu_877_p1);

assign add_ln23_16_fu_1025_p2 = (5'd12 + zext_ln23_18_fu_1022_p1);

assign add_ln23_17_fu_1036_p2 = ($signed(5'd18) + $signed(zext_ln23_18_fu_1022_p1));

assign add_ln23_18_fu_1175_p2 = (6'd30 + zext_ln23_17_fu_1164_p1);

assign add_ln23_19_fu_1238_p2 = ($signed(6'd36) + $signed(zext_ln23_17_reg_1791));

assign add_ln23_1_fu_682_p2 = (ap_phi_mux_c_0_phi_fu_531_p4 + 5'd2);

assign add_ln23_20_fu_1248_p2 = ($signed(6'd42) + $signed(zext_ln23_17_reg_1791));

assign add_ln23_21_fu_907_p2 = (4'd6 + zext_ln23_29_fu_903_p1);

assign add_ln23_22_fu_1050_p2 = (5'd12 + zext_ln23_28_fu_1047_p1);

assign add_ln23_23_fu_1061_p2 = ($signed(5'd18) + $signed(zext_ln23_28_fu_1047_p1));

assign add_ln23_24_fu_1197_p2 = (6'd30 + zext_ln23_27_fu_1186_p1);

assign add_ln23_25_fu_1258_p2 = ($signed(6'd36) + $signed(zext_ln23_27_reg_1817));

assign add_ln23_26_fu_1268_p2 = ($signed(6'd42) + $signed(zext_ln23_27_reg_1817));

assign add_ln23_27_fu_933_p2 = (4'd6 + zext_ln23_39_fu_929_p1);

assign add_ln23_28_fu_1075_p2 = (5'd12 + zext_ln23_38_fu_1072_p1);

assign add_ln23_29_fu_1086_p2 = ($signed(5'd18) + $signed(zext_ln23_38_fu_1072_p1));

assign add_ln23_30_fu_1219_p2 = (6'd30 + zext_ln23_37_fu_1208_p1);

assign add_ln23_31_fu_1278_p2 = ($signed(6'd36) + $signed(zext_ln23_37_reg_1843));

assign add_ln23_32_fu_1288_p2 = ($signed(6'd42) + $signed(zext_ln23_37_reg_1843));

assign add_ln23_3_fu_786_p2 = (5'd1 + select_ln30_fu_706_p3);

assign add_ln23_4_fu_818_p2 = (sub_ln23_fu_746_p2 + zext_ln30_2_fu_814_p1);

assign add_ln23_5_fu_999_p2 = (sub_ln23_1_fu_980_p2 + zext_ln30_2_reg_1613);

assign add_ln23_6_fu_1131_p2 = (sub_ln23_2_fu_1125_p2 + zext_ln30_2_reg_1613);

assign add_ln23_7_fu_829_p2 = (5'd2 + select_ln30_fu_706_p3);

assign add_ln23_8_fu_847_p2 = (sub_ln23_fu_746_p2 + zext_ln30_4_fu_843_p1);

assign add_ln23_9_fu_1136_p2 = (sub_ln23_1_reg_1703 + zext_ln30_4_reg_1624);

assign add_ln23_fu_944_p2 = (5'd2 + r_0_reg_503);

assign add_ln30_2_fu_1370_p2 = (sub_ln30_fu_1361_p2 + zext_ln23_16_fu_1367_p1);

assign add_ln30_3_fu_1435_p2 = (sub_ln30_reg_2218 + zext_ln23_26_fu_1432_p1);

assign add_ln30_4_fu_1497_p2 = (sub_ln30_reg_2218 + zext_ln23_36_fu_1494_p1);

assign add_ln30_fu_993_p2 = (r_0_reg_503 + select_ln30_3_fu_986_p3);

assign add_ln8_fu_694_p2 = (ap_phi_mux_indvar_flatten30_phi_fu_496_p4 + 11'd1);

assign and_ln29_3_fu_1480_p2 = (or_ln29_3_fu_1474_p2 & grp_fu_613_p2);

assign and_ln29_4_fu_1541_p2 = (or_ln29_4_fu_1535_p2 & grp_fu_613_p2);

assign and_ln29_fu_1417_p2 = (or_ln29_fu_1411_p2 & grp_fu_613_p2);

assign and_ln30_fu_780_p2 = (xor_ln30_fu_768_p2 & icmp_ln14_fu_774_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln29_3_fu_1445_p1 = w_sum_1_reg_2204;

assign bitcast_ln29_4_fu_1506_p1 = w_sum_2_reg_2211;

assign bitcast_ln29_fu_1381_p1 = reg_664;

assign c_fu_676_p2 = (ap_phi_mux_c_0_phi_fu_531_p4 + 5'd1);

assign grp_fu_1555_p0 = 10'd26;

assign grp_fu_1555_p1 = grp_fu_1555_p10;

assign grp_fu_1555_p10 = select_ln30_1_reg_1586_pp0_iter8_reg;

assign grp_fu_1555_p2 = grp_fu_1555_p20;

assign grp_fu_1555_p20 = select_ln30_7_reg_1607_pp0_iter8_reg;

assign icmp_ln11_fu_700_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_519_p4 == 7'd52) ? 1'b1 : 1'b0);

assign icmp_ln14_fu_774_p2 = ((ap_phi_mux_f_0_0_phi_fu_542_p4 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln29_10_fu_1523_p2 = ((tmp_10_fu_1509_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_11_fu_1529_p2 = ((trunc_ln29_4_fu_1519_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_7_fu_1405_p2 = ((trunc_ln29_fu_1395_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_8_fu_1462_p2 = ((tmp_8_fu_1448_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_9_fu_1468_p2 = ((trunc_ln29_3_fu_1458_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_1399_p2 = ((tmp_s_fu_1385_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_688_p2 = ((ap_phi_mux_indvar_flatten30_phi_fu_496_p4 == 11'd1352) ? 1'b1 : 1'b0);

assign or_ln29_3_fu_1474_p2 = (icmp_ln29_9_fu_1468_p2 | icmp_ln29_8_fu_1462_p2);

assign or_ln29_4_fu_1535_p2 = (icmp_ln29_11_fu_1529_p2 | icmp_ln29_10_fu_1523_p2);

assign or_ln29_fu_1411_p2 = (icmp_ln29_fu_1399_p2 | icmp_ln29_7_fu_1405_p2);

assign or_ln30_fu_792_p2 = (icmp_ln11_fu_700_p2 | and_ln30_fu_780_p2);

assign p_shl_cast_fu_1343_p3 = {{grp_fu_1555_p3}, {3'd0}};

assign r_fu_670_p2 = (ap_phi_mux_r_0_phi_fu_507_p4 + 5'd1);

assign select_ln11_fu_1331_p3 = ((icmp_ln11_reg_1579[0:0] === 1'b1) ? 7'd1 : add_ln11_reg_1761);

assign select_ln29_1_fu_1486_p3 = ((and_ln29_3_fu_1480_p2[0:0] === 1'b1) ? w_sum_1_reg_2204 : 32'd0);

assign select_ln29_2_fu_1547_p3 = ((and_ln29_4_fu_1541_p2[0:0] === 1'b1) ? w_sum_2_reg_2211 : 32'd0);

assign select_ln29_fu_1423_p3 = ((and_ln29_fu_1417_p2[0:0] === 1'b1) ? reg_664 : 32'd0);

assign select_ln30_1_fu_714_p3 = ((icmp_ln11_fu_700_p2[0:0] === 1'b1) ? r_fu_670_p2 : ap_phi_mux_r_0_phi_fu_507_p4);

assign select_ln30_2_fu_950_p3 = ((icmp_ln11_reg_1579[0:0] === 1'b1) ? add_ln23_fu_944_p2 : r_reg_1565);

assign select_ln30_3_fu_986_p3 = ((icmp_ln11_reg_1579[0:0] === 1'b1) ? 5'd3 : 5'd2);

assign select_ln30_4_fu_752_p3 = ((icmp_ln11_fu_700_p2[0:0] === 1'b1) ? 5'd1 : c_fu_676_p2);

assign select_ln30_5_fu_760_p3 = ((icmp_ln11_fu_700_p2[0:0] === 1'b1) ? 5'd2 : add_ln23_1_fu_682_p2);

assign select_ln30_6_fu_798_p3 = ((or_ln30_fu_792_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_f_0_0_phi_fu_542_p4);

assign select_ln30_7_fu_806_p3 = ((and_ln30_fu_780_p2[0:0] === 1'b1) ? add_ln23_3_fu_786_p2 : select_ln30_fu_706_p3);

assign select_ln30_8_fu_835_p3 = ((and_ln30_fu_780_p2[0:0] === 1'b1) ? add_ln23_7_fu_829_p2 : select_ln30_4_fu_752_p3);

assign select_ln30_9_fu_864_p3 = ((and_ln30_fu_780_p2[0:0] === 1'b1) ? add_ln23_11_fu_858_p2 : select_ln30_5_fu_760_p3);

assign select_ln30_fu_706_p3 = ((icmp_ln11_fu_700_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_c_0_phi_fu_531_p4);

assign sext_ln23_1_fu_1234_p1 = $signed(add_ln23_10_reg_1776);

assign sext_ln23_fu_1230_p1 = $signed(add_ln23_6_reg_1766);

assign sub_ln23_1_fu_980_p2 = (zext_ln23_3_fu_964_p1 - zext_ln23_4_fu_976_p1);

assign sub_ln23_2_fu_1125_p2 = (zext_ln23_7_fu_1110_p1 - zext_ln23_8_fu_1121_p1);

assign sub_ln23_fu_746_p2 = (zext_ln23_1_fu_730_p1 - zext_ln23_2_fu_742_p1);

assign sub_ln30_fu_1361_p2 = (p_shl_cast_fu_1343_p3 - zext_ln30_3_fu_1357_p1);

assign tmp_10_fu_1509_p4 = {{bitcast_ln29_4_fu_1506_p1[30:23]}};

assign tmp_12_fu_734_p3 = {{select_ln30_1_fu_714_p3}, {2'd0}};

assign tmp_13_fu_956_p3 = {{select_ln30_2_fu_950_p3}, {5'd0}};

assign tmp_14_fu_968_p3 = {{select_ln30_2_fu_950_p3}, {2'd0}};

assign tmp_15_fu_1103_p3 = {{add_ln30_reg_1709}, {5'd0}};

assign tmp_16_fu_1114_p3 = {{add_ln30_reg_1709}, {2'd0}};

assign tmp_17_fu_1350_p3 = {{grp_fu_1555_p3}, {1'd0}};

assign tmp_18_fu_1167_p3 = {{61'd3}, {select_ln30_6_reg_1597}};

assign tmp_19_fu_1302_p3 = {{61'd6}, {select_ln30_6_reg_1597}};

assign tmp_20_fu_1189_p3 = {{61'd3}, {add_ln14_reg_1655}};

assign tmp_21_fu_1310_p3 = {{61'd6}, {add_ln14_reg_1655}};

assign tmp_22_fu_1211_p3 = {{61'd3}, {add_ln14_1_reg_1679}};

assign tmp_23_fu_1318_p3 = {{61'd6}, {add_ln14_1_reg_1679}};

assign tmp_8_fu_1448_p4 = {{bitcast_ln29_3_fu_1445_p1[30:23]}};

assign tmp_fu_722_p3 = {{select_ln30_1_fu_714_p3}, {5'd0}};

assign tmp_s_fu_1385_p4 = {{bitcast_ln29_fu_1381_p1[30:23]}};

assign trunc_ln29_3_fu_1458_p1 = bitcast_ln29_3_fu_1445_p1[22:0];

assign trunc_ln29_4_fu_1519_p1 = bitcast_ln29_4_fu_1506_p1[22:0];

assign trunc_ln29_fu_1395_p1 = bitcast_ln29_fu_1381_p1[22:0];

assign xor_ln30_fu_768_p2 = (icmp_ln11_fu_700_p2 ^ 1'd1);

assign zext_ln23_10_fu_1004_p1 = add_ln23_5_fu_999_p2;

assign zext_ln23_11_fu_853_p1 = add_ln23_8_fu_847_p2;

assign zext_ln23_12_fu_1140_p1 = add_ln23_9_fu_1136_p2;

assign zext_ln23_13_fu_1017_p1 = add_ln23_12_fu_1012_p2;

assign zext_ln23_14_fu_1154_p1 = add_ln23_13_fu_1150_p2;

assign zext_ln23_15_fu_1298_p1 = add_ln23_14_reg_1786;

assign zext_ln23_16_fu_1367_p1 = select_ln30_6_reg_1597_pp0_iter8_reg;

assign zext_ln23_17_fu_1164_p1 = select_ln30_6_reg_1597;

assign zext_ln23_18_fu_1022_p1 = select_ln30_6_reg_1597;

assign zext_ln23_19_fu_877_p1 = select_ln30_6_fu_798_p3;

assign zext_ln23_1_fu_730_p1 = tmp_fu_722_p3;

assign zext_ln23_20_fu_887_p1 = add_ln23_15_fu_881_p2;

assign zext_ln23_21_fu_1031_p1 = add_ln23_16_fu_1025_p2;

assign zext_ln23_22_fu_1042_p1 = add_ln23_17_fu_1036_p2;

assign zext_ln23_23_fu_1181_p1 = add_ln23_18_fu_1175_p2;

assign zext_ln23_24_fu_1243_p1 = add_ln23_19_fu_1238_p2;

assign zext_ln23_25_fu_1253_p1 = add_ln23_20_fu_1248_p2;

assign zext_ln23_26_fu_1432_p1 = add_ln14_reg_1655_pp0_iter8_reg;

assign zext_ln23_27_fu_1186_p1 = add_ln14_reg_1655;

assign zext_ln23_28_fu_1047_p1 = add_ln14_reg_1655;

assign zext_ln23_29_fu_903_p1 = add_ln14_fu_892_p2;

assign zext_ln23_2_fu_742_p1 = tmp_12_fu_734_p3;

assign zext_ln23_30_fu_913_p1 = add_ln23_21_fu_907_p2;

assign zext_ln23_31_fu_1056_p1 = add_ln23_22_fu_1050_p2;

assign zext_ln23_32_fu_1067_p1 = add_ln23_23_fu_1061_p2;

assign zext_ln23_33_fu_1203_p1 = add_ln23_24_fu_1197_p2;

assign zext_ln23_34_fu_1263_p1 = add_ln23_25_fu_1258_p2;

assign zext_ln23_35_fu_1273_p1 = add_ln23_26_fu_1268_p2;

assign zext_ln23_36_fu_1494_p1 = add_ln14_1_reg_1679_pp0_iter8_reg;

assign zext_ln23_37_fu_1208_p1 = add_ln14_1_reg_1679;

assign zext_ln23_38_fu_1072_p1 = add_ln14_1_reg_1679;

assign zext_ln23_39_fu_929_p1 = add_ln14_1_fu_918_p2;

assign zext_ln23_3_fu_964_p1 = tmp_13_fu_956_p3;

assign zext_ln23_40_fu_939_p1 = add_ln23_27_fu_933_p2;

assign zext_ln23_41_fu_1081_p1 = add_ln23_28_fu_1075_p2;

assign zext_ln23_42_fu_1092_p1 = add_ln23_29_fu_1086_p2;

assign zext_ln23_43_fu_1225_p1 = add_ln23_30_fu_1219_p2;

assign zext_ln23_44_fu_1283_p1 = add_ln23_31_fu_1278_p2;

assign zext_ln23_45_fu_1293_p1 = add_ln23_32_fu_1288_p2;

assign zext_ln23_4_fu_976_p1 = tmp_14_fu_968_p3;

assign zext_ln23_5_fu_898_p1 = add_ln14_fu_892_p2;

assign zext_ln23_6_fu_924_p1 = add_ln14_1_fu_918_p2;

assign zext_ln23_7_fu_1110_p1 = tmp_15_fu_1103_p3;

assign zext_ln23_8_fu_1121_p1 = tmp_16_fu_1114_p3;

assign zext_ln23_9_fu_824_p1 = add_ln23_4_fu_818_p2;

assign zext_ln23_fu_872_p1 = select_ln30_6_fu_798_p3;

assign zext_ln30_2_fu_814_p1 = select_ln30_7_fu_806_p3;

assign zext_ln30_3_fu_1357_p1 = tmp_17_fu_1350_p3;

assign zext_ln30_4_fu_843_p1 = select_ln30_8_fu_835_p3;

assign zext_ln30_5_fu_1009_p1 = select_ln30_9_reg_1635;

assign zext_ln30_6_fu_1376_p1 = add_ln30_2_fu_1370_p2;

assign zext_ln30_7_fu_1440_p1 = add_ln30_3_fu_1435_p2;

assign zext_ln30_8_fu_1502_p1 = add_ln30_4_reg_2224;

always @ (posedge ap_clk) begin
    sub_ln23_reg_1592[1:0] <= 2'b00;
    zext_ln30_2_reg_1613[10:5] <= 6'b000000;
    zext_ln30_4_reg_1624[10:5] <= 6'b000000;
    zext_ln23_reg_1640[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1640_pp0_iter1_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1640_pp0_iter2_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1640_pp0_iter3_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1640_pp0_iter4_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1640_pp0_iter5_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1640_pp0_iter6_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1664[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1664_pp0_iter1_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1664_pp0_iter2_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1664_pp0_iter3_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1664_pp0_iter4_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1664_pp0_iter5_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1664_pp0_iter6_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_5_reg_1664_pp0_iter7_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_6_reg_1688[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_6_reg_1688_pp0_iter1_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_6_reg_1688_pp0_iter2_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_6_reg_1688_pp0_iter3_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_6_reg_1688_pp0_iter4_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_6_reg_1688_pp0_iter5_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_6_reg_1688_pp0_iter6_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_6_reg_1688_pp0_iter7_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    sub_ln23_1_reg_1703[1:0] <= 2'b00;
    zext_ln30_5_reg_1720[10:5] <= 6'b000000;
    zext_ln23_17_reg_1791[5:3] <= 3'b000;
    zext_ln23_27_reg_1817[5:3] <= 3'b000;
    zext_ln23_37_reg_1843[5:3] <= 3'b000;
    sub_ln30_reg_2218[0] <= 1'b0;
end

endmodule //conv_1
