Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o Z:/ECE 368/Lab04/VGA_TOPLEVEL_tb_vhd_isim_beh.exe -prj Z:/ECE 368/Lab04/VGA_TOPLEVEL_tb_vhd_beh.prj work.VGA_TOPLEVEL_tb_vhd 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "Z:/ECE 368/Lab04/vga_controller_tb.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:89 - "Z:/ECE 368/Lab04/vga_controller_tb.vhd" Line 56: <vga_toplevel> remains a black-box since it has no binding entity.
Completed static elaboration
WARNING:Simulator:648 - "Z:/ECE 368/Lab04/vga_controller_tb.vhd" Line 56. Instance vga_toplevel is unbound
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavior of entity vga_toplevel_tb_vhd
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable Z:/ECE 368/Lab04/VGA_TOPLEVEL_tb_vhd_isim_beh.exe
Fuse Memory Usage: 36588 KB
Fuse CPU Usage: 780 ms
