{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724866360708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724866360709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 28 20:32:40 2024 " "Processing started: Wed Aug 28 20:32:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724866360709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866360709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCU -c MCU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MCU -c MCU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866360709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724866361219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724866361219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/top/mcu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/top/mcu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcu_top-dataflow " "Found design unit 1: mcu_top-dataflow" {  } { { "../DUT/TOP/MCU.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373143 ""} { "Info" "ISGN_ENTITY_NAME" "1 mcu_top " "Found entity 1: mcu_top" {  } { { "../DUT/TOP/MCU.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-dataflow " "Found design unit 1: shifter-dataflow" {  } { { "../DUT/AUX_FOLDER/Shifter.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/Shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373147 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../DUT/AUX_FOLDER/Shifter.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/Shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/bidirpin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/bidirpin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BidirPin-comb " "Found design unit 1: BidirPin-comb" {  } { { "../DUT/AUX_FOLDER/BidirPin.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/BidirPin.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373149 ""} { "Info" "ISGN_ENTITY_NAME" "1 BidirPin " "Found entity 1: BidirPin" {  } { { "../DUT/AUX_FOLDER/BidirPin.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/BidirPin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/aux_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/aux_folder/aux_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aux_package " "Found design unit 1: aux_package" {  } { { "../DUT/AUX_FOLDER/aux_package.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/AUX_FOLDER/aux_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/divider/divenv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/divider/divenv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_env-dataflow " "Found design unit 1: div_env-dataflow" {  } { { "../DUT/DIVIDER/divEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373158 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_env " "Found entity 1: div_env" {  } { { "../DUT/DIVIDER/divEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/divEnv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/divider/div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/divider/div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV-dataflow " "Found design unit 1: DIV-dataflow" {  } { { "../DUT/DIVIDER/div.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/div.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373162 ""} { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "../DUT/DIVIDER/div.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/DIVIDER/div.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/sw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/sw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_port-dataflow " "Found design unit 1: sw_port-dataflow" {  } { { "../DUT/GPIO/SW.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/SW.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373165 ""} { "Info" "ISGN_ENTITY_NAME" "1 sw_port " "Found entity 1: sw_port" {  } { { "../DUT/GPIO/SW.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/SW.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/ioaddrdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/ioaddrdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_decoder-dataflow " "Found design unit 1: addr_decoder-dataflow" {  } { { "../DUT/GPIO/IOaddrDecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/IOaddrDecode.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373168 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../DUT/GPIO/IOaddrDecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/IOaddrDecode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/hex_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/hex_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexled-dataflow " "Found design unit 1: hexled-dataflow" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373173 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexled " "Found entity 1: hexled" {  } { { "../DUT/GPIO/HEX_LED.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/HEX_LED.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/gpioenv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/gpioenv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPIO-dataflow " "Found design unit 1: GPIO-dataflow" {  } { { "../DUT/GPIO/GPIOenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373177 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "../DUT/GPIO/GPIOenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/GPIOenv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/gpio/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexdecode-dataflow " "Found design unit 1: hexdecode-dataflow" {  } { { "../DUT/GPIO/decode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/decode.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373179 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexdecode " "Found entity 1: hexdecode" {  } { { "../DUT/GPIO/decode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/GPIO/decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrseveralregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrseveralregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_reg_several-dataflow " "Found design unit 1: interrupt_reg_several-dataflow" {  } { { "../DUT/INTERRUPT/INTRseveralregs.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRseveralregs.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373181 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_reg_several " "Found entity 1: interrupt_reg_several" {  } { { "../DUT/INTERRUPT/INTRseveralregs.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRseveralregs.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_reg-dataflow " "Found design unit 1: interrupt_reg-dataflow" {  } { { "../DUT/INTERRUPT/INTRreg.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRreg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373184 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_reg " "Found entity 1: interrupt_reg" {  } { { "../DUT/INTERRUPT/INTRreg.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRreg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrenv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrenv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_env-dataflow " "Found design unit 1: interrupt_env-dataflow" {  } { { "../DUT/INTERRUPT/INTRenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373187 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_env " "Found entity 1: interrupt_env" {  } { { "../DUT/INTERRUPT/INTRenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRenv.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrcore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/interrupt/intrcore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_core-dataflow " "Found design unit 1: interrupt_core-dataflow" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373189 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_core " "Found entity 1: interrupt_core" {  } { { "../DUT/INTERRUPT/INTRcore.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/INTERRUPT/INTRcore.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-dataflow " "Found design unit 1: pwm-dataflow" {  } { { "../DUT/TIMER/PWM.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/PWM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373192 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../DUT/TIMER/PWM.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/PWM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/btimerenv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/btimerenv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BTimer_env-dataflow " "Found design unit 1: BTimer_env-dataflow" {  } { { "../DUT/TIMER/BTimerEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimerEnv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373194 ""} { "Info" "ISGN_ENTITY_NAME" "1 BTimer_env " "Found entity 1: BTimer_env" {  } { { "../DUT/TIMER/BTimerEnv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimerEnv.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/btimer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/timer/btimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BTimer-dataflow " "Found design unit 1: BTimer-dataflow" {  } { { "../DUT/TIMER/BTimer.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373196 ""} { "Info" "ISGN_ENTITY_NAME" "1 BTimer " "Found entity 1: BTimer" {  } { { "../DUT/TIMER/BTimer.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TIMER/BTimer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsintr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsintr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_intr-dataflow " "Found design unit 1: mips_intr-dataflow" {  } { { "../DUT/MIPS/MIPSintr.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSintr.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373197 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_intr " "Found entity 1: mips_intr" {  } { { "../DUT/MIPS/MIPSintr.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSintr.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsfetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsfetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ifetch-behavior " "Found design unit 1: Ifetch-behavior" {  } { { "../DUT/MIPS/MIPSfetch.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373199 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ifetch " "Found entity 1: Ifetch" {  } { { "../DUT/MIPS/MIPSfetch.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsexe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsexe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute-behavior " "Found design unit 1: Execute-behavior" {  } { { "../DUT/MIPS/MIPSexe.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSexe.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373202 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "../DUT/MIPS/MIPSexe.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSexe.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsenv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsenv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSenv-structure " "Found design unit 1: MIPSenv-structure" {  } { { "../DUT/MIPS/MIPSenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373205 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPSenv " "Found entity 1: MIPSenv" {  } { { "../DUT/MIPS/MIPSenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsdmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsdmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-behavior " "Found design unit 1: dmemory-behavior" {  } { { "../DUT/MIPS/MIPSdmem.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373207 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Found entity 1: dmemory" {  } { { "../DUT/MIPS/MIPSdmem.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdmem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipsdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Idecode-behavior " "Found design unit 1: Idecode-behavior" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373209 ""} { "Info" "ISGN_ENTITY_NAME" "1 Idecode " "Found entity 1: Idecode" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipscontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/elado/desktop/vhdl_lab/cpuarchitecture-vhdl/project/dut/mips/mipscontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-dataflow " "Found design unit 1: control-dataflow" {  } { { "../DUT/MIPS/MIPScontrol.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPScontrol.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373211 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../DUT/MIPS/MIPScontrol.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPScontrol.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866373211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866373211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU_top " "Elaborating entity \"MCU_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724866373268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPSenv MIPSenv:MIPS " "Elaborating entity \"MIPSenv\" for hierarchy \"MIPSenv:MIPS\"" {  } { { "../DUT/TOP/MCU.vhd" "MIPS" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/TOP/MCU.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724866373324 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_data2_from_bus MIPSenv.vhd(41) " "Verilog HDL or VHDL warning at MIPSenv.vhd(41): object \"r_data2_from_bus\" assigned a value but never read" {  } { { "../DUT/MIPS/MIPSenv.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724866373325 "|MCU_top|MIPSenv:MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ifetch MIPSenv:MIPS\|Ifetch:IFE " "Elaborating entity \"Ifetch\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\"" {  } { { "../DUT/MIPS/MIPSenv.vhd" "IFE" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724866373367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory " "Elaborating entity \"altsyncram\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\"" {  } { { "../DUT/MIPS/MIPSfetch.vhd" "inst_memory" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724866374158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory " "Elaborated megafunction instantiation \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\"" {  } { { "../DUT/MIPS/MIPSfetch.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724866374172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory " "Instantiated megafunction \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:\\Users\\elado\\Desktop\\vhdl_lab\\CPUArchitecture-VHDL\\Project\\test_files\\test0\\ITCM.hex " "Parameter \"init_file\" = \"C:\\Users\\elado\\Desktop\\vhdl_lab\\CPUArchitecture-VHDL\\Project\\test_files\\test0\\ITCM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = ITCM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = ITCM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374174 ""}  } { { "../DUT/MIPS/MIPSfetch.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724866374174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9r94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9r94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9r94 " "Found entity 1: altsyncram_9r94" {  } { { "db/altsyncram_9r94.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_9r94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866374373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866374373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9r94 MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_9r94:auto_generated " "Elaborating entity \"altsyncram_9r94\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_9r94:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724866374373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e283.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e283.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e283 " "Found entity 1: altsyncram_e283" {  } { { "db/altsyncram_e283.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_e283.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724866374486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866374486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e283 MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_9r94:auto_generated\|altsyncram_e283:altsyncram1 " "Elaborating entity \"altsyncram_e283\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_9r94:auto_generated\|altsyncram_e283:altsyncram1\"" {  } { { "db/altsyncram_9r94.tdf" "altsyncram1" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_9r94.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724866374487 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "ITCM.hex " "Byte addressed memory initialization file \"ITCM.hex\" was read in the word-addressed format" {  } { { "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/test0/ITCM.hex" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/test0/ITCM.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1724866374503 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 57 C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/test0/ITCM.hex " "Memory depth (512) in the design file differs from memory depth (57) in the Memory Initialization File \"C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/test_files/test0/ITCM.hex\" -- setting initial value for remaining addresses to 0" {  } { { "../DUT/MIPS/MIPSfetch.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSfetch.vhd" 46 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1724866374504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_9r94:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_9r94:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9r94.tdf" "mgl_prim2" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_9r94.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724866374796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_9r94:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_9r94:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9r94.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_9r94.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724866374826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_9r94:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_9r94:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1230259021 " "Parameter \"NODE_NAME\" = \"1230259021\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 512 " "Parameter \"NUMWORDS\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 9 " "Parameter \"WIDTHAD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724866374826 ""}  } { { "db/altsyncram_9r94.tdf" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/QUARTUS/db/altsyncram_9r94.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724866374826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_9r94:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_9r94:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724866375060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_9r94:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_9r94:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724866375366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_9r94:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"MIPSenv:MIPS\|Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_9r94:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724866375638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Idecode MIPSenv:MIPS\|Idecode:ID " "Elaborating entity \"Idecode\" for hierarchy \"MIPSenv:MIPS\|Idecode:ID\"" {  } { { "../DUT/MIPS/MIPSenv.vhd" "ID" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724866375700 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "34 32 MIPSdecode.vhd(87) " "VHDL expression error at MIPSdecode.vhd(87): expression has 34 elements, but must have 32 elements" {  } { { "../DUT/MIPS/MIPSdecode.vhd" "" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSdecode.vhd" 87 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1724866375712 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "MIPSenv:MIPS\|Idecode:ID " "Can't elaborate user hierarchy \"MIPSenv:MIPS\|Idecode:ID\"" {  } { { "../DUT/MIPS/MIPSenv.vhd" "ID" { Text "C:/Users/elado/Desktop/vhdl_lab/CPUArchitecture-VHDL/Project/DUT/MIPS/MIPSenv.vhd" 71 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724866375718 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724866376325 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 28 20:32:56 2024 " "Processing ended: Wed Aug 28 20:32:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724866376325 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724866376325 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724866376325 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866376325 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724866377034 ""}
