Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L cic_compiler_v4_0_15 -L fir_compiler_v7_2_17 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package cic_compiler_v4_0_15.cic_compiler_v4_0_15_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.math_real
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package cic_compiler_v4_0_15.toolbox_pkg
Compiling package cic_compiler_v4_0_15.cic_compiler_v4_0_15_pkg
Compiling package cic_compiler_v4_0_15.cic_compiler_v4_0_15_hdl_comps
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_viv_comp
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_unsigned
Compiling package fir_compiler_v7_2_17.fir_compiler_v7_2_17_viv_comp
Compiling package fir_compiler_v7_2_17.globals_pkg
Compiling package fir_compiler_v7_2_17.components
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=24.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.synchronizer
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.single_reg_w_init(width=1,init_v...
Compiling module xil_defaultlib.synth_reg_w_init(width=1,init_va...
Compiling module xil_defaultlib.xlclockdriver(period=1)
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.single_reg_w_init(width=1,init_i...
Compiling module xil_defaultlib.synth_reg_w_init(width=1,init_in...
Compiling module xil_defaultlib.xlclockdriver(log_2_period=2)
Compiling module xil_defaultlib.xlclockdriver(log_2_period=5,per...
Compiling module xil_defaultlib.cic_x10_default_clock_driver
Compiling module xil_defaultlib.single_reg_w_init(width=23,init_...
Compiling module xil_defaultlib.synth_reg_w_init(width=23,init_v...
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=1,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay_bit [\delay_bit(delay_len=0,family=(p...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay_bit [\delay_bit(delay_len=1,family=(p...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=1,family=(p_mul...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture structural of entity cic_compiler_v4_0_15.add_sub [\add_sub(family=(p_mult18s,true,...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=1,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=1,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=0,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay_bit [\delay_bit(delay_len=0,family=(p...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.emb_calc [\emb_calc(param=((p_mult18s,true...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=0,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay_bit [\delay_bit(delay_len=4,family=(p...]
Compiling architecture synth of entity cic_compiler_v4_0_15.int_comb_stage_folded [\int_comb_stage_folded(c_int_or_...]
Compiling architecture synth of entity cic_compiler_v4_0_15.int_comb_section [\int_comb_section(c_int_or_comb=...]
Compiling architecture structural of entity cic_compiler_v4_0_15.add_sub [\add_sub(family=(p_mult18s,true,...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=1,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.emb_calc [\emb_calc(param=((p_mult18s,true...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=0,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay_bit [\delay_bit(delay_len=3,family=(p...]
Compiling architecture synth of entity cic_compiler_v4_0_15.int_comb_stage_folded [\int_comb_stage_folded(c_int_or_...]
Compiling architecture structural of entity cic_compiler_v4_0_15.add_sub [\add_sub(family=(p_mult18s,true,...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=1,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.emb_calc [\emb_calc(param=((p_mult18s,true...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=0,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay_bit [\delay_bit(delay_len=2,family=(p...]
Compiling architecture synth of entity cic_compiler_v4_0_15.int_comb_stage_unfolded [\int_comb_stage_unfolded(c_int_o...]
Compiling architecture synth of entity cic_compiler_v4_0_15.int_comb_section [\int_comb_section(c_int_or_comb=...]
Compiling architecture synth of entity cic_compiler_v4_0_15.interpolate [\interpolate(c_num_stages=3,c_ra...]
Compiling architecture synth of entity cic_compiler_v4_0_15.cic_compiler_v4_0_15_viv [\cic_compiler_v4_0_15_viv(c_comp...]
Compiling architecture xilinx of entity cic_compiler_v4_0_15.cic_compiler_v4_0_15 [\cic_compiler_v4_0_15(c_componen...]
Compiling architecture cic_x10_cic_compiler_v4_0_i0_arch of entity xil_defaultlib.cic_x10_cic_compiler_v4_0_i0 [cic_x10_cic_compiler_v4_0_i0_def...]
Compiling module xil_defaultlib.xlcic_compiler_a84f534b3cc58f1ca...
Compiling module xil_defaultlib.zero_ext(old_width=23,new_width=...
Compiling module xil_defaultlib.cast(old_width=39,old_bin_pt=30,...
Compiling module xil_defaultlib.sign_ext(old_width=25,new_width=...
Compiling module xil_defaultlib.extend_msb(old_width=25,new_widt...
Compiling module xil_defaultlib.trunc(old_width=41,old_bin_pt=30...
Compiling module xil_defaultlib.cast(old_width=25,old_bin_pt=14,...
Compiling module xil_defaultlib.wrap_arith(old_width=25,old_bin_...
Compiling module xil_defaultlib.convert_type(old_width=39,old_bi...
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm_scaled_adder [\ccm_scaled_adder(a_width=19,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm_scaled_adder [\ccm_scaled_adder(a_width=19,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm_scaled_adder [\ccm_scaled_adder(a_width=26,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm_operation [\ccm_operation(c_xdevicefamily="...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm [\ccm(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17 [\mult_gen_v12_0_17(c_xdevicefami...]
Compiling architecture cic_x10_mult_gen_v12_0_i0_arch of entity xil_defaultlib.cic_x10_mult_gen_v12_0_i0 [cic_x10_mult_gen_v12_0_i0_defaul...]
Compiling module xil_defaultlib.cic_x10_xlcmult(core_name0="cic_...
Compiling module xil_defaultlib.cast(old_width=33,old_bin_pt=31,...
Compiling module xil_defaultlib.sign_ext(old_width=19,new_width=...
Compiling module xil_defaultlib.round_towards_inf(old_width=35,o...
Compiling module xil_defaultlib.cast(old_width=19,old_bin_pt=15,...
Compiling module xil_defaultlib.wrap_arith(old_width=19,old_bin_...
Compiling module xil_defaultlib.convert_type(old_width=33,old_bi...
Compiling module xil_defaultlib.cic_x10_xlconvert(din_width=33,d...
Compiling module xil_defaultlib.single_reg_w_init(width=33,init_...
Compiling module xil_defaultlib.synth_reg_w_init(width=33,init_v...
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_17.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_17.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_17.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_17.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_17.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_17.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_17.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(inmodereg=0,mask="11111...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_17.add_accum [\add_accum(c_xdevicefamily="zynq...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_17.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_17.fir_compiler_v7_2_17_viv [\fir_compiler_v7_2_17_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_17.fir_compiler_v7_2_17 [\fir_compiler_v7_2_17(c_xdevicef...]
Compiling architecture cic_x10_fir_compiler_v7_2_i0_arch of entity xil_defaultlib.cic_x10_fir_compiler_v7_2_i0 [cic_x10_fir_compiler_v7_2_i0_def...]
Compiling module xil_defaultlib.xlfir_compiler_544235f8561a15c61...
Compiling module xil_defaultlib.single_reg_w_init(width=23,init_...
Compiling module xil_defaultlib.synth_reg_w_init(width=23,init_i...
Compiling module xil_defaultlib.cic_x10_xlregister(d_width=23,in...
Compiling module xil_defaultlib.single_reg_w_init(width=1,init_i...
Compiling module xil_defaultlib.synth_reg_w_init(width=1,init_in...
Compiling module xil_defaultlib.cic_x10_xlregister(d_width=1,ini...
Compiling module xil_defaultlib.single_reg_w_init(width=16,init_...
Compiling module xil_defaultlib.synth_reg_w_init(width=16,init_i...
Compiling module xil_defaultlib.cic_x10_xlregister(d_width=16,in...
Compiling module xil_defaultlib.sysgen_shift_a5a7fbd1a7
Compiling module xil_defaultlib.cic_x10_struct
Compiling module xil_defaultlib.cic_x10
Compiling module xil_defaultlib.cic_x10_0
Compiling module xil_defaultlib.top_simulink
Compiling module xil_defaultlib.fir_param(NBits=16,NCoeff=86,Coe...
Compiling module xil_defaultlib.cic_int_param(M=3)
Compiling module xil_defaultlib.cic_int_comp
Compiling module xil_defaultlib.top_verilog
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
