# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /MYSTUFF/hw1-systemverilog/sim_build -DCOCOTB_SIM=1 --top-module rca4 --vpi --public-flat-rw --prefix Vtop -o rca4 -LDFLAGS -Wl,-rpath,/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -L/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --assert -Wall -Wno-DECLFILENAME --trace-fst --trace-structs -I/MYSTUFF/hw1-systemverilog /tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/share/lib/verilator/verilator.cpp /MYSTUFF/hw1-systemverilog/rca.sv"
S      2301       39  1737587376   894846281  1737587376   894846281 "/MYSTUFF/hw1-systemverilog/rca.sv"
T      5060       50  1737587379   925848020  1737587379   925848020 "/MYSTUFF/hw1-systemverilog/sim_build/Vtop.cpp"
T      3607       49  1737587379   923943757  1737587379   923943757 "/MYSTUFF/hw1-systemverilog/sim_build/Vtop.h"
T      2292       62  1737587379   945584589  1737587379   945584589 "/MYSTUFF/hw1-systemverilog/sim_build/Vtop.mk"
T       669       48  1737587379   922525976  1737587379   922525976 "/MYSTUFF/hw1-systemverilog/sim_build/Vtop__Dpi.cpp"
T       520       47  1737587379   921113318  1737587379   921113318 "/MYSTUFF/hw1-systemverilog/sim_build/Vtop__Dpi.h"
T     16893       45  1737587379   917766868  1737587379   917766868 "/MYSTUFF/hw1-systemverilog/sim_build/Vtop__Syms.cpp"
T      1901       46  1737587379   919909382  1737587379   919909382 "/MYSTUFF/hw1-systemverilog/sim_build/Vtop__Syms.h"
T       290       59  1737587379   941567518  1737587379   941567518 "/MYSTUFF/hw1-systemverilog/sim_build/Vtop__TraceDecls__0__Slow.cpp"
T      7861       60  1737587379   943240711  1737587379   943240711 "/MYSTUFF/hw1-systemverilog/sim_build/Vtop__Trace__0.cpp"
T     23111       58  1737587379   940774590  1737587379   940774590 "/MYSTUFF/hw1-systemverilog/sim_build/Vtop__Trace__0__Slow.cpp"
T      5725       52  1737587379   928619650  1737587379   928619650 "/MYSTUFF/hw1-systemverilog/sim_build/Vtop___024root.h"
T      1474       56  1737587379   935880091  1737587379   935880091 "/MYSTUFF/hw1-systemverilog/sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       896       54  1737587379   931729768  1737587379   931729768 "/MYSTUFF/hw1-systemverilog/sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     17042       57  1737587379   937662491  1737587379   937662491 "/MYSTUFF/hw1-systemverilog/sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     12569       55  1737587379   934074696  1737587379   934074696 "/MYSTUFF/hw1-systemverilog/sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       620       53  1737587379   930248263  1737587379   930248263 "/MYSTUFF/hw1-systemverilog/sim_build/Vtop___024root__Slow.cpp"
T       773       51  1737587379   926899515  1737587379   926899515 "/MYSTUFF/hw1-systemverilog/sim_build/Vtop__pch.h"
T      1365       63  1737587379   947125415  1737587379   947125415 "/MYSTUFF/hw1-systemverilog/sim_build/Vtop__ver.d"
T         0        0  1737587379   947586717  1737587379   947586717 "/MYSTUFF/hw1-systemverilog/sim_build/Vtop__verFiles.dat"
T      1758       61  1737587379   944503822  1737587379   944503822 "/MYSTUFF/hw1-systemverilog/sim_build/Vtop_classes.mk"
S  13716000  3211254  1736968113   381352916  1736302248           0 "/tools/oss-cad-suite/libexec/verilator_bin"
S      5345  1448705  1736968126   652196842  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787  1448706  1736968126   653196842  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
