// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module shuffle_96_p (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        left_V_address0,
        left_V_ce0,
        left_V_q0,
        output_V_address0,
        output_V_ce0,
        output_V_we0,
        output_V_d0,
        buffer1_1_96_4x4_p_V_24_address0,
        buffer1_1_96_4x4_p_V_24_ce0,
        buffer1_1_96_4x4_p_V_24_q0,
        buffer1_1_96_4x4_p_V_1_address0,
        buffer1_1_96_4x4_p_V_1_ce0,
        buffer1_1_96_4x4_p_V_1_q0,
        buffer1_1_96_4x4_p_V_2_address0,
        buffer1_1_96_4x4_p_V_2_ce0,
        buffer1_1_96_4x4_p_V_2_q0,
        buffer1_1_96_4x4_p_V_3_address0,
        buffer1_1_96_4x4_p_V_3_ce0,
        buffer1_1_96_4x4_p_V_3_q0,
        buffer1_1_96_4x4_p_V_4_address0,
        buffer1_1_96_4x4_p_V_4_ce0,
        buffer1_1_96_4x4_p_V_4_q0,
        buffer1_1_96_4x4_p_V_5_address0,
        buffer1_1_96_4x4_p_V_5_ce0,
        buffer1_1_96_4x4_p_V_5_q0,
        buffer1_1_96_4x4_p_V_6_address0,
        buffer1_1_96_4x4_p_V_6_ce0,
        buffer1_1_96_4x4_p_V_6_q0,
        buffer1_1_96_4x4_p_V_7_address0,
        buffer1_1_96_4x4_p_V_7_ce0,
        buffer1_1_96_4x4_p_V_7_q0,
        buffer1_1_96_4x4_p_V_8_address0,
        buffer1_1_96_4x4_p_V_8_ce0,
        buffer1_1_96_4x4_p_V_8_q0,
        buffer1_1_96_4x4_p_V_9_address0,
        buffer1_1_96_4x4_p_V_9_ce0,
        buffer1_1_96_4x4_p_V_9_q0,
        buffer1_1_96_4x4_p_V_10_address0,
        buffer1_1_96_4x4_p_V_10_ce0,
        buffer1_1_96_4x4_p_V_10_q0,
        buffer1_1_96_4x4_p_V_11_address0,
        buffer1_1_96_4x4_p_V_11_ce0,
        buffer1_1_96_4x4_p_V_11_q0,
        buffer1_1_96_4x4_p_V_12_address0,
        buffer1_1_96_4x4_p_V_12_ce0,
        buffer1_1_96_4x4_p_V_12_q0,
        buffer1_1_96_4x4_p_V_13_address0,
        buffer1_1_96_4x4_p_V_13_ce0,
        buffer1_1_96_4x4_p_V_13_q0,
        buffer1_1_96_4x4_p_V_14_address0,
        buffer1_1_96_4x4_p_V_14_ce0,
        buffer1_1_96_4x4_p_V_14_q0,
        buffer1_1_96_4x4_p_V_15_address0,
        buffer1_1_96_4x4_p_V_15_ce0,
        buffer1_1_96_4x4_p_V_15_q0,
        buffer1_1_96_4x4_p_V_16_address0,
        buffer1_1_96_4x4_p_V_16_ce0,
        buffer1_1_96_4x4_p_V_16_q0,
        buffer1_1_96_4x4_p_V_17_address0,
        buffer1_1_96_4x4_p_V_17_ce0,
        buffer1_1_96_4x4_p_V_17_q0,
        buffer1_1_96_4x4_p_V_18_address0,
        buffer1_1_96_4x4_p_V_18_ce0,
        buffer1_1_96_4x4_p_V_18_q0,
        buffer1_1_96_4x4_p_V_19_address0,
        buffer1_1_96_4x4_p_V_19_ce0,
        buffer1_1_96_4x4_p_V_19_q0,
        buffer1_1_96_4x4_p_V_20_address0,
        buffer1_1_96_4x4_p_V_20_ce0,
        buffer1_1_96_4x4_p_V_20_q0,
        buffer1_1_96_4x4_p_V_21_address0,
        buffer1_1_96_4x4_p_V_21_ce0,
        buffer1_1_96_4x4_p_V_21_q0,
        buffer1_1_96_4x4_p_V_22_address0,
        buffer1_1_96_4x4_p_V_22_ce0,
        buffer1_1_96_4x4_p_V_22_q0,
        buffer1_1_96_4x4_p_V_23_address0,
        buffer1_1_96_4x4_p_V_23_ce0,
        buffer1_1_96_4x4_p_V_23_q0
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] left_V_address0;
output   left_V_ce0;
input  [7:0] left_V_q0;
output  [12:0] output_V_address0;
output   output_V_ce0;
output   output_V_we0;
output  [7:0] output_V_d0;
output  [7:0] buffer1_1_96_4x4_p_V_24_address0;
output   buffer1_1_96_4x4_p_V_24_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_24_q0;
output  [7:0] buffer1_1_96_4x4_p_V_1_address0;
output   buffer1_1_96_4x4_p_V_1_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_1_q0;
output  [7:0] buffer1_1_96_4x4_p_V_2_address0;
output   buffer1_1_96_4x4_p_V_2_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_2_q0;
output  [7:0] buffer1_1_96_4x4_p_V_3_address0;
output   buffer1_1_96_4x4_p_V_3_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_3_q0;
output  [7:0] buffer1_1_96_4x4_p_V_4_address0;
output   buffer1_1_96_4x4_p_V_4_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_4_q0;
output  [7:0] buffer1_1_96_4x4_p_V_5_address0;
output   buffer1_1_96_4x4_p_V_5_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_5_q0;
output  [7:0] buffer1_1_96_4x4_p_V_6_address0;
output   buffer1_1_96_4x4_p_V_6_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_6_q0;
output  [7:0] buffer1_1_96_4x4_p_V_7_address0;
output   buffer1_1_96_4x4_p_V_7_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_7_q0;
output  [7:0] buffer1_1_96_4x4_p_V_8_address0;
output   buffer1_1_96_4x4_p_V_8_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_8_q0;
output  [7:0] buffer1_1_96_4x4_p_V_9_address0;
output   buffer1_1_96_4x4_p_V_9_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_9_q0;
output  [7:0] buffer1_1_96_4x4_p_V_10_address0;
output   buffer1_1_96_4x4_p_V_10_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_10_q0;
output  [7:0] buffer1_1_96_4x4_p_V_11_address0;
output   buffer1_1_96_4x4_p_V_11_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_11_q0;
output  [7:0] buffer1_1_96_4x4_p_V_12_address0;
output   buffer1_1_96_4x4_p_V_12_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_12_q0;
output  [7:0] buffer1_1_96_4x4_p_V_13_address0;
output   buffer1_1_96_4x4_p_V_13_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_13_q0;
output  [7:0] buffer1_1_96_4x4_p_V_14_address0;
output   buffer1_1_96_4x4_p_V_14_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_14_q0;
output  [7:0] buffer1_1_96_4x4_p_V_15_address0;
output   buffer1_1_96_4x4_p_V_15_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_15_q0;
output  [7:0] buffer1_1_96_4x4_p_V_16_address0;
output   buffer1_1_96_4x4_p_V_16_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_16_q0;
output  [7:0] buffer1_1_96_4x4_p_V_17_address0;
output   buffer1_1_96_4x4_p_V_17_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_17_q0;
output  [7:0] buffer1_1_96_4x4_p_V_18_address0;
output   buffer1_1_96_4x4_p_V_18_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_18_q0;
output  [7:0] buffer1_1_96_4x4_p_V_19_address0;
output   buffer1_1_96_4x4_p_V_19_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_19_q0;
output  [7:0] buffer1_1_96_4x4_p_V_20_address0;
output   buffer1_1_96_4x4_p_V_20_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_20_q0;
output  [7:0] buffer1_1_96_4x4_p_V_21_address0;
output   buffer1_1_96_4x4_p_V_21_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_21_q0;
output  [7:0] buffer1_1_96_4x4_p_V_22_address0;
output   buffer1_1_96_4x4_p_V_22_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_22_q0;
output  [7:0] buffer1_1_96_4x4_p_V_23_address0;
output   buffer1_1_96_4x4_p_V_23_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_23_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg left_V_ce0;
reg output_V_ce0;
reg output_V_we0;
reg buffer1_1_96_4x4_p_V_24_ce0;
reg buffer1_1_96_4x4_p_V_1_ce0;
reg buffer1_1_96_4x4_p_V_2_ce0;
reg buffer1_1_96_4x4_p_V_3_ce0;
reg buffer1_1_96_4x4_p_V_4_ce0;
reg buffer1_1_96_4x4_p_V_5_ce0;
reg buffer1_1_96_4x4_p_V_6_ce0;
reg buffer1_1_96_4x4_p_V_7_ce0;
reg buffer1_1_96_4x4_p_V_8_ce0;
reg buffer1_1_96_4x4_p_V_9_ce0;
reg buffer1_1_96_4x4_p_V_10_ce0;
reg buffer1_1_96_4x4_p_V_11_ce0;
reg buffer1_1_96_4x4_p_V_12_ce0;
reg buffer1_1_96_4x4_p_V_13_ce0;
reg buffer1_1_96_4x4_p_V_14_ce0;
reg buffer1_1_96_4x4_p_V_15_ce0;
reg buffer1_1_96_4x4_p_V_16_ce0;
reg buffer1_1_96_4x4_p_V_17_ce0;
reg buffer1_1_96_4x4_p_V_18_ce0;
reg buffer1_1_96_4x4_p_V_19_ce0;
reg buffer1_1_96_4x4_p_V_20_ce0;
reg buffer1_1_96_4x4_p_V_21_ce0;
reg buffer1_1_96_4x4_p_V_22_ce0;
reg buffer1_1_96_4x4_p_V_23_ce0;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] tmp_627_fu_468_p1;
reg   [0:0] tmp_627_reg_876;
wire    ap_CS_fsm_state2;
wire  signed [12:0] tmp_542_cast_fu_502_p1;
reg  signed [12:0] tmp_542_cast_reg_880;
wire   [7:0] co_25_fu_512_p2;
reg   [7:0] co_25_reg_888;
reg   [6:0] p_lshr_f_cast_reg_893;
wire   [0:0] exitcond5_fu_506_p2;
reg   [3:0] tmp_628_reg_901;
wire    ap_CS_fsm_state11;
wire  signed [11:0] tmp_547_cast_fu_581_p1;
reg  signed [11:0] tmp_547_cast_reg_907;
wire    ap_CS_fsm_state12;
wire   [8:0] arrayNo_cast_fu_585_p1;
reg   [8:0] arrayNo_cast_reg_912;
wire  signed [11:0] tmp_552_cast_fu_625_p1;
reg  signed [11:0] tmp_552_cast_reg_917;
wire   [12:0] tmp_468_fu_662_p2;
reg   [12:0] tmp_468_reg_922;
wire    ap_CS_fsm_state13;
wire   [13:0] tmp_470_fu_693_p2;
reg   [13:0] tmp_470_reg_927;
wire   [8:0] tmp_472_fu_728_p2;
reg   [8:0] tmp_472_reg_932;
wire   [2:0] h_25_fu_740_p2;
reg   [2:0] h_25_reg_940;
wire    ap_CS_fsm_state14;
reg   [12:0] output_V_addr_reg_950;
wire   [2:0] w_35_fu_817_p2;
reg   [2:0] w_35_reg_1078;
wire    ap_CS_fsm_state15;
wire   [7:0] tmp_fu_823_p26;
wire    ap_CS_fsm_state16;
reg   [7:0] co_reg_425;
wire   [0:0] exitcond4_fu_734_p2;
reg   [2:0] h_reg_436;
wire   [0:0] exitcond_fu_811_p2;
reg   [2:0] w_reg_447;
wire    ap_CS_fsm_state17;
reg   [7:0] storemerge_reg_458;
wire   [31:0] tmp_565_cast_fu_763_p1;
wire   [31:0] tmp_566_cast_fu_773_p1;
wire   [31:0] tmp_567_cast_fu_783_p1;
wire   [10:0] tmp_s_fu_472_p3;
wire   [8:0] tmp_459_fu_484_p3;
wire   [11:0] p_shl_cast_fu_480_p1;
wire   [11:0] p_shl1_cast_fu_492_p1;
wire   [11:0] tmp_460_fu_496_p2;
wire   [6:0] grp_fu_528_p0;
wire   [5:0] grp_fu_528_p1;
wire   [6:0] mul_fu_537_p0;
wire   [15:0] mul_fu_537_p2;
wire   [9:0] tmp_461_fu_553_p3;
wire   [7:0] tmp_462_fu_564_p3;
wire   [10:0] p_shl4_cast_fu_560_p1;
wire   [10:0] p_shl5_cast_fu_571_p1;
wire   [10:0] tmp_463_fu_575_p2;
wire   [6:0] grp_fu_528_p2;
wire   [6:0] tmp_629_fu_589_p3;
wire  signed [9:0] tmp_464_fu_596_p1;
wire   [4:0] tmp_630_fu_604_p3;
wire  signed [7:0] tmp_465_fu_611_p1;
wire   [10:0] p_shl2_cast_fu_600_p1;
wire   [10:0] p_shl3_cast_fu_615_p1;
wire   [10:0] tmp_466_fu_619_p2;
wire   [11:0] h_cast2_cast_fu_633_p1;
wire   [11:0] tmp_467_fu_637_p2;
wire   [9:0] tmp_631_fu_642_p1;
wire   [12:0] p_shl10_cast_fu_646_p3;
wire   [12:0] p_shl11_cast_fu_654_p3;
wire   [12:0] h_cast2_cast1_fu_629_p1;
wire   [12:0] tmp_469_fu_668_p2;
wire   [10:0] tmp_632_fu_673_p1;
wire   [13:0] p_shl8_cast_fu_677_p3;
wire   [13:0] p_shl9_cast_fu_685_p3;
wire   [11:0] tmp_471_fu_699_p2;
wire   [5:0] tmp_633_fu_704_p1;
wire   [7:0] tmp_634_fu_716_p1;
wire   [8:0] p_shl6_cast_fu_708_p3;
wire   [8:0] p_shl7_cast_fu_720_p3;
wire   [12:0] w_cast1_cast_fu_754_p1;
wire   [12:0] tmp_473_fu_758_p2;
wire   [13:0] w_cast1_cast2_fu_750_p1;
wire   [13:0] tmp_474_fu_768_p2;
wire   [8:0] w_cast1_cast1_fu_746_p1;
wire   [8:0] tmp_475_fu_778_p2;
reg    grp_fu_528_ap_start;
wire    grp_fu_528_ap_done;
reg   [16:0] ap_NS_fsm;
wire   [15:0] mul_fu_537_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
end

ShuffleNetV2_uremlbW #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 7 ))
ShuffleNetV2_uremlbW_x_U729(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_528_ap_start),
    .done(grp_fu_528_ap_done),
    .din0(grp_fu_528_p0),
    .din1(grp_fu_528_p1),
    .ce(1'b1),
    .dout(grp_fu_528_p2)
);

ShuffleNetV2_mux_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 9 ),
    .dout_WIDTH( 8 ))
ShuffleNetV2_mux_mb6_x_U730(
    .din1(buffer1_1_96_4x4_p_V_24_q0),
    .din2(buffer1_1_96_4x4_p_V_1_q0),
    .din3(buffer1_1_96_4x4_p_V_2_q0),
    .din4(buffer1_1_96_4x4_p_V_3_q0),
    .din5(buffer1_1_96_4x4_p_V_4_q0),
    .din6(buffer1_1_96_4x4_p_V_5_q0),
    .din7(buffer1_1_96_4x4_p_V_6_q0),
    .din8(buffer1_1_96_4x4_p_V_7_q0),
    .din9(buffer1_1_96_4x4_p_V_8_q0),
    .din10(buffer1_1_96_4x4_p_V_9_q0),
    .din11(buffer1_1_96_4x4_p_V_10_q0),
    .din12(buffer1_1_96_4x4_p_V_11_q0),
    .din13(buffer1_1_96_4x4_p_V_12_q0),
    .din14(buffer1_1_96_4x4_p_V_13_q0),
    .din15(buffer1_1_96_4x4_p_V_14_q0),
    .din16(buffer1_1_96_4x4_p_V_15_q0),
    .din17(buffer1_1_96_4x4_p_V_16_q0),
    .din18(buffer1_1_96_4x4_p_V_17_q0),
    .din19(buffer1_1_96_4x4_p_V_18_q0),
    .din20(buffer1_1_96_4x4_p_V_19_q0),
    .din21(buffer1_1_96_4x4_p_V_20_q0),
    .din22(buffer1_1_96_4x4_p_V_21_q0),
    .din23(buffer1_1_96_4x4_p_V_22_q0),
    .din24(buffer1_1_96_4x4_p_V_23_q0),
    .din25(arrayNo_cast_reg_912),
    .dout(tmp_fu_823_p26)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (exitcond4_fu_734_p2 == 1'd1))) begin
        co_reg_425 <= co_25_reg_888;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        co_reg_425 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (1'd1 == exitcond_fu_811_p2))) begin
        h_reg_436 <= h_25_reg_940;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        h_reg_436 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        storemerge_reg_458 <= tmp_fu_823_p26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        storemerge_reg_458 <= left_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (1'd0 == exitcond4_fu_734_p2))) begin
        w_reg_447 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        w_reg_447 <= w_35_reg_1078;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        arrayNo_cast_reg_912[6 : 0] <= arrayNo_cast_fu_585_p1[6 : 0];
        tmp_547_cast_reg_907[11 : 1] <= tmp_547_cast_fu_581_p1[11 : 1];
        tmp_552_cast_reg_917[11 : 1] <= tmp_552_cast_fu_625_p1[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        co_25_reg_888 <= co_25_fu_512_p2;
        tmp_542_cast_reg_880[12 : 1] <= tmp_542_cast_fu_502_p1[12 : 1];
        tmp_627_reg_876 <= tmp_627_fu_468_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        h_25_reg_940 <= h_25_fu_740_p2;
        tmp_468_reg_922[12 : 1] <= tmp_468_fu_662_p2[12 : 1];
        tmp_470_reg_927[13 : 1] <= tmp_470_fu_693_p2[13 : 1];
        tmp_472_reg_932[8 : 1] <= tmp_472_fu_728_p2[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        output_V_addr_reg_950 <= tmp_566_cast_fu_773_p1;
        w_35_reg_1078 <= w_35_fu_817_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond5_fu_506_p2 == 1'd0))) begin
        p_lshr_f_cast_reg_893 <= {{co_reg_425[7:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_628_reg_901 <= {{mul_fu_537_p2[15:12]}};
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (exitcond5_fu_506_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond5_fu_506_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_10_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_11_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_12_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_13_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_14_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_15_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_16_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_17_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_18_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_19_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_1_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_20_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_21_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_22_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_23_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_24_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_2_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_3_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_4_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_5_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_6_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_7_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_8_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_96_4x4_p_V_9_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond5_fu_506_p2 == 1'd0))) begin
        grp_fu_528_ap_start = 1'b1;
    end else begin
        grp_fu_528_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        left_V_ce0 = 1'b1;
    end else begin
        left_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        output_V_ce0 = 1'b1;
    end else begin
        output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        output_V_we0 = 1'b1;
    end else begin
        output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (exitcond5_fu_506_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (exitcond4_fu_734_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (1'd1 == exitcond_fu_811_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((1'b1 == ap_CS_fsm_state14) & (1'd0 == exitcond_fu_811_p2) & (tmp_627_reg_876 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign arrayNo_cast_fu_585_p1 = grp_fu_528_p2;

assign buffer1_1_96_4x4_p_V_10_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_11_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_12_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_13_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_14_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_15_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_16_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_17_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_18_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_19_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_1_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_20_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_21_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_22_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_23_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_24_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_2_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_3_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_4_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_5_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_6_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_7_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_8_address0 = tmp_567_cast_fu_783_p1;

assign buffer1_1_96_4x4_p_V_9_address0 = tmp_567_cast_fu_783_p1;

assign co_25_fu_512_p2 = (8'd1 + co_reg_425);

assign exitcond4_fu_734_p2 = ((h_reg_436 == 3'd6) ? 1'b1 : 1'b0);

assign exitcond5_fu_506_p2 = ((co_reg_425 == 8'd192) ? 1'b1 : 1'b0);

assign exitcond_fu_811_p2 = ((w_reg_447 == 3'd6) ? 1'b1 : 1'b0);

assign grp_fu_528_p0 = {{co_reg_425[7:1]}};

assign grp_fu_528_p1 = 7'd24;

assign h_25_fu_740_p2 = (3'd1 + h_reg_436);

assign h_cast2_cast1_fu_629_p1 = h_reg_436;

assign h_cast2_cast_fu_633_p1 = h_reg_436;

assign left_V_address0 = tmp_565_cast_fu_763_p1;

assign mul_fu_537_p0 = mul_fu_537_p00;

assign mul_fu_537_p00 = p_lshr_f_cast_reg_893;

assign mul_fu_537_p2 = (mul_fu_537_p0 * $signed('hAB));

assign output_V_address0 = output_V_addr_reg_950;

assign output_V_d0 = storemerge_reg_458;

assign p_shl10_cast_fu_646_p3 = {{tmp_631_fu_642_p1}, {3'd0}};

assign p_shl11_cast_fu_654_p3 = {{tmp_467_fu_637_p2}, {1'd0}};

assign p_shl1_cast_fu_492_p1 = tmp_459_fu_484_p3;

assign p_shl2_cast_fu_600_p1 = $unsigned(tmp_464_fu_596_p1);

assign p_shl3_cast_fu_615_p1 = $unsigned(tmp_465_fu_611_p1);

assign p_shl4_cast_fu_560_p1 = tmp_461_fu_553_p3;

assign p_shl5_cast_fu_571_p1 = tmp_462_fu_564_p3;

assign p_shl6_cast_fu_708_p3 = {{tmp_633_fu_704_p1}, {3'd0}};

assign p_shl7_cast_fu_720_p3 = {{tmp_634_fu_716_p1}, {1'd0}};

assign p_shl8_cast_fu_677_p3 = {{tmp_632_fu_673_p1}, {3'd0}};

assign p_shl9_cast_fu_685_p3 = {{tmp_469_fu_668_p2}, {1'd0}};

assign p_shl_cast_fu_480_p1 = tmp_s_fu_472_p3;

assign tmp_459_fu_484_p3 = {{co_reg_425}, {1'd0}};

assign tmp_460_fu_496_p2 = (p_shl_cast_fu_480_p1 - p_shl1_cast_fu_492_p1);

assign tmp_461_fu_553_p3 = {{p_lshr_f_cast_reg_893}, {3'd0}};

assign tmp_462_fu_564_p3 = {{p_lshr_f_cast_reg_893}, {1'd0}};

assign tmp_463_fu_575_p2 = (p_shl4_cast_fu_560_p1 - p_shl5_cast_fu_571_p1);

assign tmp_464_fu_596_p1 = $signed(tmp_629_fu_589_p3);

assign tmp_465_fu_611_p1 = $signed(tmp_630_fu_604_p3);

assign tmp_466_fu_619_p2 = (p_shl2_cast_fu_600_p1 - p_shl3_cast_fu_615_p1);

assign tmp_467_fu_637_p2 = ($signed(h_cast2_cast_fu_633_p1) + $signed(tmp_547_cast_reg_907));

assign tmp_468_fu_662_p2 = (p_shl10_cast_fu_646_p3 - p_shl11_cast_fu_654_p3);

assign tmp_469_fu_668_p2 = ($signed(h_cast2_cast1_fu_629_p1) + $signed(tmp_542_cast_reg_880));

assign tmp_470_fu_693_p2 = (p_shl8_cast_fu_677_p3 - p_shl9_cast_fu_685_p3);

assign tmp_471_fu_699_p2 = ($signed(h_cast2_cast_fu_633_p1) + $signed(tmp_552_cast_reg_917));

assign tmp_472_fu_728_p2 = (p_shl6_cast_fu_708_p3 - p_shl7_cast_fu_720_p3);

assign tmp_473_fu_758_p2 = (tmp_468_reg_922 + w_cast1_cast_fu_754_p1);

assign tmp_474_fu_768_p2 = (tmp_470_reg_927 + w_cast1_cast2_fu_750_p1);

assign tmp_475_fu_778_p2 = (tmp_472_reg_932 + w_cast1_cast1_fu_746_p1);

assign tmp_542_cast_fu_502_p1 = $signed(tmp_460_fu_496_p2);

assign tmp_547_cast_fu_581_p1 = $signed(tmp_463_fu_575_p2);

assign tmp_552_cast_fu_625_p1 = $signed(tmp_466_fu_619_p2);

assign tmp_565_cast_fu_763_p1 = tmp_473_fu_758_p2;

assign tmp_566_cast_fu_773_p1 = tmp_474_fu_768_p2;

assign tmp_567_cast_fu_783_p1 = tmp_475_fu_778_p2;

assign tmp_627_fu_468_p1 = co_reg_425[0:0];

assign tmp_629_fu_589_p3 = {{tmp_628_reg_901}, {3'd0}};

assign tmp_630_fu_604_p3 = {{tmp_628_reg_901}, {1'd0}};

assign tmp_631_fu_642_p1 = tmp_467_fu_637_p2[9:0];

assign tmp_632_fu_673_p1 = tmp_469_fu_668_p2[10:0];

assign tmp_633_fu_704_p1 = tmp_471_fu_699_p2[5:0];

assign tmp_634_fu_716_p1 = tmp_471_fu_699_p2[7:0];

assign tmp_s_fu_472_p3 = {{co_reg_425}, {3'd0}};

assign w_35_fu_817_p2 = (w_reg_447 + 3'd1);

assign w_cast1_cast1_fu_746_p1 = w_reg_447;

assign w_cast1_cast2_fu_750_p1 = w_reg_447;

assign w_cast1_cast_fu_754_p1 = w_reg_447;

always @ (posedge ap_clk) begin
    tmp_542_cast_reg_880[0] <= 1'b0;
    tmp_547_cast_reg_907[0] <= 1'b0;
    arrayNo_cast_reg_912[8:7] <= 2'b00;
    tmp_552_cast_reg_917[0] <= 1'b0;
    tmp_468_reg_922[0] <= 1'b0;
    tmp_470_reg_927[0] <= 1'b0;
    tmp_472_reg_932[0] <= 1'b0;
end

endmodule //shuffle_96_p
