module wideexpr_00681(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (^(^((ctrl[3]?(-(4'sb1101))<<(2'b11):(ctrl[3]?(5'b01011)+(6'sb110100):{2{(u6)^~(5'b10100)}})))))<<($signed((-(4'sb1101))<=(((-(-(3'b100)))&((2'sb00)<<<((ctrl[2]?2'sb00:s7))))<<(-(((ctrl[6]?s0:s1))!=((6'sb101001)&(s4)))))));
  assign y1 = (3'sb101)>>>(+($signed(($unsigned(3'sb000))>>({3{s3}}))));
  assign y2 = ~^($signed($signed((2'sb01)>>($unsigned(((ctrl[6]?6'sb111110:s1))>>>((u3)<<(5'b00101)))))));
  assign y3 = 3'sb000;
  assign y4 = ($signed($signed(+(((ctrl[2]?s4:5'b10001))&($signed(s1))))))^~(6'sb000101);
  assign y5 = (ctrl[3]?(ctrl[0]?(ctrl[6]?((ctrl[6]?2'sb11:s1))^~(s2):(6'sb001111)&((ctrl[0]?s1:6'sb011110))):s6):+($signed(4'sb1111)));
  assign y6 = {$signed(5'sb10110),{2{((ctrl[3]?(s0)-(6'sb000101):(s2)>>>(3'b001)))^($signed((ctrl[4]?s5:s3)))}},(5'sb00100)-(s4),s7};
  assign y7 = s2;
endmodule
