# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Exercise4.srcs/sources_1/new/Timer.vhd" \
"../../../../Exercise4.srcs/sources_1/new/main.vhd" \
"../../../../Exercise4.srcs/sim_1/new/testbench.vhd" \

# Do not sort compile order
nosort
