#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Jun 11 17:28:05 2018
# Process ID: 12476
# Current directory: D:/Smartgit/RTS-/TestProject/project_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21224 D:\Smartgit\RTS-\TestProject\project_6\project_6.xpr
# Log file: D:/Smartgit/RTS-/TestProject/project_6/vivado.log
# Journal file: D:/Smartgit/RTS-/TestProject/project_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Smartgit/RTS-/TestProject/project_6/project_6.xpr
update_compile_order -fileset sources_1
file copy -force D:/Smartgit/RTS-/TestProject/project_6/project_6.runs/impl_1/design_1_wrapper.sysdef D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf

reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force D:/Smartgit/RTS-/TestProject/project_6/project_6.runs/impl_1/design_1_wrapper.sysdef D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk -hwspec D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf
open_bd_design {D:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
regenerate_bd_layout
reset_run impl_1
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force D:/Smartgit/RTS-/TestProject/project_6/project_6.runs/impl_1/design_1_wrapper.sysdef D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf

reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force D:/Smartgit/RTS-/TestProject/project_6/project_6.runs/impl_1/design_1_wrapper.sysdef D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf

startgroup
set_property -dict [list CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force D:/Smartgit/RTS-/TestProject/project_6/project_6.runs/impl_1/design_1_wrapper.sysdef D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf

startgroup
set_property -dict [list CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force D:/Smartgit/RTS-/TestProject/project_6/project_6.runs/impl_1/design_1_wrapper.sysdef D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf

startgroup
set_property -dict [list CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force D:/Smartgit/RTS-/TestProject/project_6/project_6.runs/impl_1/design_1_wrapper.sysdef D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf

update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:HWAccel:1.0 [get_ips  design_1_HWAccel_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_HWAccel_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_HWAccel_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_HWAccel_0_0_synth_1
export_simulation -of_objects [get_files D:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Smartgit/RTS-/TestProject/project_6/project_6.ip_user_files/sim_scripts -ip_user_files_dir D:/Smartgit/RTS-/TestProject/project_6/project_6.ip_user_files -ipstatic_source_dir D:/Smartgit/RTS-/TestProject/project_6/project_6.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Smartgit/RTS-/TestProject/project_6/project_6.cache/compile_simlib/modelsim} {questa=D:/Smartgit/RTS-/TestProject/project_6/project_6.cache/compile_simlib/questa} {riviera=D:/Smartgit/RTS-/TestProject/project_6/project_6.cache/compile_simlib/riviera} {activehdl=D:/Smartgit/RTS-/TestProject/project_6/project_6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force D:/Smartgit/RTS-/TestProject/project_6/project_6.runs/impl_1/design_1_wrapper.sysdef D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf

update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
update_ip_catalog -rebuild
set_property LOCK_UPGRADE 1 [get_bd_cells /HWAccel_0]
report_ip_status -name ip_status 
generate_target all [get_files  D:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files D:/Smartgit/RTS-/TestProject/project_6/project_6.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Smartgit/RTS-/TestProject/project_6/project_6.ip_user_files/sim_scripts -ip_user_files_dir D:/Smartgit/RTS-/TestProject/project_6/project_6.ip_user_files -ipstatic_source_dir D:/Smartgit/RTS-/TestProject/project_6/project_6.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Smartgit/RTS-/TestProject/project_6/project_6.cache/compile_simlib/modelsim} {questa=D:/Smartgit/RTS-/TestProject/project_6/project_6.cache/compile_simlib/questa} {riviera=D:/Smartgit/RTS-/TestProject/project_6/project_6.cache/compile_simlib/riviera} {activehdl=D:/Smartgit/RTS-/TestProject/project_6/project_6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -repo_path c:/Users/JARVIS/AppData/Roaming/Xilinx/Vivado/HLS
save_bd_design
