#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 15 18:30:34 2020
# Process ID: 24316
# Current directory: /home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_firReal_0_0_synth_1
# Command line: vivado -log double_iq_pid_vco_firReal_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source double_iq_pid_vco_firReal_0_0.tcl
# Log file: /home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_firReal_0_0_synth_1/double_iq_pid_vco_firReal_0_0.vds
# Journal file: /home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_firReal_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source double_iq_pid_vco_firReal_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/github/oscimpDigital/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top double_iq_pid_vco_firReal_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24690 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1846.398 ; gain = 200.715 ; free physical = 383 ; free virtual = 10774
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'double_iq_pid_vco_firReal_0_0' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_firReal_0_0/synth/double_iq_pid_vco_firReal_0_0.vhd:88]
WARNING: [Synth 8-5640] Port 'data_eof_o' is missing in component declaration [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_firReal_0_0/synth/double_iq_pid_vco_firReal_0_0.vhd:91]
WARNING: [Synth 8-5640] Port 's00_axi_awprot' is missing in component declaration [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_firReal_0_0/synth/double_iq_pid_vco_firReal_0_0.vhd:91]
WARNING: [Synth 8-5640] Port 's00_axi_wstrb' is missing in component declaration [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_firReal_0_0/synth/double_iq_pid_vco_firReal_0_0.vhd:91]
WARNING: [Synth 8-5640] Port 's00_axi_arprot' is missing in component declaration [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_firReal_0_0/synth/double_iq_pid_vco_firReal_0_0.vhd:91]
	Parameter ID bound to: 1 - type: integer 
	Parameter coeff_format bound to: signed - type: string 
	Parameter NB_COEFF bound to: 25 - type: integer 
	Parameter COEFF_SIZE bound to: 16 - type: integer 
	Parameter DECIMATE_FACTOR bound to: 1 - type: integer 
	Parameter DATA_IN_SIZE bound to: 14 - type: integer 
	Parameter DATA_OUT_SIZE bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'firReal' declared at '/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal.vhd:11' bound to instance 'U0' of component 'firReal' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_firReal_0_0/synth/double_iq_pid_vco_firReal_0_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'firReal' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal.vhd:68]
	Parameter ID bound to: 1 - type: integer 
	Parameter coeff_format bound to: signed - type: string 
	Parameter NB_COEFF bound to: 25 - type: integer 
	Parameter COEFF_SIZE bound to: 16 - type: integer 
	Parameter DECIMATE_FACTOR bound to: 1 - type: integer 
	Parameter DATA_IN_SIZE bound to: 14 - type: integer 
	Parameter DATA_OUT_SIZE bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'firReal_axi' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_axi.vhd:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter COEFF_SIZE bound to: 16 - type: integer 
	Parameter COEFF_ADDR_SZ bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'firReal_axi' (1#1) [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_axi.vhd:34]
INFO: [Synth 8-638] synthesizing module 'firReal_top' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_top.vhd:40]
	Parameter coeff_format bound to: signed - type: string 
	Parameter NB_COEFF bound to: 25 - type: integer 
	Parameter DECIMATE_FACTOR bound to: 1 - type: integer 
	Parameter COEFF_SIZE bound to: 16 - type: integer 
	Parameter COEFF_ADDR_SZ bound to: 5 - type: integer 
	Parameter DATA_SIZE bound to: 14 - type: integer 
	Parameter DATA_OUT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'firReal_proc' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:35]
	Parameter coeff_format bound to: signed - type: string 
	Parameter NB_COEFF bound to: 25 - type: integer 
	Parameter DATA_SIZE bound to: 14 - type: integer 
	Parameter DATA_OUT_SIZE bound to: 32 - type: integer 
	Parameter COEFF_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'firReal_proc' (2#1) [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:35]
INFO: [Synth 8-638] synthesizing module 'firReal_ram' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_ram.vhd:27]
	Parameter DATA bound to: 16 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_ram.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'firReal_ram' (3#1) [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_ram.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'firReal_top' (4#1) [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_top.vhd:40]
INFO: [Synth 8-638] synthesizing module 'firReal_handCom' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_handCom.vhd:93]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter INTERNAL_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'firReal_handCom' (5#1) [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_handCom.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'firReal' (6#1) [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'double_iq_pid_vco_firReal_0_0' (7#1) [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_firReal_0_0/synth/double_iq_pid_vco_firReal_0_0.vhd:88]
WARNING: [Synth 8-3331] design firReal_axi has unconnected port writedata[31]
WARNING: [Synth 8-3331] design firReal_axi has unconnected port writedata[30]
WARNING: [Synth 8-3331] design firReal_axi has unconnected port writedata[29]
WARNING: [Synth 8-3331] design firReal_axi has unconnected port writedata[28]
WARNING: [Synth 8-3331] design firReal_axi has unconnected port writedata[27]
WARNING: [Synth 8-3331] design firReal_axi has unconnected port writedata[26]
WARNING: [Synth 8-3331] design firReal_axi has unconnected port writedata[25]
WARNING: [Synth 8-3331] design firReal_axi has unconnected port writedata[24]
WARNING: [Synth 8-3331] design firReal_axi has unconnected port writedata[23]
WARNING: [Synth 8-3331] design firReal_axi has unconnected port writedata[22]
WARNING: [Synth 8-3331] design firReal_axi has unconnected port writedata[21]
WARNING: [Synth 8-3331] design firReal_axi has unconnected port writedata[20]
WARNING: [Synth 8-3331] design firReal_axi has unconnected port writedata[19]
WARNING: [Synth 8-3331] design firReal_axi has unconnected port writedata[18]
WARNING: [Synth 8-3331] design firReal_axi has unconnected port writedata[17]
WARNING: [Synth 8-3331] design firReal_axi has unconnected port writedata[16]
WARNING: [Synth 8-3331] design firReal has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design firReal has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design firReal has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design firReal has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design firReal has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design firReal has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design firReal has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design firReal has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design firReal has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design firReal has unconnected port s00_axi_arprot[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1912.117 ; gain = 266.434 ; free physical = 442 ; free virtual = 10799
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1912.117 ; gain = 266.434 ; free physical = 522 ; free virtual = 10879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1912.117 ; gain = 266.434 ; free physical = 522 ; free virtual = 10879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1912.117 ; gain = 0.000 ; free physical = 496 ; free virtual = 10853
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2045.852 ; gain = 0.000 ; free physical = 361 ; free virtual = 10718
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2045.852 ; gain = 0.000 ; free physical = 323 ; free virtual = 10681
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 2045.852 ; gain = 400.168 ; free physical = 392 ; free virtual = 10755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 2045.852 ; gain = 400.168 ; free physical = 392 ; free virtual = 10755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 2045.852 ; gain = 400.168 ; free physical = 392 ; free virtual = 10755
---------------------------------------------------------------------------------
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:01:03 . Memory (MB): peak = 2045.852 ; gain = 400.168 ; free physical = 386 ; free virtual = 10750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 26    
	               31 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               16 Bit    Registers := 27    
	               14 Bit    Registers := 26    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 135   
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 25    
	   3 Input     31 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 39    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module firReal_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module firReal_proc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module firReal_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module firReal_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               16 Bit    Registers := 25    
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module firReal_handCom 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[1].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[1].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[2].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[2].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[3].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[3].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[4].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[4].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[5].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[5].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[6].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[6].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[7].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[7].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[8].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[8].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[9].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[9].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[10].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[10].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[11].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[11].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[12].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[12].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[13].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[13].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[14].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[14].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[15].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[15].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[16].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[16].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[17].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[17].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[18].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[18].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[19].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[19].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[20].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[20].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[21].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[21].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[22].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[22].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[23].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[23].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[24].logic_inst/data_en_s_reg' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_en_s_reg' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:55]
INFO: [Synth 8-4471] merging register 'U0/fir_top_inst/gen_macc[24].logic_inst/data_s_reg[13:0]' into 'U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg[13:0]' [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[1].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+A''*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[1].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[0] is absorbed into DSP U0/fir_top_inst/gen_macc[1].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[1].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[1] is absorbed into DSP U0/fir_top_inst/gen_macc[1].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[1].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[1].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[1].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[1].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[1].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[1].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[2].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN''*B''.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[1] is absorbed into DSP U0/fir_top_inst/gen_macc[2].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[2].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[2].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[2] is absorbed into DSP U0/fir_top_inst/gen_macc[2].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[2].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[2].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[2].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[2].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[2].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[2].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[3].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[3].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[3].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[3] is absorbed into DSP U0/fir_top_inst/gen_macc[3].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[3].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[3].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[3].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[3].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[3].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[3].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[4].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[4].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[4].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[4] is absorbed into DSP U0/fir_top_inst/gen_macc[4].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[4].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[4].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[4].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[4].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[4].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[4].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[5].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[5].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[5].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[5] is absorbed into DSP U0/fir_top_inst/gen_macc[5].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[5].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[5].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[5].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[5].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[5].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[5].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[6].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[6].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[6].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[6] is absorbed into DSP U0/fir_top_inst/gen_macc[6].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[6].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[6].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[6].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[6].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[6].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[6].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[7].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[7].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[7].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[7] is absorbed into DSP U0/fir_top_inst/gen_macc[7].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[7].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[7].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[7].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[7].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[7].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[7].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[8].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[8].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[8].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[8] is absorbed into DSP U0/fir_top_inst/gen_macc[8].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[8].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[8].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[8].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[8].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[8].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[8].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[9].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[9].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[9].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[9] is absorbed into DSP U0/fir_top_inst/gen_macc[9].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[9].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[9].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[9].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[9].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[9].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[9].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[10].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[10].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[10].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[10] is absorbed into DSP U0/fir_top_inst/gen_macc[10].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[10].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[10].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[10].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[10].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[10].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[10].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[11].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[11].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[11].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[11] is absorbed into DSP U0/fir_top_inst/gen_macc[11].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[11].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[11].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[11].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[11].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[11].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[11].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[12].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[12].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[12].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[12] is absorbed into DSP U0/fir_top_inst/gen_macc[12].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[12].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[12].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[12].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[12].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[12].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[12].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[13].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[13].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[13].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[13] is absorbed into DSP U0/fir_top_inst/gen_macc[13].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[13].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[13].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[13].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[13].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[13].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[13].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[14].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[14].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[14].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[14] is absorbed into DSP U0/fir_top_inst/gen_macc[14].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[14].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[14].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[14].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[14].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[14].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[14].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[15].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[15].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[15].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[15] is absorbed into DSP U0/fir_top_inst/gen_macc[15].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[15].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[15].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[15].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[15].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[15].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[15].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[16].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[16].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[16].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[16] is absorbed into DSP U0/fir_top_inst/gen_macc[16].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[16].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[16].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[16].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[16].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[16].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[16].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[17].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[17].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[17].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[17] is absorbed into DSP U0/fir_top_inst/gen_macc[17].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[17].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[17].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[17].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[17].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[17].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[17].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[18].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[18].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[18].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[18] is absorbed into DSP U0/fir_top_inst/gen_macc[18].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[18].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[18].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[18].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[18].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[18].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[18].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[19].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[19].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[19].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[19] is absorbed into DSP U0/fir_top_inst/gen_macc[19].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[19].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[19].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[19].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[19].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[19].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[19].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[20].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[20].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[20].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[20] is absorbed into DSP U0/fir_top_inst/gen_macc[20].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[20].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[20].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[20].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[20].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[20].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[20].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[21].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[21].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[21].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[21] is absorbed into DSP U0/fir_top_inst/gen_macc[21].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[21].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[21].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[21].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[21].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[21].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[21].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[22].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[22].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[22].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[22] is absorbed into DSP U0/fir_top_inst/gen_macc[22].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[22].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[22].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[22].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[22].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[22].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[22].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[23].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[23].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[23].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[23] is absorbed into DSP U0/fir_top_inst/gen_macc[23].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[23].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[23].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[23].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[23].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[23].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[23].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[24].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+ACIN2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[24].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[24].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[24] is absorbed into DSP U0/fir_top_inst/gen_macc[24].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[24].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[24].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[24].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[24].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[24].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[24].logic_inst/res_s_reg.
DSP Report: Generating DSP U0/fir_top_inst/gen_macc[0].logic_inst/res_s_reg, operation Mode is: ((C:0x0) or P)+A2*B''.
DSP Report: register U0/fir_top_inst/data_in_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[0].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/data_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[0].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/coeff_tab_s_reg[0] is absorbed into DSP U0/fir_top_inst/gen_macc[0].logic_inst/res_s_reg.
DSP Report: register U0/fir_top_inst/gen_macc[0].logic_inst/res_s_reg is absorbed into DSP U0/fir_top_inst/gen_macc[0].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[0].logic_inst/res_next_s is absorbed into DSP U0/fir_top_inst/gen_macc[0].logic_inst/res_s_reg.
DSP Report: operator U0/fir_top_inst/gen_macc[0].logic_inst/mult_res is absorbed into DSP U0/fir_top_inst/gen_macc[0].logic_inst/res_s_reg.
INFO: [Synth 8-3917] design double_iq_pid_vco_firReal_0_0 has port s00_axi_rdata[31] driven by constant 0
WARNING: [Synth 8-3331] design double_iq_pid_vco_firReal_0_0 has unconnected port s00_axi_wdata[31]
WARNING: [Synth 8-3331] design double_iq_pid_vco_firReal_0_0 has unconnected port s00_axi_wdata[30]
WARNING: [Synth 8-3331] design double_iq_pid_vco_firReal_0_0 has unconnected port s00_axi_wdata[29]
WARNING: [Synth 8-3331] design double_iq_pid_vco_firReal_0_0 has unconnected port s00_axi_wdata[28]
WARNING: [Synth 8-3331] design double_iq_pid_vco_firReal_0_0 has unconnected port s00_axi_wdata[27]
WARNING: [Synth 8-3331] design double_iq_pid_vco_firReal_0_0 has unconnected port s00_axi_wdata[26]
WARNING: [Synth 8-3331] design double_iq_pid_vco_firReal_0_0 has unconnected port s00_axi_wdata[25]
WARNING: [Synth 8-3331] design double_iq_pid_vco_firReal_0_0 has unconnected port s00_axi_wdata[24]
WARNING: [Synth 8-3331] design double_iq_pid_vco_firReal_0_0 has unconnected port s00_axi_wdata[23]
WARNING: [Synth 8-3331] design double_iq_pid_vco_firReal_0_0 has unconnected port s00_axi_wdata[22]
WARNING: [Synth 8-3331] design double_iq_pid_vco_firReal_0_0 has unconnected port s00_axi_wdata[21]
WARNING: [Synth 8-3331] design double_iq_pid_vco_firReal_0_0 has unconnected port s00_axi_wdata[20]
WARNING: [Synth 8-3331] design double_iq_pid_vco_firReal_0_0 has unconnected port s00_axi_wdata[19]
WARNING: [Synth 8-3331] design double_iq_pid_vco_firReal_0_0 has unconnected port s00_axi_wdata[18]
WARNING: [Synth 8-3331] design double_iq_pid_vco_firReal_0_0 has unconnected port s00_axi_wdata[17]
WARNING: [Synth 8-3331] design double_iq_pid_vco_firReal_0_0 has unconnected port s00_axi_wdata[16]
INFO: [Synth 8-5583] The signal U0/fir_top_inst/ram_coeff/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM U0/fir_top_inst/ram_coeff/mem_reg to conserve power
INFO: [Synth 8-3886] merging instance 'U0/handle_comm/axi_rresp_reg[0]' (FDRE) to 'U0/handle_comm/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/handle_comm/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[1]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[2]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[3]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[4]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[5]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[6]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[7]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[8]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[9]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[10]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[11]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[12]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[13]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[14]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[15]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[16]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[17]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[18]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[19]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[20]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[21]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[22]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[23]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[24]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[25]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[26]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[27]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/firReal_axi_inst/readdata_s_reg[28]' (FDE) to 'U0/firReal_axi_inst/readdata_s_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/firReal_axi_inst/readdata_s_reg[29] )
INFO: [Synth 8-3886] merging instance 'U0/handle_comm/axi_bresp_reg[0]' (FDRE) to 'U0/handle_comm/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/handle_comm/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:21 . Memory (MB): peak = 2045.852 ; gain = 400.168 ; free physical = 297 ; free virtual = 10666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|double_iq_pid_vco_firReal_0_0 | U0/fir_top_inst/ram_coeff/mem_reg | 32 x 16(NO_CHANGE)     | W |   | 32 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                   | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+A''*B''    | 16     | 14     | 35     | -      | 35     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN''*B'' | 16     | 14     | 35     | -      | 35     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+ACIN2*B''  | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
|double_iq_pid_vco_firReal_0_0 | ((C:0x0) or P)+A2*B''     | 16     | 14     | 35     | -      | 35     | 1    | 2    | 0    | -    | -     | 0    | 1    | 
+------------------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:02:00 . Memory (MB): peak = 2045.852 ; gain = 400.168 ; free physical = 1728 ; free virtual = 12028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:02:00 . Memory (MB): peak = 2045.852 ; gain = 400.168 ; free physical = 1725 ; free virtual = 12026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|double_iq_pid_vco_firReal_0_0 | U0/fir_top_inst/ram_coeff/mem_reg | 32 x 16(NO_CHANGE)     | W |   | 32 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/21f5/hdl/firReal_proc.vhd:73]
INFO: [Synth 8-7053] The timing for the instance U0/fir_top_inst/ram_coeff/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:02:02 . Memory (MB): peak = 2056.297 ; gain = 410.613 ; free physical = 1710 ; free virtual = 12010
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:02:15 . Memory (MB): peak = 2070.172 ; gain = 424.488 ; free physical = 1654 ; free virtual = 11954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:02:15 . Memory (MB): peak = 2070.172 ; gain = 424.488 ; free physical = 1654 ; free virtual = 11954
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:02:15 . Memory (MB): peak = 2070.172 ; gain = 424.488 ; free physical = 1653 ; free virtual = 11953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:02:15 . Memory (MB): peak = 2070.172 ; gain = 424.488 ; free physical = 1653 ; free virtual = 11953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:02:15 . Memory (MB): peak = 2070.172 ; gain = 424.488 ; free physical = 1652 ; free virtual = 11953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:02:15 . Memory (MB): peak = 2070.172 ; gain = 424.488 ; free physical = 1652 ; free virtual = 11953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     1|
|2     |DSP48E1_1 |     1|
|3     |DSP48E1_2 |    22|
|4     |DSP48E1_3 |     1|
|5     |LUT1      |     2|
|6     |LUT2      |    61|
|7     |LUT3      |     9|
|8     |LUT4      |    58|
|9     |LUT5      |    15|
|10    |LUT6      |   230|
|11    |MUXF7     |    64|
|12    |MUXF8     |    32|
|13    |RAMB18E1  |     1|
|14    |FDRE      |  1036|
|15    |FDSE      |     3|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------------+----------------+------+
|      |Instance                        |Module          |Cells |
+------+--------------------------------+----------------+------+
|1     |top                             |                |  1536|
|2     |  U0                            |firReal         |  1536|
|3     |    firReal_axi_inst            |firReal_axi     |    36|
|4     |    fir_top_inst                |firReal_top     |  1467|
|5     |      \gen_macc[0].logic_inst   |firReal_proc    |    90|
|6     |      \gen_macc[10].logic_inst  |firReal_proc_0  |    39|
|7     |      \gen_macc[11].logic_inst  |firReal_proc_1  |   103|
|8     |      \gen_macc[12].logic_inst  |firReal_proc_2  |    40|
|9     |      \gen_macc[13].logic_inst  |firReal_proc_3  |    39|
|10    |      \gen_macc[14].logic_inst  |firReal_proc_4  |    39|
|11    |      \gen_macc[15].logic_inst  |firReal_proc_5  |    72|
|12    |      \gen_macc[16].logic_inst  |firReal_proc_6  |    39|
|13    |      \gen_macc[17].logic_inst  |firReal_proc_7  |    39|
|14    |      \gen_macc[18].logic_inst  |firReal_proc_8  |    39|
|15    |      \gen_macc[19].logic_inst  |firReal_proc_9  |    71|
|16    |      \gen_macc[1].logic_inst   |firReal_proc_10 |    39|
|17    |      \gen_macc[20].logic_inst  |firReal_proc_11 |    39|
|18    |      \gen_macc[21].logic_inst  |firReal_proc_12 |    39|
|19    |      \gen_macc[22].logic_inst  |firReal_proc_13 |    39|
|20    |      \gen_macc[23].logic_inst  |firReal_proc_14 |    72|
|21    |      \gen_macc[24].logic_inst  |firReal_proc_15 |    39|
|22    |      \gen_macc[2].logic_inst   |firReal_proc_16 |    39|
|23    |      \gen_macc[3].logic_inst   |firReal_proc_17 |   170|
|24    |      \gen_macc[4].logic_inst   |firReal_proc_18 |    39|
|25    |      \gen_macc[5].logic_inst   |firReal_proc_19 |    40|
|26    |      \gen_macc[6].logic_inst   |firReal_proc_20 |    39|
|27    |      \gen_macc[7].logic_inst   |firReal_proc_21 |    71|
|28    |      \gen_macc[8].logic_inst   |firReal_proc_22 |    39|
|29    |      \gen_macc[9].logic_inst   |firReal_proc_23 |    39|
|30    |      ram_coeff                 |firReal_ram     |     1|
|31    |    handle_comm                 |firReal_handCom |    33|
+------+--------------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:02:15 . Memory (MB): peak = 2070.172 ; gain = 424.488 ; free physical = 1652 ; free virtual = 11953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:38 ; elapsed = 00:02:08 . Memory (MB): peak = 2070.172 ; gain = 290.754 ; free physical = 1712 ; free virtual = 12013
Synthesis Optimization Complete : Time (s): cpu = 00:01:45 ; elapsed = 00:02:16 . Memory (MB): peak = 2070.180 ; gain = 424.488 ; free physical = 1712 ; free virtual = 12013
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2070.180 ; gain = 0.000 ; free physical = 1780 ; free virtual = 12080
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2070.180 ; gain = 0.000 ; free physical = 1438 ; free virtual = 11738
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
166 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:13 ; elapsed = 00:02:46 . Memory (MB): peak = 2070.180 ; gain = 629.898 ; free physical = 1652 ; free virtual = 11952
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2070.180 ; gain = 0.000 ; free physical = 1649 ; free virtual = 11950
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_firReal_0_0_synth_1/double_iq_pid_vco_firReal_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP double_iq_pid_vco_firReal_0_0, cache-ID = e60ee9d15aeb0501
INFO: [Coretcl 2-1174] Renamed 30 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2094.184 ; gain = 0.000 ; free physical = 1654 ; free virtual = 11957
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/github/oscimpDigital/app/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_firReal_0_0_synth_1/double_iq_pid_vco_firReal_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file double_iq_pid_vco_firReal_0_0_utilization_synth.rpt -pb double_iq_pid_vco_firReal_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 15 18:34:00 2020...
