INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/CommonCore/DigitalDesign/lab1/Task2Task3/Task2Task3.srcs/sources_1/new/FullAdder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/CommonCore/DigitalDesign/lab1/Task2Task3/Task2Task3.srcs/sources_1/new/tb_FullAdder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FullAdder
