-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Thu Nov 28 14:11:40 2019
-- Host        : L-1V1ZTY1 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               C:/Users/hhartmann/Desktop/svn_fpga/trunk/01_Projects/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/bd/FIR/FIR_sim_netlist.vhdl
-- Design      : FIR
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s50csga324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIR_blk_mem_gen_prim_wrapper is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIR_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end FIR_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of FIR_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIR_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIR_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end FIR_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of FIR_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FF99FF98FF97FF96FF95FF94FF94FF93FF92FF92FF91FF91FF91FF90FF90FF90",
      INIT_01 => X"FFB1FFAFFFADFFABFFA9FFA7FFA6FFA4FFA3FFA1FFA0FF9FFF9DFF9CFF9BFF9A",
      INIT_02 => X"FFD9FFD6FFD3FFD0FFCDFFCAFFC8FFC5FFC3FFC0FFBEFFBBFFB9FFB7FFB5FFB3",
      INIT_03 => X"0013000F000B00070003FFFFFFFBFFF7FFF4FFF0FFECFFE9FFE6FFE2FFDFFFDC",
      INIT_04 => X"0061005B00560051004B00460041003C00370033002E002900250020001C0017",
      INIT_05 => X"00C200BB00B500AE00A800A2009B0095008F00890083007D00770071006C0066",
      INIT_06 => X"0137012F0127011F011801100109010100FA00F300EC00E500DE00D700D000C9",
      INIT_07 => X"01BB01B201AA01A1019901900188017F0177016F0167015E0156014E0146013E",
      INIT_08 => X"024B02420238022F0226021D0214020B020201F901F001E701DE01D501CD01C4",
      INIT_09 => X"02DE02D502CC02C302BA02B002A7029E0295028B0282027902700266025D0254",
      INIT_0A => X"036C0364035B0353034A0341033803300327031E0315030C030302FA02F102E7",
      INIT_0B => X"03E903E203DB03D403CC03C503BD03B503AE03A6039E0396038E0385037D0375",
      INIT_0C => X"04490444043F043A0434042F04290423041E04170411040B040403FE03F703F0",
      INIT_0D => X"047F047D047B0479047604740471046D046A04670463045F045B04570452044E",
      INIT_0E => X"0482048304850486048704870488048804880487048704860485048404830481",
      INIT_0F => X"0448044E04530458045D046104650469046D0470047404770479047C047E0480",
      INIT_10 => X"03CF03D903E203EB03F403FC0404040C0414041B0422042904300437043D0443",
      INIT_11 => X"031803250332033F034C035803640370037B03870392039D03A703B203BC03C6",
      INIT_12 => X"022B023B024B025B026B027A028A029902A802B702C502D302E202F002FD030B",
      INIT_13 => X"01160128013A014C015E01700181019301A401B601C701D801E901FA020A021B",
      INIT_14 => X"FFECFFFF001200240037004A005D006F0082009500A700BA00CC00DF00F10104",
      INIT_15 => X"FEC7FED8FEEAFEFCFF0EFF20FF33FF45FF57FF6AFF7CFF8FFFA1FFB4FFC7FFD9",
      INIT_16 => X"FDC1FDD0FDDFFDEFFDFEFE0EFE1EFE2EFE3EFE4FFE5FFE70FE81FE92FEA4FEB5",
      INIT_17 => X"FCF8FD02FD0DFD18FD23FD2FFD3BFD47FD53FD60FD6DFD7BFD88FD96FDA4FDB3",
      INIT_18 => X"FC85FC89FC8DFC93FC98FC9EFCA4FCABFCB2FCB9FCC1FCCAFCD2FCDBFCE4FCEE",
      INIT_19 => X"FC7CFC79FC76FC74FC73FC72FC71FC71FC72FC73FC74FC76FC78FC7AFC7DFC81",
      INIT_1A => X"FCE9FCDFFCD5FCCCFCC3FCBAFCB2FCAAFCA3FC9DFC97FC91FC8CFC87FC83FC7F",
      INIT_1B => X"FDCFFDBEFDACFD9BFD8BFD7BFD6BFD5CFD4EFD40FD32FD25FD18FD0CFD00FCF4",
      INIT_1C => X"FF22FF0AFEF2FEDBFEC4FEAEFE97FE82FE6CFE57FE43FE2EFE1BFE07FDF4FDE1",
      INIT_1D => X"00C700AB008F00730058003D00210007FFECFFD2FFB8FF9EFF85FF6BFF52FF3A",
      INIT_1E => X"0298027B025D02400222020501E701CA01AD0190017301560139011C010000E3",
      INIT_1F => X"04610446042A040F03F303D703BA039E038103640347032A030D02F002D302B5",
      INIT_20 => X"05E505D005BA05A4058E0577056005480530051704FE04E504CB04B10497047C",
      INIT_21 => X"06E106D606CB06BF06B206A506960687067806680657064506330620060D05F9",
      INIT_22 => X"071107150718071A071B071C071B071907160713070E0709070206FB06F306EA",
      INIT_23 => X"0638064E06640677068A069C06AC06BB06C906D606E206EC06F606FE0706070C",
      INIT_24 => X"0423044E047804A104C804EE0512053605570578059705B505D205ED06080620",
      INIT_25 => X"00AF00F10131017001AE01EA0225025E029602CC030203350367039803C803F6",
      INIT_26 => X"FBD2FC2AFC81FCD7FD2BFD7EFDCFFE1FFE6EFEBBFF06FF51FF9AFFE10027006C",
      INIT_27 => X"F59AF607F673F6DEF747F7AFF816F87BF8E0F942F9A4FA04FA63FAC1FB1DFB78",
      INIT_28 => X"EE34EEB2EF2FEFABF026F0A0F11AF192F209F27FF2F4F368F3DBF44CF4BDF52C",
      INIT_29 => X"E5E6E670E6FAE782E80AE892E919E99FEA24EAA9EB2DEBB0EC32ECB4ED35EDB5",
      INIT_2A => X"DD17DDA6DE34DEC2DF51DFDFE06DE0FAE188E215E2A2E32EE3BAE446E4D1E55C",
      INIT_2B => X"D441D4CCD557D5E3D670D6FCD789D817D8A4D932D9C0DA4EDADDDB6BDBFADC88",
      INIT_2C => X"CBF0CC6FCCEECD6ECDF0CE72CEF5CF7ACFFFD084D10BD192D21AD2A3D32CD3B6",
      INIT_2D => X"C4BBC524C58DC5F9C666C6D4C744C7B6C829C89DC913C98ACA03CA7CCAF7CB73",
      INIT_2E => X"BF38BF81BFCCC019C068C0BAC10DC163C1BAC214C270C2CDC32CC38DC3F0C455",
      INIT_2F => X"BBF2BC13BC37BC5DBC87BCB2BCE1BD12BD45BD7BBDB4BDEEBE2CBE6BBEADBEF2",
      INIT_30 => X"BB60BB53BB49BB42BB3EBB3DBB3FBB44BB4CBB57BB64BB75BB88BB9FBBB7BBD3",
      INIT_31 => X"BDDCBD9CBD5FBD26BCF0BCBDBC8EBC61BC38BC12BBEFBBCFBBB3BB99BB83BB70",
      INIT_32 => X"C399C324C2B3C245C1DAC173C10FC0AEC051BFF7BFA0BF4CBEFCBEAFBE65BE1F",
      INIT_33 => X"CC9FCBF6CB51CAAFCA10C974C8DCC846C7B4C725C69AC611C58CC50BC48CC411",
      INIT_34 => X"D8C5D7EDD717D644D574D4A7D3DDD316D252D191D0D3D018CF60CEABCDF9CD4A",
      INIT_35 => X"E7B3E6B2E5B3E4B6E3BBE2C3E1CEE0DBDFEADEFCDE11DD28DC42DB5FDA7ED9A0",
      INIT_36 => X"F8E3F7C2F6A3F586F46AF350F238F121F00DEEFAEDEAECDCEBCFEAC5E9BDE8B7",
      INIT_37 => X"0BA80A730940080D06DC05AB047B034D021F00F3FFC8FE9EFD76FC4FFB2AFA06",
      INIT_38 => X"1F341DF91CBF1B841A4A191017D6169C1563142912F111B810810F490E130CDD",
      INIT_39 => X"32A5317330402F0D2DD82CA32B6C2A3628FE27C6268E2555241B22E221A8206E",
      INIT_3A => X"451343F842DC41BD409D3F7B3E573D323C0B3AE339B9388E37623635350633D6",
      INIT_3B => X"559A54A453AB52B051B250B14FAE4EA94DA14C974B8B4A7C496B48584743462C",
      INIT_3C => X"636962A461DC611060415F6F5E995DC05CE55C065B245A3F5957586C577E568D",
      INIT_3D => X"6DCF6D456CB76C256B8F6AF66A5869B76913686A67BE670E665A65A364E9642B",
      INIT_3E => X"744473FC73B07360730B72B2725571F3718E712470B770456FCF6F556ED76E55",
      INIT_3F => X"76757673766C76617652763E7626760975E875C37599756B7539750274C77488",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => douta(15 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \FIR_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \FIR_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0026002400230021001F001D001B00190017001500130011000F000E000C000A",
      INIT_01 => X"0036003600360035003500340033003300320031002F002E002D002B002A0028",
      INIT_02 => X"0024002600280029002B002D002E003000310032003300340034003500350036",
      INIT_03 => X"00000002000400060008000B000D000F0012001400160019001B001D001F0022",
      INIT_04 => X"FFEEFFEEFFEEFFEFFFEFFFF0FFF1FFF1FFF3FFF4FFF5FFF7FFF8FFFAFFFCFFFE",
      INIT_05 => X"0001FFFFFFFDFFFBFFFAFFF8FFF6FFF5FFF4FFF3FFF2FFF1FFF0FFEFFFEFFFEE",
      INIT_06 => X"001C001B001A001900170016001400120010000F000D000B0009000700050003",
      INIT_07 => X"0014001600180019001B001C001D001E001F001F001F001F001F001F001E001D",
      INIT_08 => X"FFDDFFE1FFE5FFE9FFEDFFF1FFF5FFF8FFFC0000000300060009000C000F0011",
      INIT_09 => X"FFA5FFA7FFAAFFACFFAFFFB2FFB6FFB9FFBDFFC0FFC4FFC8FFCCFFD0FFD4FFD8",
      INIT_0A => X"FFA5FFA3FFA1FFA0FF9FFF9EFF9DFF9DFF9CFF9CFF9DFF9EFF9FFFA0FFA1FFA3",
      INIT_0B => X"FFDBFFD7FFD3FFD0FFCCFFC8FFC4FFC0FFBDFFB9FFB6FFB3FFB0FFADFFAAFFA8",
      INIT_0C => X"000100010000FFFFFFFEFFFCFFFAFFF8FFF5FFF3FFF0FFEDFFE9FFE6FFE2FFDF",
      INIT_0D => X"FFDCFFE1FFE5FFE9FFEDFFF0FFF3FFF6FFF9FFFBFFFDFFFE0000000100010001",
      INIT_0E => X"FF8BFF90FF94FF99FF9EFFA3FFA9FFAEFFB3FFB9FFBEFFC3FFC9FFCEFFD3FFD7",
      INIT_0F => X"FF75FF73FF71FF70FF70FF70FF70FF71FF72FF74FF76FF79FF7CFF7FFF83FF87",
      INIT_10 => X"FFD2FFCAFFC1FFB9FFB2FFAAFFA3FF9DFF96FF91FF8BFF86FF82FF7EFF7AFF77",
      INIT_11 => X"005B0054004C0044003C0034002B0023001A00110008FFFFFFF6FFEDFFE4FFDB",
      INIT_12 => X"0088008A008A008B008A00890088008600830080007C00780073006E00680062",
      INIT_13 => X"0035003C0043004A00510057005E0064006A006F00740079007D008000830086",
      INIT_14 => X"FFDEFFE0FFE3FFE6FFEAFFEEFFF3FFF8FFFE0004000B00110018001F0026002D",
      INIT_15 => X"00200017000E0005FFFEFFF7FFF1FFECFFE7FFE4FFE1FFDEFFDDFFDCFFDCFFDD",
      INIT_16 => X"00EC00DF00D100C300B500A8009A008C007F007100650058004C00400035002A",
      INIT_17 => X"017A01770173016E01690162015B0153014A01400135012A011F0113010600F9",
      INIT_18 => X"011F012C01370142014C0155015E0165016B017101750178017B017C017C017C",
      INIT_19 => X"002D003C004B005A006A007A008A009A00AA00BA00C900D900E800F601050112",
      INIT_1A => X"FFB1FFB1FFB2FFB4FFB8FFBCFFC2FFC9FFD1FFD9FFE3FFEDFFF900050012001F",
      INIT_1B => X"0039002B001D00100003FFF7FFECFFE2FFD8FFD0FFC8FFC1FFBCFFB7FFB4FFB2",
      INIT_1C => X"010E010500FB00F100E500D900CC00BE00B000A1009300840075006500560048",
      INIT_1D => X"00E200F000FC010701110118011F0124012701290129012801250121011C0115",
      INIT_1E => X"FF66FF83FFA0FFBCFFD8FFF3000E00280041005A00710087009C00AF00C100D2",
      INIT_1F => X"FDDCFDECFDFEFE11FE26FE3CFE54FE6CFE86FEA0FEBBFED6FEF3FF0FFF2CFF49",
      INIT_20 => X"FDC6FDBAFDAFFDA7FDA0FD9AFD97FD96FD96FD98FD9CFDA3FDAAFDB4FDC0FDCD",
      INIT_21 => X"FF13FEFCFEE4FECCFEB4FE9CFE84FE6DFE56FE40FE2BFE17FE05FDF3FDE2FDD3",
      INIT_22 => X"0000FFFEFFF9FFF3FFEAFFE0FFD4FFC6FFB7FFA6FF94FF81FF6DFF58FF42FF2B",
      INIT_23 => X"FF15FF31FF4CFF65FF7CFF92FFA6FFB9FFC9FFD7FFE3FFEEFFF6FFFBFFFF0001",
      INIT_24 => X"FD13FD30FD4EFD6DFD8DFDAEFDCFFDF1FE13FE35FE57FE78FE99FEB9FED9FEF7",
      INIT_25 => X"FC63FC5BFC55FC52FC52FC55FC5AFC62FC6DFC7AFC8AFC9CFCB0FCC6FCDEFCF8",
      INIT_26 => X"FE50FE22FDF5FDCAFDA1FD79FD53FD30FD0FFCF0FCD4FCBAFCA3FC8FFC7DFC6F",
      INIT_27 => X"0141011900F000C50098006A003A000AFFD9FFA8FF76FF44FF12FEE1FEB0FE7F",
      INIT_28 => X"0247024E02510252024F0249024002330224021101FC01E301C801AA01890166",
      INIT_29 => X"009300B900DF01040128014B016D018D01AB01C801E201F9020E02210231023D",
      INIT_2A => X"FEBEFECAFED9FEECFF01FF19FF33FF50FF6FFF90FFB2FFD5FFFA00200046006C",
      INIT_2B => X"0004FFD3FFA6FF7CFF56FF33FF15FEFBFEE4FED2FEC3FEB9FEB2FEB0FEB1FEB6",
      INIT_2C => X"043A03F103A8035E031402CB0281023901F201AD0169012700E700AA00700038",
      INIT_2D => X"076A0755073A071B06F706CF06A30673063F060705CD058F054F050C04C80482",
      INIT_2E => X"06190650068406B406DF070607290746075F07720781078A078E078D0786077B",
      INIT_2F => X"01A001E7022F027A02C50311035E03AA03F60441048B04D3051A055E059F05DD",
      INIT_30 => X"FF38FF38FF3EFF4AFF5CFF73FF8FFFB0FFD7000200320066009E00DA0119015B",
      INIT_31 => X"020501B90170012A00E700A8006D00370005FFD8FFB1FF8EFF72FF5BFF49FF3E",
      INIT_32 => X"06B706800644060405C00578052D04DF0490043F03ED039A034702F502A40253",
      INIT_33 => X"067C06BB06F2072107480766077C0789078F078D078307720759073A071506E9",
      INIT_34 => X"FEE4FF81001B00B3014701D7026202E9036A03E5045904C7052D058D05E40634",
      INIT_35 => X"F5E2F64EF6C2F73CF7BDF844F8D0F961F9F6FA8EFB29FBC7FC66FD06FDA6FE45",
      INIT_36 => X"F42DF3FCF3D5F3B9F3A6F39EF3A0F3ADF3C4F3E6F412F448F488F4D1F523F57F",
      INIT_37 => X"FAF6FA6EF9E7F961F8DCF859F7DAF75FF6E8F677F60DF5A9F54CF4F7F4ABF467",
      INIT_38 => X"009300820064003A0003FFC2FF76FF20FEC2FE5BFDEEFD7AFD00FC82FC00FB7C",
      INIT_39 => X"F9C1FA9EFB6DFC2EFCE0FD84FE18FE9DFF12FF78FFCD0014004B0073008C0097",
      INIT_3A => X"E770E8A9E9E5EB23EC62EDA0EEDCF014F148F276F39EF4BDF5D3F6E0F7E1F8D7",
      INIT_3B => X"DA2BDA71DAD0DB46DBD3DC75DD2BDDF3DECEDFB8E0B1E1B8E2CAE3E8E50EE63C",
      INIT_3C => X"E4DDE353E1E7E098DF67DE54DD5FDC89DBD1DB37DABBDA5CDA1BD9F6D9EDD9FF",
      INIT_3D => X"09B206EE04320180FEDAFC42F9B8F740F4DAF287F04AEE24EC15EA1FE843E682",
      INIT_3E => X"33E731B02F622CFE2A8727FD256422BC20091D4C1A8617BB14EC121B0F4B0C7C",
      INIT_3F => X"46774664462845C5453B448B43B442B8419740523EEA3D613BB739EE38083605",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => douta(15 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \FIR_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \FIR_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFAFFF8FFF8FFF8FFF9FFFCFFFF000200050007000800080007000500020000",
      INIT_01 => X"FFFAFFF7FFF5FFF3FFF3FFF3FFF5FFF8FFFBFFFE0001000200020001FFFFFFFD",
      INIT_02 => X"0002FFFEFFFBFFF8FFF5FFF4FFF4FFF5FFF7FFFAFFFDFFFF00000000FFFFFFFD",
      INIT_03 => X"000C000A000700030000FFFDFFFBFFFAFFFBFFFDFFFF00020004000500050004",
      INIT_04 => X"00100010000F000C000900050002000000000001000200050008000B000D000D",
      INIT_05 => X"0008000A000B000B0009000600030000FFFEFFFDFFFE000100040008000C000E",
      INIT_06 => X"FFFAFFFE0001000300030001FFFEFFFAFFF7FFF5FFF4FFF5FFF7FFFB00000004",
      INIT_07 => X"FFF4FFF8FFFCFFFF00000000FFFEFFFAFFF6FFF2FFEFFFEDFFEDFFEEFFF1FFF6",
      INIT_08 => X"FFF9FFFC0000000400070008000800060001FFFCFFF7FFF2FFEFFFEDFFEEFFF0",
      INIT_09 => X"0000000100050009000E0012001500150013000F000A0004FFFEFFFAFFF8FFF7",
      INIT_0A => X"FFFCFFFCFFFE00020008000F00140018001B001A00170013000D000700030000",
      INIT_0B => X"FFF0FFEDFFECFFEEFFF3FFF900010008000E001200130011000E00090003FFFF",
      INIT_0C => X"FFEEFFE7FFE1FFDFFFDFFFE3FFE9FFF0FFF8FFFE0003000500040000FFFBFFF5",
      INIT_0D => X"0001FFF8FFEFFFE7FFE2FFE0FFE2FFE6FFEDFFF4FFFAFFFF0001FFFFFFFBFFF5",
      INIT_0E => X"00200019000F0005FFFCFFF5FFF1FFF1FFF5FFFA00010008000D000F000D0008",
      INIT_0F => X"002E002C0026001E0014000B0004000000000003000A0012001A002100240024",
      INIT_10 => X"0019001F0020001D0016000D0004FFFDFFF9FFF9FFFE00060010001B0024002B",
      INIT_11 => X"FFF4FFFF000600080006FFFFFFF6FFECFFE4FFDFFFDFFFE3FFEBFFF700040010",
      INIT_12 => X"FFE2FFEEFFF8FFFF0001FFFEFFF6FFEBFFDEFFD3FFCBFFC7FFC9FFD0FFDBFFE8",
      INIT_13 => X"FFEFFFF90005000F001700190015000CFFFFFFEFFFE0FFD4FFCCFFCAFFCEFFD6",
      INIT_14 => X"0000000700130021002E0038003D003B0033002600160005FFF6FFEBFFE7FFE8",
      INIT_15 => X"FFF4FFF6FFFF000D001E0030003F0048004B0047003D002E001E000F0004FFFF",
      INIT_16 => X"FFD0FFCAFFCAFFD3FFE2FFF5000A001E002C00340034002D002100120004FFF9",
      INIT_17 => X"FFC6FFB4FFA8FFA4FFA9FFB5FFC8FFDDFFF10001000B000D0008FFFCFFECFFDD",
      INIT_18 => X"FFF9FFE0FFC9FFB7FFACFFABFFB2FFC1FFD3FFE6FFF600000001FFFAFFECFFDA",
      INIT_19 => X"004D0037001D0002FFECFFDDFFD7FFDBFFE7FFF8000B001B00250027001F000F",
      INIT_1A => X"0076006E005C0044002B00140004FFFE0002000F00220038004C005B0060005C",
      INIT_1B => X"0048005200500043002F00180002FFF3FFEDFFF20002001A0035005000660074",
      INIT_1C => X"FFEF0006001300140009FFF5FFDDFFC5FFB3FFABFFAEFFBEFFD7FFF600170033",
      INIT_1D => X"FFC1FFDEFFF500010001FFF4FFDCFFBEFFA0FF86FF76FF73FF7CFF92FFAFFFD0",
      INIT_1E => X"FFDFFFFA0017002E003B003A002C0011FFEEFFC8FFA5FF8BFF7DFF7EFF8CFFA4",
      INIT_1F => X"0006001C003A005C0079008D009300880070004D0024FFFCFFDCFFC8FFC2FFCB",
      INIT_20 => X"FFE4FFEF0009002F0059008100A000B100B200A200850060003A00190004FFFD",
      INIT_21 => X"FF89FF7FFF88FFA3FFCBFFFB002B00550071007C007500600040001DFFFEFFE9",
      INIT_22 => X"FF68FF44FF2FFF2EFF40FF63FF90FFC2FFEE000E001E001B0008FFE8FFC3FFA1",
      INIT_23 => X"FFD9FFA1FF6FFF4CFF3CFF41FF59FF7FFFABFFD5FFF40003FFFFFFE8FFC2FF95",
      INIT_24 => X"009D00660029FFF0FFC3FFA9FFA5FFB5FFD600000029004900590054003B000F",
      INIT_25 => X"010500E900BA0082004B001D0002FFFC000E00310061009200BB00D500D900C5",
      INIT_26 => X"00AC00B700A9008500540021FFF5FFDBFFD8FFED00180051009000CA00F40109",
      INIT_27 => X"FFF1001C002E00250003FFD2FF9CFF6BFF4BFF42FF55FF80FFBF0007004E0087",
      INIT_28 => X"FF90FFCBFFF50006FFF9FFD2FF97FF54FF13FEE2FEC9FECCFEECFF24FF6AFFB2",
      INIT_29 => X"FFCE000D0048007300850077004C0008FFB6FF64FF1EFEEEFEDDFEEAFF13FF4E",
      INIT_2A => X"001D0056009E00E6011F013F013D011A00D90085002BFFD9FF9BFF7BFF7BFF9A",
      INIT_2B => X"FFC8FFEE0033008B00E8013A0173018A017D014D010400B000600021FFFEFFFD",
      INIT_2C => X"FEECFEE8FF0BFF53FFB40021008700D70107010F00F200B8006D0022FFE6FFC5",
      INIT_2D => X"FE8DFE49FE2CFE3AFE72FECBFF35FFA0FFF900320045002FFFF8FFACFF5BFF16",
      INIT_2E => X"FF77FEFEFE9AFE5BFE4BFE68FEACFF09FF6BFFC0FFF80008FFEDFFACFF50FEEA",
      INIT_2F => X"013200AF0027FFAFFF5AFF33FF3DFF73FFC70026007C00B700C800AA0060FFF4",
      INIT_30 => X"023D01EA017500F4007C0023FFF80001003B00980107017201C201E801DB019C",
      INIT_31 => X"019F01A00169010700910020FFCAFFA1FFB0FFF6006800F3018001F80245025D",
      INIT_32 => X"000B005A006A003DFFDDFF62FEE5FE81FE4BFE51FE95FF0EFFAC005400EE0161",
      INIT_33 => X"FF2FFFB0FFFE000AFFD2FF5FFEC7FE26FD99FD39FD19FD3EFDA4FE38FEE3FF87",
      INIT_34 => X"FFC1005D00E3013601420102007CFFC6FEFAFE3AFDA4FD4EFD43FD81FDFAFE93",
      INIT_35 => X"007E012401DE0289030203300308028D01D200F30015FF59FEDBFEACFECCFF31",
      INIT_36 => X"FF87001100E201D502C2038203F4040803BB031F024F017200AF0027FFEF0010",
      INIT_37 => X"FCE3FD07FD98FE83FFA500D001D6029102E702D2025D01A600D50014FF8CFF59",
      INIT_38 => X"FB43FAA8FA8AFAEFFBC6FCEAFE2CFF57003B00B600BB0052FF96FEB2FDD5FD2F",
      INIT_39 => X"FD9CFC28FB16FA8CFA9BFB36FC3AFD71FEA0FF8C000C0008FF82FE95FD6CFC3E",
      INIT_3A => X"03A501B1FFD3FE53FD66FD28FD92FE81FFBE010102050294028B01E600BAFF37",
      INIT_3B => X"0901074D0535031901550031FFD7004B016B02F7049D060A06F30729069D0560",
      INIT_3C => X"089507FF066A043701E0FFDCFE92FE3FFEF4009002CB05420787093B0A190A01",
      INIT_3D => X"016502D8028600B6FDEBFACEF80BF634F5ACF694F8CDFBFDFFA2032B061307F2",
      INIT_3E => X"F83DFE030084FFCCFC66F743F183EC48E885E6DCE789EA60EEDBF437F999FE33",
      INIT_3F => X"74216FF263D8512339CF2049071EF0ABDED6D2DCCD2DCD74D2ACDB4EE596EFBC",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => douta(15 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \FIR_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \FIR_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFF0003000600050001FFFEFFFF00010001FFFDFFFAFFFAFFFF000200020000",
      INIT_01 => X"FFFF00040005000300000000000300040001FFFCFFFAFFFCFFFF0001FFFFFFFD",
      INIT_02 => X"FFFF00030003000000000003000600060001FFFDFFFCFFFE0000FFFEFFFBFFFB",
      INIT_03 => X"FFFF0001FFFEFFFDFFFF0004000700050001FFFEFFFF00020001FFFCFFF9FFFA",
      INIT_04 => X"0000FFFEFFFAFFFAFFFF00050006000300000001000400050001FFFBFFF9FFFB",
      INIT_05 => X"0000FFFBFFF7FFF9FFFF00040003000000000004000800070001FFFCFFFBFFFE",
      INIT_06 => X"0000FFFAFFF7FFFB00000001FFFEFFFCFFFF0006000900060000FFFE00000002",
      INIT_07 => X"0000FFFAFFFAFFFE0000FFFDFFF8FFF900000006000800040000000100050006",
      INIT_08 => X"0000FFFD000000030000FFF9FFF5FFF8000000050003FFFF00000005000A0008",
      INIT_09 => X"00000002000700070000FFF7FFF5FFFA00000001FFFCFFFB00000008000C0007",
      INIT_0A => X"00000008000D0009FFFFFFF8FFF9FFFE0000FFFBFFF6FFF700010009000A0004",
      INIT_0B => X"0001000C000F0009FFFFFFFC00010004FFFFFFF6FFF1FFF7000100060004FFFF",
      INIT_0C => X"0002000C000C000500000003000A0009FFFEFFF3FFF2FFF900010000FFFBFFFA",
      INIT_0D => X"000200080004FFFE0001000B0011000BFFFEFFF5FFF7FFFE0000FFF9FFF2FFF6",
      INIT_0E => X"00010000FFF9FFF8000300110014000AFFFEFFFB00010005FFFEFFF2FFEDFFF5",
      INIT_0F => X"FFFFFFF5FFEEFFF400040011000F000500000005000D000AFFFCFFEFFFEEFFF8",
      INIT_10 => X"FFFCFFECFFE7FFF30004000B0004FFFE000300100016000DFFFBFFF1FFF5FFFE",
      INIT_11 => X"FFF9FFE8FFE9FFF70002FFFFFFF6FFF7000600170019000BFFFCFFFB00030006",
      INIT_12 => X"FFF8FFEDFFF4FFFFFFFEFFF1FFE8FFF20008001700130005000000080011000C",
      INIT_13 => X"FFFAFFFA00040007FFF8FFE5FFE1FFF20007000E0005FFFD00050016001C000F",
      INIT_14 => X"0000000C0017000EFFF4FFE1FFE4FFF70003FFFEFFF2FFF5000A001F001F000C",
      INIT_15 => X"0008001E00240010FFF3FFE7FFF2FFFFFFFCFFEBFFE2FFF1000D001D00160005",
      INIT_16 => X"001000280026000DFFF8FFF900070008FFF4FFDCFFDAFFF1000B00110004FFFC",
      INIT_17 => X"00130026001A000500010011001D000FFFEEFFD7FFDEFFF70004FFFBFFEEFFF4",
      INIT_18 => X"001000140004FFFB000D0028002C0010FFEDFFE1FFF00000FFF9FFE3FFDAFFF0",
      INIT_19 => X"0005FFF8FFE8FFF400180034002D000CFFF4FFF9000A0009FFEDFFD1FFD2FFF1",
      INIT_1A => X"FFF5FFD9FFD2FFF0001C002F001E0004000200180024000FFFE5FFCCFFD9FFF7",
      INIT_1B => X"FFE4FFC3FFC9FFF2001600180002FFFB0014003400350010FFE5FFDAFFEF0000",
      INIT_1C => X"FFDAFFBFFFD3FFF80006FFF4FFE2FFF4002200420035000BFFF0FFF9000E0009",
      INIT_1D => X"FFDCFFD3FFEE0001FFEFFFCDFFC9FFF20027003A0022000300050020002C000E",
      INIT_1E => X"FFECFFFA00120008FFD9FFB3FFC0FFF4001E001B0000FFFB001D0042003E000D",
      INIT_1F => X"0008002B0035000BFFCCFFB1FFCDFFFA0007FFEEFFDBFFF600300052003C0009",
      INIT_20 => X"0028005300480009FFD0FFCBFFED0001FFE7FFBFFFBFFFF50035004600250002",
      INIT_21 => X"0041006400440005FFE7FFFC00180005FFCAFFA0FFB7FFF90027001FFFFEFFFD",
      INIT_22 => X"0046005300280001000E0038003E0005FFBAFFA0FFC7FFFD0007FFE6FFD4FFFA",
      INIT_23 => X"00310022FFFBFFFF0038006800520003FFC1FFC2FFEE0000FFDDFFAEFFB5FFFC",
      INIT_24 => X"0006FFDCFFCB00010056007A004C0000FFE20000001E0000FFB6FF8BFFAEFFFF",
      INIT_25 => X"FFCEFF99FFAA0005005B0062002AFFFF001500480048FFFDFFA4FF8DFFC20001",
      INIT_26 => X"FF9EFF71FFA50008003E0024FFF70004004C0080005CFFF9FFB0FFB9FFEEFFFF",
      INIT_27 => X"FF88FF77FFBE00060003FFCFFFC3000C007100920052FFF8FFDD00050024FFF9",
      INIT_28 => X"FF9BFFAFFFF0FFFCFFBCFF80FFA0001300740073002BFFFE0020005B0052FFF0",
      INIT_29 => X"FFD7000D002BFFEDFF7FFF53FF9C0014004C0025FFF2000B0066009C0066FFEB",
      INIT_2A => X"002F0073005CFFDEFF66FF5EFFBA000BFFFFFFBFFFBA001B009300AF0059FFEF",
      INIT_2B => X"008700BF006FFFD8FF82FFA5FFF3FFF7FFA3FF62FF96002600930085002CFFFE",
      INIT_2C => X"00BE00D1005EFFE2FFD200170033FFDCFF57FF30FF950025005C0026FFED0017",
      INIT_2D => X"00BA009B002BFFFF004300910065FFC5FF3BFF41FFB80012FFF8FFABFFB10031",
      INIT_2E => X"00700025FFE7002800B300E90078FFBFFF63FF9AFFF6FFEEFF82FF3CFF8D0041",
      INIT_2F => X"FFECFF90FFA8005100F700FA0062FFD2FFCD0024003BFFC3FF23FF04FF8E003B",
      INIT_30 => X"FF55FF0DFF84006700ED00B4002A0001006000B7006FFFA1FF03FF1EFFB60019",
      INIT_31 => X"FEDDFECDFF88005A00880022FFE1004200EF011E007FFF9BFF3BFF8DFFFAFFDF",
      INIT_32 => X"FEB7FEF1FFB60022FFDAFF6CFFA0007F0143012F0065FFBDFFC800380042FF9D",
      INIT_33 => X"FF05FF7EFFFEFFC8FF14FECDFF7C009E013100D500280008008A00EA0077FF6C",
      INIT_34 => X"FFC40053004AFF64FE77FE81FF84008600A8001DFFDB006B014401670086FF67",
      INIT_35 => X"00CA0134007FFF1BFE48FEB2FFB6002DFFBDFF39FF9800C701B201780067FF9F",
      INIT_36 => X"01CA01D3008AFF15FEB5FF680003FFA0FEAFFE70FF7600F20196010200250014",
      INIT_37 => X"026401E90068FF70FFC1007F0051FF03FDD6FE0EFF8100CA00D70015FFD500AF",
      INIT_38 => X"0241014E0021002F013A01AE0085FE8FFD91FE4DFFB8003CFF8BFEE7FF910140",
      INIT_39 => X"012A0005FFCE013202BE0291008EFE84FE2AFF430008FF55FDFEFDD1FF710187",
      INIT_3A => X"FF21FE44FF8B023603C502C30067FF19FFBE00D20057FE46FCA6FD3AFF800148",
      INIT_3B => X"FC62FC6DFF6D02D803BA01F2001D006F022E02AC008AFD65FC15FD81FFBB0055",
      INIT_3C => X"F961FB02FF81029201FFFFDEFFC90286051F045F008FFD25FCE3FEEC000EFE9D",
      INIT_3D => X"F6AAFAA7FFBF009DFDB7FC33FF86054E080D055B0065FE20FFBD01BB005DFC2C",
      INIT_3E => X"F4C6FCD90013FA8CF3E0F56BFF6C090C0A6A04C60018018D060E068D008DF902",
      INIT_3F => X"741E50860061BD03AF60D284FF8313A20BBBFE55FFC30E6418961212008FF3EE",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => douta(15 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \FIR_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \FIR_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00010001FFFDFFFF0002000100000000FFFEFFFF00030001FFFE00000000FFFF",
      INIT_01 => X"00000000FFFEFFFF00030001FFFE0000FFFFFFFF00030001FFFDFFFF00010000",
      INIT_02 => X"FFFE0000FFFFFFFF00030001FFFDFFFF0001000000010001FFFDFFFF00030001",
      INIT_03 => X"FFFDFFFF0001000000020001FFFCFFFF0003000100000000FFFEFFFF00030001",
      INIT_04 => X"FFFCFFFF0003000000000000FFFDFFFF00040001FFFE0000FFFFFFFF00030001",
      INIT_05 => X"FFFDFFFF00040001FFFD0000FFFF000000040001FFFCFFFF0001000000020001",
      INIT_06 => X"FFFF000000040001FFFC00000001000000020001FFFCFFFF0004000000000000",
      INIT_07 => X"0002000000030000FFFB00000004000000000000FFFC000000050000FFFD0000",
      INIT_08 => X"0004000000000000FFFC000000060000FFFD0000FFFE000000050000FFFB0000",
      INIT_09 => X"00060000FFFD0000FFFE000000060000FFFA00000002000000030000FFFA0000",
      INIT_0A => X"0007FFFFFFFA0000000200000004FFFFFFF900010005000000000000FFFB0000",
      INIT_0B => X"0004FFFFFFF80001000500000000FFFFFFFA00010007FFFFFFFC0000FFFE0001",
      INIT_0C => X"0001FFFFFFF900020008FFFFFFFC0000FFFD00010007FFFEFFF9000100020000",
      INIT_0D => X"FFFC0000FFFD00020008FFFDFFF80001000200000005FFFEFFF700020006FFFF",
      INIT_0E => X"FFF70002000200010006FFFDFFF600030007FFFF0001FFFFFFF800030009FFFE",
      INIT_0F => X"FFF500040007FFFF0001FFFEFFF70004000AFFFDFFFB0000FFFC00030009FFFC",
      INIT_10 => X"FFF60006000BFFFCFFFB0000FFFC0004000BFFFBFFF70003000200010007FFFC",
      INIT_11 => X"FFFB0005000CFFF9FFF60004000200020008FFFAFFF400060008FFFE0001FFFD",
      INIT_12 => X"000200020008FFF9FFF300070008FFFE0002FFFCFFF60007000CFFFBFFFB0000",
      INIT_13 => X"0009FFFE0002FFFBFFF50009000DFFF9FFFB0000FFFA0007000DFFF7FFF50004",
      INIT_14 => X"000DFFF8FFFB0000FFFA0009000EFFF5FFF50005000100030009FFF7FFF20009",
      INIT_15 => X"000EFFF3FFF4000600010004000AFFF4FFF2000B0009FFFD0003FFF9FFF4000C",
      INIT_16 => X"000BFFF1FFF1000D0009FFFD0003FFF7FFF3000E000EFFF6FFFBFFFFFFF9000B",
      INIT_17 => X"0004FFF5FFF20012000EFFF4FFFBFFFFFFF9000D000FFFF0FFF4000800010006",
      INIT_18 => X"FFFBFFFEFFF80010000FFFEDFFF4000900010007000BFFEEFFF100100009FFFD",
      INIT_19 => X"FFF4000A00000009000CFFEBFFF000130009FFFC0004FFF3FFF20015000EFFF2",
      INIT_1A => X"FFF100160008FFFC0004FFF0FFF20019000EFFF0FFFBFFFDFFF80014000FFFEA",
      INIT_1B => X"FFF2001D000EFFEEFFFCFFFCFFF80017000FFFE6FFF4000B0000000B000CFFE7",
      INIT_1C => X"FFF8001B000EFFE2FFF5000C0000000D000BFFE3FFF100190008FFFC0004FFED",
      INIT_1D => X"FFFF0010000BFFDEFFF2001C0007FFFC0004FFE9FFF30021000DFFEBFFFCFFFB",
      INIT_1E => X"0006FFFD0004FFE5FFF40026000BFFE9FFFDFFF9FFF80020000DFFDEFFF6000D",
      INIT_1F => X"000AFFE7FFFEFFF7FFF90024000CFFDAFFF8000EFFFF0013000AFFD9FFF40020",
      INIT_20 => X"0009FFD5FFF9000FFFFF00160008FFD4FFF600230005FFFD0004FFE1FFF6002B",
      INIT_21 => X"0006FFCFFFF900270003FFFE0003FFDDFFF800300007FFE4FFFEFFF5FFFA0029",
      INIT_22 => X"0002FFD8FFFB00350004FFE2FFFFFFF3FFFC002F0006FFD0FFFC0010FFFF001A",
      INIT_23 => X"0000FFF0FFFF00340002FFCCFFFE00110000001E0003FFC9FFFC002A0002FFFF",
      INIT_24 => X"0001001100000022FFFFFFC30001002E000000000000FFD3FFFF003B0001FFE0",
      INIT_25 => X"00060032FFFE0001FFFEFFCD00040040FFFDFFDE0000FFED0002003AFFFEFFC7",
      INIT_26 => X"000A0046FFF8FFDC0001FFEA00060040FFF8FFC20005001100010026FFFAFFBD",
      INIT_27 => X"000B0047FFF1FFBD000900110003002BFFF5FFB7000C0035FFFC0003FFFBFFC8",
      INIT_28 => X"00050030FFEEFFB000130038FFF90005FFF7FFC20011004CFFF2FFDA0001FFE6",
      INIT_29 => X"FFF70007FFF3FFBC001A0052FFECFFD90002FFE30011004DFFE9FFB9000D0011",
      INIT_2A => X"FFE4FFD70001FFDF00180053FFE0FFB40012001100070035FFE6FFAA001B003B",
      INIT_2B => X"FFD5FFB000180010000A003BFFDCFFA40024003EFFF4000AFFEDFFB600240057",
      INIT_2C => X"FFD1FF9E002F0041FFF1000CFFE6FFB0002F005DFFDCFFD70001FFDA0021005A",
      INIT_2D => X"FFDEFFA9003D0062FFD3FFD60000FFD6002B0060FFC9FFAC001E000F000F0040",
      INIT_2E => X"FFFEFFD200370067FFBAFFA80025000D00140046FFC3FF98003B0043FFEF000F",
      INIT_2F => X"002C000C001B004BFFB3FF9200490045FFEC0013FFD4FFA3004C0067FFC8FFD6",
      INIT_30 => X"00590047FFE90016FFC8FF9D005F006CFFBCFFD6FFFCFFCD0046006DFFA9FFA4",
      INIT_31 => X"00740070FFAFFFD6FFF9FFC800580073FF96FFA10034000A00230051FFA1FF8C",
      INIT_32 => X"006D0078FF7FFF9F003D0008002D0056FF8AFF87006C0048FFE60019FFB9FF97",
      INIT_33 => X"003A005CFF70FF8300820049FFE4001DFFA7FF91008E0074FF9FFFD6FFF4FFC3",
      INIT_34 => X"FFE10021FF91FF8C00AD0077FF8CFFD8FFEEFFBF0086007EFF64FF9D00480005",
      INIT_35 => X"FF76FFD9FFE6FFBA00A70082FF43FF9B00540003004B0061FF4FFF7E009C0049",
      INIT_36 => X"FF19FF9A0062000000600066FF26FF7B00BD0049FFDF0025FF74FF8700D3007A",
      INIT_37 => X"FEF0FF7700E60049FFDD0029FF4FFF820105007CFF5AFFDBFFDBFFB600D00087",
      INIT_38 => X"FF1DFF7E0147007EFF36FFDCFFCBFFB10106008BFEE2FF990074FFFD007D006B",
      INIT_39 => X"FFB3FFAD0153008EFE96FF99008CFFFA00A5006FFEA6FF75011E0048FFDC002C",
      INIT_3A => X"00AFFFF700E30073FE38FF7301700047FFDA0030FED3FF7B01A5007FFF03FFDF",
      INIT_3B => X"01F40045FFD90034FE5DFF77023A007FFEB5FFE1FF8EFFA901CA0090FE24FF99",
      INIT_3C => X"0350007FFE26FFE4FF49FFA6029C0092FD5DFF9A00EAFFF4014B0076FD82FF72",
      INIT_3D => X"04860094FB9FFF9B0169FFF002280079FC0CFF7102FD0043FFD80037FD7AFF75",
      INIT_3E => X"055C007CF716FF71063D0040FFD8003BFB00FF730630007FFCBEFFE7FEA2FFA3",
      INIT_3F => X"45A7003EC287FF722858007DF130FFEAFA6BFFA00EBF0095F399FF9D036DFFED",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => douta(15 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \FIR_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \FIR_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000FFFF00010001FFFE00010000FFFF00000002FFFE00000001FFFFFFFF0002",
      INIT_01 => X"0000FFFF00000002FFFE00010001FFFFFFFF0002FFFF000000010000FFFE0002",
      INIT_02 => X"0001FFFFFFFF0002FFFE000000010000FFFE0002FFFFFFFF00010001FFFE0002",
      INIT_03 => X"00010000FFFE0002FFFFFFFF00010001FFFE00020000FFFF00000002FFFE0001",
      INIT_04 => X"00010001FFFE00020000FFFF00010002FFFE00010001FFFFFFFF0002FFFE0000",
      INIT_05 => X"00010002FFFD00010001FFFF00000002FFFE00000002FFFFFFFE0003FFFFFFFF",
      INIT_06 => X"00000003FFFD00000002FFFFFFFE0003FFFEFFFF00020000FFFD00020000FFFE",
      INIT_07 => X"FFFE0003FFFEFFFF00020000FFFD00030000FFFE00010002FFFD00020001FFFE",
      INIT_08 => X"FFFD0003FFFFFFFE00010002FFFC00020001FFFE00000003FFFD00010002FFFF",
      INIT_09 => X"FFFC00030001FFFE00000003FFFC00010002FFFEFFFF0004FFFEFFFF00020000",
      INIT_0A => X"FFFC00010002FFFEFFFF0004FFFDFFFF00030000FFFD0004FFFFFFFE00020001",
      INIT_0B => X"FFFC00000003FFFFFFFD0005FFFEFFFE00020001FFFC00030001FFFD00010003",
      INIT_0C => X"FFFEFFFE00030001FFFB00040000FFFD00010003FFFB00020002FFFDFFFF0005",
      INIT_0D => X"0000FFFC00020003FFFA00030002FFFDFFFF0005FFFB00000003FFFFFFFD0005",
      INIT_0E => X"0002FFFC00000006FFFB00000004FFFEFFFD0006FFFDFFFE00040001FFFB0005",
      INIT_0F => X"0004FFFDFFFD0007FFFCFFFE00040000FFFA0006FFFFFFFC00020003FFF90003",
      INIT_10 => X"0005FFFFFFFA0007FFFFFFFC00030003FFF900040002FFFB00000006FFF90001",
      INIT_11 => X"00040003FFF800060002FFFB00010006FFF800020004FFFCFFFD0008FFFBFFFE",
      INIT_12 => X"00020006FFF700030005FFFBFFFD0009FFFAFFFE0006FFFFFFFA0008FFFEFFFB",
      INIT_13 => X"FFFE0009FFF8FFFF0007FFFEFFF9000AFFFDFFFB00050002FFF700070001FFFA",
      INIT_14 => X"FFF9000BFFFCFFFB00060002FFF600080001FFF900030007FFF600040005FFFA",
      INIT_15 => X"FFF5000A0000FFF800040007FFF400050005FFF9FFFF000AFFF700000007FFFD",
      INIT_16 => X"FFF300070005FFF80000000BFFF500000008FFFBFFFA000CFFFAFFFB00080001",
      INIT_17 => X"FFF300020009FFFAFFFA000EFFF8FFFB00090000FFF5000CFFFFFFF800050006",
      INIT_18 => X"FFF6FFFC000AFFFFFFF4000EFFFEFFF700070006FFF200090005FFF60001000B",
      INIT_19 => X"FFFCFFF600090005FFF0000B0004FFF50002000CFFF100030009FFF8FFFB000F",
      INIT_1A => X"0003FFF40004000CFFEF0005000AFFF6FFFB0010FFF4FFFC000CFFFDFFF40010",
      INIT_1B => X"000AFFF4FFFD0012FFF2FFFD000DFFFBFFF40012FFFAFFF6000B0004FFEF000D",
      INIT_1C => X"000FFFF9FFF40014FFF8FFF6000D0003FFEE000F0002FFF20006000CFFED0007",
      INIT_1D => X"000F0001FFED00120001FFF10008000CFFEB0009000AFFF2FFFE0013FFEFFFFE",
      INIT_1E => X"000B000BFFE9000C000AFFF000000014FFEC00000010FFF6FFF50016FFF6FFF6",
      INIT_1F => X"00020014FFE900020011FFF4FFF60018FFF3FFF60011FFFFFFEC0015FFFFFFF0",
      INIT_20 => X"FFF7001AFFEFFFF70014FFFCFFEB0018FFFDFFEF000E000AFFE7000F0009FFED",
      INIT_21 => X"FFEB001BFFFAFFEE00110008FFE400120008FFEB00050015FFE600050012FFF1",
      INIT_22 => X"FFE300160007FFE900080015FFE300070013FFEEFFF9001DFFECFFF80016FFFA",
      INIT_23 => X"FFDF000B0013FFEAFFFB001EFFE8FFFA0019FFF6FFEB001FFFF7FFED00140006",
      INIT_24 => X"FFE4FFFC001BFFF2FFEC0022FFF3FFED00180004FFE1001A0005FFE6000C0014",
      INIT_25 => X"FFEFFFED001C0001FFDF001F0003FFE400100013FFDC000F0013FFE6FFFE0020",
      INIT_26 => X"FFFFFFE200140012FFD800130013FFE200010021FFDFFFFF001DFFEEFFED0026",
      INIT_27 => X"0012FFDE00050022FFDA0002001FFFE9FFEF0029FFEAFFEE0020FFFDFFDE0024",
      INIT_28 => X"0021FFE4FFF1002DFFE5FFEF0024FFF8FFDD0029FFFCFFE000190010FFD50019",
      INIT_29 => X"0028FFF3FFDD002EFFF7FFDE001F000DFFD1001E0010FFDA000A0023FFD40006",
      INIT_2A => X"00250009FFCE0025000EFFD500100023FFCF000B0022FFDEFFF50030FFDEFFF1",
      INIT_2B => X"00160022FFC900110023FFD8FFF90033FFD8FFF4002DFFEDFFDE0034FFF2FFDD",
      INIT_2C => X"FFFE0036FFD0FFF70031FFE6FFDF003AFFEBFFDD002C0005FFCB002C000BFFD1",
      INIT_2D => X"FFE10041FFE4FFDD0033FFFFFFC800340007FFCD001E0020FFC200180024FFD1",
      INIT_2E => X"FFC6003D0001FFC80026001EFFBC00200023FFC900040039FFC7FFFC0036FFDE",
      INIT_2F => X"FFB5002A0022FFC1000C003BFFBE0002003AFFD5FFE40048FFDBFFDD003BFFF8",
      INIT_30 => X"FFB40009003EFFCAFFE8004FFFD1FFDF0044FFF0FFC40047FFFBFFC40030001A",
      INIT_31 => X"FFC5FFE1004DFFE5FFC30052FFF3FFC0003C0015FFAE00350020FFB80015003C",
      INIT_32 => X"FFE9FFBC0049000EFFA60042001DFFAE0020003DFFA800120042FFBEFFEE0056",
      INIT_33 => X"0018FFA3002E003DFF9A001D0046FFB0FFF6005EFFB7FFE50058FFD9FFC3005F",
      INIT_34 => X"004AFF9F00000066FFA6FFEB0063FFCAFFC4006DFFDCFFB800580005FF9E0051",
      INIT_35 => X"0071FFB7FFC6007EFFCCFFB5006BFFFAFF9500640011FF96003F003CFF8B002C",
      INIT_36 => X"0081FFEAFF8C007B0008FF8700540039FF78003E004DFF8B000D006FFF91FFF3",
      INIT_37 => X"00700034FF6100560050FF71001F007AFF77FFFE0081FF9FFFC90093FFB7FFB1",
      INIT_38 => X"00380086FF55000F0096FF7EFFD000ADFF9BFFAF009EFFD5FF800099FFFAFF75",
      INIT_39 => X"FFDA00D1FF74FFAC00C6FFB7FF7200C1FFE7FF5E0096002BFF4300760053FF4F",
      INIT_3A => X"FF5F00FDFFC8FF3D00CE001EFF1800A60055FF20005D0097FF24002700B1FF51",
      INIT_3B => X"FED400F40056FED4009800AEFED8004E00DAFF0BFFEC0106FF38FFAA0101FF89",
      INIT_3C => X"FE4B00970123FE8B000E0162FECEFFA90166FF39FF400162FF94FF08012A0006",
      INIT_3D => X"FDD8FFA80247FE88FEFF0238FF26FE9B01E7FFD3FE4E018E0058FE44010B00D9",
      INIT_3E => X"FD8BFD210463FF2DFCAC03610058FCAB0249014AFCD9015501D8FD530062023A",
      INIT_3F => X"5D6FB5C01E860807EBC4088507A0F48F027D071AF8BAFFA7064CFB8AFDFD0570",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => douta(15 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIR_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIR_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end FIR_blk_mem_gen_prim_width;

architecture STRUCTURE of FIR_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.FIR_blk_mem_gen_prim_wrapper
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \FIR_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \FIR_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.FIR_blk_mem_gen_prim_wrapper_init
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \FIR_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \FIR_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\FIR_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \FIR_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \FIR_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\FIR_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_prim_width__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \FIR_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \FIR_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\FIR_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_prim_width__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \FIR_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \FIR_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\FIR_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_prim_width__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \FIR_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \FIR_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\FIR_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIR_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIR_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end FIR_blk_mem_gen_generic_cstr;

architecture STRUCTURE of FIR_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.FIR_blk_mem_gen_prim_width
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \FIR_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \FIR_blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\FIR_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_generic_cstr__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_generic_cstr__parameterized1\ : entity is "blk_mem_gen_generic_cstr";
end \FIR_blk_mem_gen_generic_cstr__parameterized1\;

architecture STRUCTURE of \FIR_blk_mem_gen_generic_cstr__parameterized1\ is
begin
\ramloop[0].ram.r\: entity work.\FIR_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_generic_cstr__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_generic_cstr__parameterized2\ : entity is "blk_mem_gen_generic_cstr";
end \FIR_blk_mem_gen_generic_cstr__parameterized2\;

architecture STRUCTURE of \FIR_blk_mem_gen_generic_cstr__parameterized2\ is
begin
\ramloop[0].ram.r\: entity work.\FIR_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_generic_cstr__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_generic_cstr__parameterized3\ : entity is "blk_mem_gen_generic_cstr";
end \FIR_blk_mem_gen_generic_cstr__parameterized3\;

architecture STRUCTURE of \FIR_blk_mem_gen_generic_cstr__parameterized3\ is
begin
\ramloop[0].ram.r\: entity work.\FIR_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_generic_cstr__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_generic_cstr__parameterized4\ : entity is "blk_mem_gen_generic_cstr";
end \FIR_blk_mem_gen_generic_cstr__parameterized4\;

architecture STRUCTURE of \FIR_blk_mem_gen_generic_cstr__parameterized4\ is
begin
\ramloop[0].ram.r\: entity work.\FIR_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_generic_cstr__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_generic_cstr__parameterized5\ : entity is "blk_mem_gen_generic_cstr";
end \FIR_blk_mem_gen_generic_cstr__parameterized5\;

architecture STRUCTURE of \FIR_blk_mem_gen_generic_cstr__parameterized5\ is
begin
\ramloop[0].ram.r\: entity work.\FIR_blk_mem_gen_prim_width__parameterized5\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIR_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIR_blk_mem_gen_top : entity is "blk_mem_gen_top";
end FIR_blk_mem_gen_top;

architecture STRUCTURE of FIR_blk_mem_gen_top is
begin
\valid.cstr\: entity work.FIR_blk_mem_gen_generic_cstr
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_top__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \FIR_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \FIR_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\FIR_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_top__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_top__parameterized1\ : entity is "blk_mem_gen_top";
end \FIR_blk_mem_gen_top__parameterized1\;

architecture STRUCTURE of \FIR_blk_mem_gen_top__parameterized1\ is
begin
\valid.cstr\: entity work.\FIR_blk_mem_gen_generic_cstr__parameterized1\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_top__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_top__parameterized2\ : entity is "blk_mem_gen_top";
end \FIR_blk_mem_gen_top__parameterized2\;

architecture STRUCTURE of \FIR_blk_mem_gen_top__parameterized2\ is
begin
\valid.cstr\: entity work.\FIR_blk_mem_gen_generic_cstr__parameterized2\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_top__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_top__parameterized3\ : entity is "blk_mem_gen_top";
end \FIR_blk_mem_gen_top__parameterized3\;

architecture STRUCTURE of \FIR_blk_mem_gen_top__parameterized3\ is
begin
\valid.cstr\: entity work.\FIR_blk_mem_gen_generic_cstr__parameterized3\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_top__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_top__parameterized4\ : entity is "blk_mem_gen_top";
end \FIR_blk_mem_gen_top__parameterized4\;

architecture STRUCTURE of \FIR_blk_mem_gen_top__parameterized4\ is
begin
\valid.cstr\: entity work.\FIR_blk_mem_gen_generic_cstr__parameterized4\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_top__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_top__parameterized5\ : entity is "blk_mem_gen_top";
end \FIR_blk_mem_gen_top__parameterized5\;

architecture STRUCTURE of \FIR_blk_mem_gen_top__parameterized5\ is
begin
\valid.cstr\: entity work.\FIR_blk_mem_gen_generic_cstr__parameterized5\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIR_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIR_blk_mem_gen_v8_4_2_synth : entity is "blk_mem_gen_v8_4_2_synth";
end FIR_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of FIR_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.FIR_blk_mem_gen_top
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_v8_4_2_synth__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_v8_4_2_synth__parameterized0\ : entity is "blk_mem_gen_v8_4_2_synth";
end \FIR_blk_mem_gen_v8_4_2_synth__parameterized0\;

architecture STRUCTURE of \FIR_blk_mem_gen_v8_4_2_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\FIR_blk_mem_gen_top__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_v8_4_2_synth__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_v8_4_2_synth__parameterized1\ : entity is "blk_mem_gen_v8_4_2_synth";
end \FIR_blk_mem_gen_v8_4_2_synth__parameterized1\;

architecture STRUCTURE of \FIR_blk_mem_gen_v8_4_2_synth__parameterized1\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\FIR_blk_mem_gen_top__parameterized1\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_v8_4_2_synth__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_v8_4_2_synth__parameterized2\ : entity is "blk_mem_gen_v8_4_2_synth";
end \FIR_blk_mem_gen_v8_4_2_synth__parameterized2\;

architecture STRUCTURE of \FIR_blk_mem_gen_v8_4_2_synth__parameterized2\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\FIR_blk_mem_gen_top__parameterized2\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_v8_4_2_synth__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_v8_4_2_synth__parameterized3\ : entity is "blk_mem_gen_v8_4_2_synth";
end \FIR_blk_mem_gen_v8_4_2_synth__parameterized3\;

architecture STRUCTURE of \FIR_blk_mem_gen_v8_4_2_synth__parameterized3\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\FIR_blk_mem_gen_top__parameterized3\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_v8_4_2_synth__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_v8_4_2_synth__parameterized4\ : entity is "blk_mem_gen_v8_4_2_synth";
end \FIR_blk_mem_gen_v8_4_2_synth__parameterized4\;

architecture STRUCTURE of \FIR_blk_mem_gen_v8_4_2_synth__parameterized4\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\FIR_blk_mem_gen_top__parameterized4\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_v8_4_2_synth__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_v8_4_2_synth__parameterized5\ : entity is "blk_mem_gen_v8_4_2_synth";
end \FIR_blk_mem_gen_v8_4_2_synth__parameterized5\;

architecture STRUCTURE of \FIR_blk_mem_gen_v8_4_2_synth__parameterized5\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\FIR_blk_mem_gen_top__parameterized5\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIR_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of FIR_blk_mem_gen_v8_4_2 : entity is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of FIR_blk_mem_gen_v8_4_2 : entity is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of FIR_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of FIR_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of FIR_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of FIR_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of FIR_blk_mem_gen_v8_4_2 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of FIR_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of FIR_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of FIR_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of FIR_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of FIR_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     1.3396 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of FIR_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of FIR_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of FIR_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of FIR_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of FIR_blk_mem_gen_v8_4_2 : entity is "RAM_2048_8bit.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of FIR_blk_mem_gen_v8_4_2 : entity is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of FIR_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of FIR_blk_mem_gen_v8_4_2 : entity is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of FIR_blk_mem_gen_v8_4_2 : entity is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of FIR_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of FIR_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of FIR_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of FIR_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of FIR_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of FIR_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of FIR_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of FIR_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of FIR_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of FIR_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of FIR_blk_mem_gen_v8_4_2 : entity is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of FIR_blk_mem_gen_v8_4_2 : entity is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of FIR_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of FIR_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of FIR_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of FIR_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of FIR_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIR_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of FIR_blk_mem_gen_v8_4_2 : entity is "yes";
end FIR_blk_mem_gen_v8_4_2;

architecture STRUCTURE of FIR_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.FIR_blk_mem_gen_v8_4_2_synth
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_v8_4_2__parameterized1\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is "Estimated Power for IP     :     1.3548 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is "ROM_1024_16bit_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is "ROM_1024_16bit_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is "spartan7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \FIR_blk_mem_gen_v8_4_2__parameterized1\ : entity is "yes";
end \FIR_blk_mem_gen_v8_4_2__parameterized1\;

architecture STRUCTURE of \FIR_blk_mem_gen_v8_4_2__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\FIR_blk_mem_gen_v8_4_2_synth__parameterized0\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_v8_4_2__parameterized11\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is "Estimated Power for IP     :     1.3548 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is "ROM_1024_16bit_5.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is "ROM_1024_16bit_5.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is "spartan7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \FIR_blk_mem_gen_v8_4_2__parameterized11\ : entity is "yes";
end \FIR_blk_mem_gen_v8_4_2__parameterized11\;

architecture STRUCTURE of \FIR_blk_mem_gen_v8_4_2__parameterized11\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\FIR_blk_mem_gen_v8_4_2_synth__parameterized5\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_v8_4_2__parameterized3\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is "Estimated Power for IP     :     1.3548 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is "ROM_1024_16bit_1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is "ROM_1024_16bit_1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is "spartan7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \FIR_blk_mem_gen_v8_4_2__parameterized3\ : entity is "yes";
end \FIR_blk_mem_gen_v8_4_2__parameterized3\;

architecture STRUCTURE of \FIR_blk_mem_gen_v8_4_2__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\FIR_blk_mem_gen_v8_4_2_synth__parameterized1\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_v8_4_2__parameterized5\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is "Estimated Power for IP     :     1.3548 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is "ROM_1024_16bit_2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is "ROM_1024_16bit_2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is "spartan7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \FIR_blk_mem_gen_v8_4_2__parameterized5\ : entity is "yes";
end \FIR_blk_mem_gen_v8_4_2__parameterized5\;

architecture STRUCTURE of \FIR_blk_mem_gen_v8_4_2__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\FIR_blk_mem_gen_v8_4_2_synth__parameterized2\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_v8_4_2__parameterized7\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is "Estimated Power for IP     :     1.3548 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is "ROM_1024_16bit_3.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is "ROM_1024_16bit_3.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is "spartan7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \FIR_blk_mem_gen_v8_4_2__parameterized7\ : entity is "yes";
end \FIR_blk_mem_gen_v8_4_2__parameterized7\;

architecture STRUCTURE of \FIR_blk_mem_gen_v8_4_2__parameterized7\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\FIR_blk_mem_gen_v8_4_2_synth__parameterized3\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_blk_mem_gen_v8_4_2__parameterized9\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is "Estimated Power for IP     :     1.3548 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is "ROM_1024_16bit_4.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is "ROM_1024_16bit_4.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is "spartan7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \FIR_blk_mem_gen_v8_4_2__parameterized9\ : entity is "yes";
end \FIR_blk_mem_gen_v8_4_2__parameterized9\;

architecture STRUCTURE of \FIR_blk_mem_gen_v8_4_2__parameterized9\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\FIR_blk_mem_gen_v8_4_2_synth__parameterized4\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIR_RAM_2048_8bit is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of FIR_RAM_2048_8bit : entity is "RAM_2048_8bit,blk_mem_gen_v8_4_2,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIR_RAM_2048_8bit : entity is "RAM_2048_8bit";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of FIR_RAM_2048_8bit : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of FIR_RAM_2048_8bit : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end FIR_RAM_2048_8bit;

architecture STRUCTURE of FIR_RAM_2048_8bit is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.3396 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "RAM_2048_8bit.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.FIR_blk_mem_gen_v8_4_2
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => B"00000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIR_ROM_1024_16bit_0 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of FIR_ROM_1024_16bit_0 : entity is "ROM_1024_16bit_0,blk_mem_gen_v8_4_2,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIR_ROM_1024_16bit_0 : entity is "ROM_1024_16bit_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of FIR_ROM_1024_16bit_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of FIR_ROM_1024_16bit_0 : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end FIR_ROM_1024_16bit_0;

architecture STRUCTURE of FIR_ROM_1024_16bit_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.3548 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "ROM_1024_16bit_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "ROM_1024_16bit_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\FIR_blk_mem_gen_v8_4_2__parameterized1\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => B"0000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => B"0000000000000000",
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(9 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(9 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(9 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(9 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIR_ROM_1024_16bit_1 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of FIR_ROM_1024_16bit_1 : entity is "ROM_1024_16bit_1,blk_mem_gen_v8_4_2,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIR_ROM_1024_16bit_1 : entity is "ROM_1024_16bit_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of FIR_ROM_1024_16bit_1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of FIR_ROM_1024_16bit_1 : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end FIR_ROM_1024_16bit_1;

architecture STRUCTURE of FIR_ROM_1024_16bit_1 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.3548 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "ROM_1024_16bit_1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "ROM_1024_16bit_1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\FIR_blk_mem_gen_v8_4_2__parameterized3\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => B"0000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => B"0000000000000000",
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(9 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(9 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(9 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(9 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIR_ROM_1024_16bit_2 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of FIR_ROM_1024_16bit_2 : entity is "ROM_1024_16bit_2,blk_mem_gen_v8_4_2,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIR_ROM_1024_16bit_2 : entity is "ROM_1024_16bit_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of FIR_ROM_1024_16bit_2 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of FIR_ROM_1024_16bit_2 : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end FIR_ROM_1024_16bit_2;

architecture STRUCTURE of FIR_ROM_1024_16bit_2 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.3548 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "ROM_1024_16bit_2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "ROM_1024_16bit_2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\FIR_blk_mem_gen_v8_4_2__parameterized5\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => B"0000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => B"0000000000000000",
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(9 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(9 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(9 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(9 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIR_ROM_1024_16bit_3 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of FIR_ROM_1024_16bit_3 : entity is "ROM_1024_16bit_3,blk_mem_gen_v8_4_2,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIR_ROM_1024_16bit_3 : entity is "ROM_1024_16bit_3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of FIR_ROM_1024_16bit_3 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of FIR_ROM_1024_16bit_3 : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end FIR_ROM_1024_16bit_3;

architecture STRUCTURE of FIR_ROM_1024_16bit_3 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.3548 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "ROM_1024_16bit_3.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "ROM_1024_16bit_3.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\FIR_blk_mem_gen_v8_4_2__parameterized7\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => B"0000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => B"0000000000000000",
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(9 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(9 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(9 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(9 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIR_ROM_1024_16bit_4 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of FIR_ROM_1024_16bit_4 : entity is "ROM_1024_16bit_4,blk_mem_gen_v8_4_2,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIR_ROM_1024_16bit_4 : entity is "ROM_1024_16bit_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of FIR_ROM_1024_16bit_4 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of FIR_ROM_1024_16bit_4 : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end FIR_ROM_1024_16bit_4;

architecture STRUCTURE of FIR_ROM_1024_16bit_4 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.3548 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "ROM_1024_16bit_4.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "ROM_1024_16bit_4.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\FIR_blk_mem_gen_v8_4_2__parameterized9\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => B"0000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => B"0000000000000000",
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(9 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(9 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(9 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(9 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIR_ROM_1024_16bit_5 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of FIR_ROM_1024_16bit_5 : entity is "ROM_1024_16bit_5,blk_mem_gen_v8_4_2,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIR_ROM_1024_16bit_5 : entity is "ROM_1024_16bit_5";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of FIR_ROM_1024_16bit_5 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of FIR_ROM_1024_16bit_5 : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end FIR_ROM_1024_16bit_5;

architecture STRUCTURE of FIR_ROM_1024_16bit_5 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.3548 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "ROM_1024_16bit_5.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "ROM_1024_16bit_5.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 1024;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\FIR_blk_mem_gen_v8_4_2__parameterized11\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => B"0000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => B"0000000000000000",
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(9 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(9 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(9 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(9 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIR_FIR_filter is
  port (
    B : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    accu_reg_0 : in STD_LOGIC;
    clear : in STD_LOGIC;
    accu_reg_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    accu_reg_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    douta : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIR_FIR_filter : entity is "FIR_filter";
end FIR_FIR_filter;

architecture STRUCTURE of FIR_FIR_filter is
  signal \^b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ROM_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal accu_reg_i_3_n_0 : STD_LOGIC;
  signal accu_reg_n_100 : STD_LOGIC;
  signal accu_reg_n_101 : STD_LOGIC;
  signal accu_reg_n_102 : STD_LOGIC;
  signal accu_reg_n_103 : STD_LOGIC;
  signal accu_reg_n_104 : STD_LOGIC;
  signal accu_reg_n_105 : STD_LOGIC;
  signal accu_reg_n_76 : STD_LOGIC;
  signal accu_reg_n_77 : STD_LOGIC;
  signal accu_reg_n_78 : STD_LOGIC;
  signal accu_reg_n_79 : STD_LOGIC;
  signal accu_reg_n_80 : STD_LOGIC;
  signal accu_reg_n_81 : STD_LOGIC;
  signal accu_reg_n_82 : STD_LOGIC;
  signal accu_reg_n_83 : STD_LOGIC;
  signal accu_reg_n_84 : STD_LOGIC;
  signal accu_reg_n_85 : STD_LOGIC;
  signal accu_reg_n_86 : STD_LOGIC;
  signal accu_reg_n_87 : STD_LOGIC;
  signal accu_reg_n_88 : STD_LOGIC;
  signal accu_reg_n_89 : STD_LOGIC;
  signal accu_reg_n_90 : STD_LOGIC;
  signal accu_reg_n_91 : STD_LOGIC;
  signal accu_reg_n_92 : STD_LOGIC;
  signal accu_reg_n_93 : STD_LOGIC;
  signal accu_reg_n_94 : STD_LOGIC;
  signal accu_reg_n_95 : STD_LOGIC;
  signal accu_reg_n_96 : STD_LOGIC;
  signal accu_reg_n_97 : STD_LOGIC;
  signal accu_reg_n_98 : STD_LOGIC;
  signal accu_reg_n_99 : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_accu_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_accu_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_accu_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_accu_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_accu_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \ROM0.U_ROM\ : label is "ROM_1024_16bit_0,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \ROM0.U_ROM\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \ROM0.U_ROM\ : label is "blk_mem_gen_v8_4_2,Vivado 2018.3";
begin
  B(0) <= \^b\(0);
\FIR_dout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F0F0F0F0F0F0F0E"
    )
        port map (
      I0 => accu_reg_n_82,
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(4),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(3),
      O => D(0)
    );
\FIR_dout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F0F0F0F0F0F0F0E"
    )
        port map (
      I0 => accu_reg_n_81,
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(4),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(3),
      O => D(1)
    );
\FIR_dout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F0F0F0F0F0F0F0E"
    )
        port map (
      I0 => accu_reg_n_80,
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(4),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(3),
      O => D(2)
    );
\FIR_dout[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F0F0F0F0F0F0F0E"
    )
        port map (
      I0 => accu_reg_n_79,
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(4),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(3),
      O => D(3)
    );
\FIR_dout[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F0F0F0F0F0F0F0E"
    )
        port map (
      I0 => accu_reg_n_78,
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(4),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(3),
      O => D(4)
    );
\FIR_dout[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F0F0F0F0F0F0F0E"
    )
        port map (
      I0 => accu_reg_n_77,
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(4),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(3),
      O => D(5)
    );
\FIR_dout[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F0F0F0F0F0F0F0E"
    )
        port map (
      I0 => accu_reg_n_76,
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(4),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(3),
      O => D(6)
    );
\FIR_dout[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in_0(4),
      O => D(7)
    );
\ROM0.U_ROM\: entity work.FIR_ROM_1024_16bit_0
     port map (
      addra(9 downto 0) => Q(9 downto 0),
      clka => clk,
      douta(15 downto 0) => ROM_out(15 downto 0),
      ena => '1'
    );
accu_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => ROM_out(15),
      A(28) => ROM_out(15),
      A(27) => ROM_out(15),
      A(26) => ROM_out(15),
      A(25) => ROM_out(15),
      A(24) => ROM_out(15),
      A(23) => ROM_out(15),
      A(22) => ROM_out(15),
      A(21) => ROM_out(15),
      A(20) => ROM_out(15),
      A(19) => ROM_out(15),
      A(18) => ROM_out(15),
      A(17) => ROM_out(15),
      A(16) => ROM_out(15),
      A(15 downto 0) => ROM_out(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_accu_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => accu_reg_i_3_n_0,
      B(16) => accu_reg_i_3_n_0,
      B(15) => accu_reg_i_3_n_0,
      B(14) => accu_reg_i_3_n_0,
      B(13) => accu_reg_i_3_n_0,
      B(12) => accu_reg_i_3_n_0,
      B(11) => \^b\(0),
      B(10) => \^b\(0),
      B(9) => \^b\(0),
      B(8) => \^b\(0),
      B(7) => \^b\(0),
      B(6 downto 0) => accu_reg_1(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_accu_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_accu_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_accu_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => accu_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => accu_reg_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => accu_reg_0,
      CEP => accu_reg_0,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_accu_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0100101",
      OVERFLOW => NLW_accu_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_accu_reg_P_UNCONNECTED(47 downto 35),
      P(34 downto 30) => p_0_in_0(4 downto 0),
      P(29) => accu_reg_n_76,
      P(28) => accu_reg_n_77,
      P(27) => accu_reg_n_78,
      P(26) => accu_reg_n_79,
      P(25) => accu_reg_n_80,
      P(24) => accu_reg_n_81,
      P(23) => accu_reg_n_82,
      P(22) => accu_reg_n_83,
      P(21) => accu_reg_n_84,
      P(20) => accu_reg_n_85,
      P(19) => accu_reg_n_86,
      P(18) => accu_reg_n_87,
      P(17) => accu_reg_n_88,
      P(16) => accu_reg_n_89,
      P(15) => accu_reg_n_90,
      P(14) => accu_reg_n_91,
      P(13) => accu_reg_n_92,
      P(12) => accu_reg_n_93,
      P(11) => accu_reg_n_94,
      P(10) => accu_reg_n_95,
      P(9) => accu_reg_n_96,
      P(8) => accu_reg_n_97,
      P(7) => accu_reg_n_98,
      P(6) => accu_reg_n_99,
      P(5) => accu_reg_n_100,
      P(4) => accu_reg_n_101,
      P(3) => accu_reg_n_102,
      P(2) => accu_reg_n_103,
      P(1) => accu_reg_n_104,
      P(0) => accu_reg_n_105,
      PATTERNBDETECT => NLW_accu_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_accu_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_accu_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => clear,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => clear,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => clear,
      RSTP => clear,
      UNDERFLOW => NLW_accu_reg_UNDERFLOW_UNCONNECTED
    );
accu_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => accu_reg_2(1),
      I1 => accu_reg_2(0),
      I2 => accu_reg_2(2),
      I3 => accu_reg_2(4),
      I4 => accu_reg_2(3),
      I5 => douta(0),
      O => accu_reg_i_3_n_0
    );
accu_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => accu_reg_2(1),
      I1 => accu_reg_2(0),
      I2 => accu_reg_2(2),
      I3 => accu_reg_2(4),
      I4 => accu_reg_2(3),
      I5 => douta(0),
      O => \^b\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_FIR_filter__parameterized1\ is
  port (
    \FSM_onehot_current_state_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    accu_reg_0 : in STD_LOGIC;
    clear : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    accu_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    douta : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_FIR_filter__parameterized1\ : entity is "FIR_filter";
end \FIR_FIR_filter__parameterized1\;

architecture STRUCTURE of \FIR_FIR_filter__parameterized1\ is
  signal \FIR_dout[14]_i_2_n_0\ : STD_LOGIC;
  signal \FIR_dout[14]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_current_state_reg[5]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ROM_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_reg__0\ : STD_LOGIC_VECTOR ( 34 downto 20 );
  signal accu_reg_n_100 : STD_LOGIC;
  signal accu_reg_n_101 : STD_LOGIC;
  signal accu_reg_n_102 : STD_LOGIC;
  signal accu_reg_n_103 : STD_LOGIC;
  signal accu_reg_n_104 : STD_LOGIC;
  signal accu_reg_n_105 : STD_LOGIC;
  signal accu_reg_n_86 : STD_LOGIC;
  signal accu_reg_n_87 : STD_LOGIC;
  signal accu_reg_n_88 : STD_LOGIC;
  signal accu_reg_n_89 : STD_LOGIC;
  signal accu_reg_n_90 : STD_LOGIC;
  signal accu_reg_n_91 : STD_LOGIC;
  signal accu_reg_n_92 : STD_LOGIC;
  signal accu_reg_n_93 : STD_LOGIC;
  signal accu_reg_n_94 : STD_LOGIC;
  signal accu_reg_n_95 : STD_LOGIC;
  signal accu_reg_n_96 : STD_LOGIC;
  signal accu_reg_n_97 : STD_LOGIC;
  signal accu_reg_n_98 : STD_LOGIC;
  signal accu_reg_n_99 : STD_LOGIC;
  signal NLW_accu_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_accu_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_accu_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_accu_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_accu_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIR_dout[15]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \FIR_dout[9]_i_1\ : label is "soft_lutpair0";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \ROM1.U_ROM\ : label is "ROM_1024_16bit_1,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \ROM1.U_ROM\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \ROM1.U_ROM\ : label is "blk_mem_gen_v8_4_2,Vivado 2018.3";
begin
  \FSM_onehot_current_state_reg[5]\(0) <= \^fsm_onehot_current_state_reg[5]\(0);
\FIR_dout[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000FFEE"
    )
        port map (
      I0 => \FIR_dout[14]_i_2_n_0\,
      I1 => \accu_reg__0\(33),
      I2 => \FIR_dout[14]_i_3_n_0\,
      I3 => \accu_reg__0\(22),
      I4 => \accu_reg__0\(34),
      O => D(2)
    );
\FIR_dout[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000FFEE"
    )
        port map (
      I0 => \FIR_dout[14]_i_2_n_0\,
      I1 => \accu_reg__0\(33),
      I2 => \FIR_dout[14]_i_3_n_0\,
      I3 => \accu_reg__0\(23),
      I4 => \accu_reg__0\(34),
      O => D(3)
    );
\FIR_dout[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000FFEE"
    )
        port map (
      I0 => \FIR_dout[14]_i_2_n_0\,
      I1 => \accu_reg__0\(33),
      I2 => \FIR_dout[14]_i_3_n_0\,
      I3 => \accu_reg__0\(24),
      I4 => \accu_reg__0\(34),
      O => D(4)
    );
\FIR_dout[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FF00EE"
    )
        port map (
      I0 => \FIR_dout[14]_i_2_n_0\,
      I1 => \accu_reg__0\(33),
      I2 => \FIR_dout[14]_i_3_n_0\,
      I3 => \accu_reg__0\(34),
      I4 => \accu_reg__0\(25),
      O => D(5)
    );
\FIR_dout[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FF00EE"
    )
        port map (
      I0 => \FIR_dout[14]_i_2_n_0\,
      I1 => \accu_reg__0\(33),
      I2 => \FIR_dout[14]_i_3_n_0\,
      I3 => \accu_reg__0\(34),
      I4 => \accu_reg__0\(26),
      O => D(6)
    );
\FIR_dout[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \accu_reg__0\(31),
      I1 => \accu_reg__0\(29),
      I2 => \accu_reg__0\(27),
      I3 => \accu_reg__0\(28),
      I4 => \accu_reg__0\(30),
      I5 => \accu_reg__0\(32),
      O => \FIR_dout[14]_i_2_n_0\
    );
\FIR_dout[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \accu_reg__0\(31),
      I1 => \accu_reg__0\(29),
      I2 => \accu_reg__0\(27),
      I3 => \accu_reg__0\(28),
      I4 => \accu_reg__0\(30),
      I5 => \accu_reg__0\(32),
      O => \FIR_dout[14]_i_3_n_0\
    );
\FIR_dout[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accu_reg__0\(34),
      O => D(7)
    );
\FIR_dout[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000FFEE"
    )
        port map (
      I0 => \FIR_dout[14]_i_2_n_0\,
      I1 => \accu_reg__0\(33),
      I2 => \FIR_dout[14]_i_3_n_0\,
      I3 => \accu_reg__0\(20),
      I4 => \accu_reg__0\(34),
      O => D(0)
    );
\FIR_dout[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000FFEE"
    )
        port map (
      I0 => \FIR_dout[14]_i_2_n_0\,
      I1 => \accu_reg__0\(33),
      I2 => \FIR_dout[14]_i_3_n_0\,
      I3 => \accu_reg__0\(21),
      I4 => \accu_reg__0\(34),
      O => D(1)
    );
\ROM1.U_ROM\: entity work.FIR_ROM_1024_16bit_1
     port map (
      addra(9 downto 0) => Q(9 downto 0),
      clka => clk,
      douta(15 downto 0) => ROM_out(15 downto 0),
      ena => '1'
    );
accu_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => ROM_out(15),
      A(28) => ROM_out(15),
      A(27) => ROM_out(15),
      A(26) => ROM_out(15),
      A(25) => ROM_out(15),
      A(24) => ROM_out(15),
      A(23) => ROM_out(15),
      A(22) => ROM_out(15),
      A(21) => ROM_out(15),
      A(20) => ROM_out(15),
      A(19) => ROM_out(15),
      A(18) => ROM_out(15),
      A(17) => ROM_out(15),
      A(16) => ROM_out(15),
      A(15 downto 0) => ROM_out(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_accu_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(7),
      B(16) => B(7),
      B(15) => B(7),
      B(14) => B(7),
      B(13) => B(7),
      B(12) => \^fsm_onehot_current_state_reg[5]\(0),
      B(11) => \^fsm_onehot_current_state_reg[5]\(0),
      B(10) => \^fsm_onehot_current_state_reg[5]\(0),
      B(9) => \^fsm_onehot_current_state_reg[5]\(0),
      B(8) => \^fsm_onehot_current_state_reg[5]\(0),
      B(7) => \^fsm_onehot_current_state_reg[5]\(0),
      B(6 downto 0) => B(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_accu_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_accu_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_accu_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => accu_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => accu_reg_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => accu_reg_0,
      CEP => accu_reg_0,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_accu_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0100101",
      OVERFLOW => NLW_accu_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_accu_reg_P_UNCONNECTED(47 downto 35),
      P(34 downto 20) => \accu_reg__0\(34 downto 20),
      P(19) => accu_reg_n_86,
      P(18) => accu_reg_n_87,
      P(17) => accu_reg_n_88,
      P(16) => accu_reg_n_89,
      P(15) => accu_reg_n_90,
      P(14) => accu_reg_n_91,
      P(13) => accu_reg_n_92,
      P(12) => accu_reg_n_93,
      P(11) => accu_reg_n_94,
      P(10) => accu_reg_n_95,
      P(9) => accu_reg_n_96,
      P(8) => accu_reg_n_97,
      P(7) => accu_reg_n_98,
      P(6) => accu_reg_n_99,
      P(5) => accu_reg_n_100,
      P(4) => accu_reg_n_101,
      P(3) => accu_reg_n_102,
      P(2) => accu_reg_n_103,
      P(1) => accu_reg_n_104,
      P(0) => accu_reg_n_105,
      PATTERNBDETECT => NLW_accu_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_accu_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_accu_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => clear,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => clear,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => clear,
      RSTP => clear,
      UNDERFLOW => NLW_accu_reg_UNDERFLOW_UNCONNECTED
    );
\accu_reg_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => accu_reg_1(1),
      I1 => accu_reg_1(0),
      I2 => accu_reg_1(2),
      I3 => accu_reg_1(4),
      I4 => accu_reg_1(3),
      I5 => douta(0),
      O => \^fsm_onehot_current_state_reg[5]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_FIR_filter__parameterized3\ is
  port (
    \FSM_onehot_current_state_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    accu_reg_0 : in STD_LOGIC;
    clear : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    accu_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    douta : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_FIR_filter__parameterized3\ : entity is "FIR_filter";
end \FIR_FIR_filter__parameterized3\;

architecture STRUCTURE of \FIR_FIR_filter__parameterized3\ is
  signal \FIR_dout[23]_i_2_n_0\ : STD_LOGIC;
  signal \FIR_dout[23]_i_3_n_0\ : STD_LOGIC;
  signal \FIR_dout[23]_i_4_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_current_state_reg[5]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ROM_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_reg__0\ : STD_LOGIC_VECTOR ( 34 downto 18 );
  signal accu_reg_n_100 : STD_LOGIC;
  signal accu_reg_n_101 : STD_LOGIC;
  signal accu_reg_n_102 : STD_LOGIC;
  signal accu_reg_n_103 : STD_LOGIC;
  signal accu_reg_n_104 : STD_LOGIC;
  signal accu_reg_n_105 : STD_LOGIC;
  signal accu_reg_n_88 : STD_LOGIC;
  signal accu_reg_n_89 : STD_LOGIC;
  signal accu_reg_n_90 : STD_LOGIC;
  signal accu_reg_n_91 : STD_LOGIC;
  signal accu_reg_n_92 : STD_LOGIC;
  signal accu_reg_n_93 : STD_LOGIC;
  signal accu_reg_n_94 : STD_LOGIC;
  signal accu_reg_n_95 : STD_LOGIC;
  signal accu_reg_n_96 : STD_LOGIC;
  signal accu_reg_n_97 : STD_LOGIC;
  signal accu_reg_n_98 : STD_LOGIC;
  signal accu_reg_n_99 : STD_LOGIC;
  signal NLW_accu_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_accu_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_accu_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_accu_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_accu_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIR_dout[16]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FIR_dout[17]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \FIR_dout[18]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \FIR_dout[19]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FIR_dout[20]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \FIR_dout[21]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \FIR_dout[22]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \FIR_dout[23]_i_1\ : label is "soft_lutpair4";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \ROM2.U_ROM\ : label is "ROM_1024_16bit_2,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \ROM2.U_ROM\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \ROM2.U_ROM\ : label is "blk_mem_gen_v8_4_2,Vivado 2018.3";
begin
  \FSM_onehot_current_state_reg[5]\(0) <= \^fsm_onehot_current_state_reg[5]\(0);
\FIR_dout[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \accu_reg__0\(18),
      I1 => \accu_reg__0\(34),
      I2 => \FIR_dout[23]_i_2_n_0\,
      O => D(0)
    );
\FIR_dout[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \accu_reg__0\(19),
      I1 => \accu_reg__0\(34),
      I2 => \FIR_dout[23]_i_2_n_0\,
      O => D(1)
    );
\FIR_dout[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \accu_reg__0\(20),
      I1 => \accu_reg__0\(34),
      I2 => \FIR_dout[23]_i_2_n_0\,
      O => D(2)
    );
\FIR_dout[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \accu_reg__0\(21),
      I1 => \accu_reg__0\(34),
      I2 => \FIR_dout[23]_i_2_n_0\,
      O => D(3)
    );
\FIR_dout[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \accu_reg__0\(22),
      I1 => \accu_reg__0\(34),
      I2 => \FIR_dout[23]_i_2_n_0\,
      O => D(4)
    );
\FIR_dout[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \accu_reg__0\(23),
      I1 => \accu_reg__0\(34),
      I2 => \FIR_dout[23]_i_2_n_0\,
      O => D(5)
    );
\FIR_dout[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \accu_reg__0\(24),
      I1 => \accu_reg__0\(34),
      I2 => \FIR_dout[23]_i_2_n_0\,
      O => D(6)
    );
\FIR_dout[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \accu_reg__0\(25),
      I1 => \accu_reg__0\(34),
      I2 => \FIR_dout[23]_i_2_n_0\,
      O => D(7)
    );
\FIR_dout[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000380000000"
    )
        port map (
      I0 => \FIR_dout[23]_i_3_n_0\,
      I1 => \accu_reg__0\(26),
      I2 => \accu_reg__0\(25),
      I3 => \accu_reg__0\(28),
      I4 => \accu_reg__0\(27),
      I5 => \FIR_dout[23]_i_4_n_0\,
      O => \FIR_dout[23]_i_2_n_0\
    );
\FIR_dout[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \accu_reg__0\(29),
      I1 => \accu_reg__0\(30),
      I2 => \accu_reg__0\(31),
      I3 => \accu_reg__0\(32),
      I4 => \accu_reg__0\(34),
      I5 => \accu_reg__0\(33),
      O => \FIR_dout[23]_i_3_n_0\
    );
\FIR_dout[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \accu_reg__0\(29),
      I1 => \accu_reg__0\(30),
      I2 => \accu_reg__0\(31),
      I3 => \accu_reg__0\(32),
      I4 => \accu_reg__0\(34),
      I5 => \accu_reg__0\(33),
      O => \FIR_dout[23]_i_4_n_0\
    );
\ROM2.U_ROM\: entity work.FIR_ROM_1024_16bit_2
     port map (
      addra(9 downto 0) => Q(9 downto 0),
      clka => clk,
      douta(15 downto 0) => ROM_out(15 downto 0),
      ena => '1'
    );
accu_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => ROM_out(15),
      A(28) => ROM_out(15),
      A(27) => ROM_out(15),
      A(26) => ROM_out(15),
      A(25) => ROM_out(15),
      A(24) => ROM_out(15),
      A(23) => ROM_out(15),
      A(22) => ROM_out(15),
      A(21) => ROM_out(15),
      A(20) => ROM_out(15),
      A(19) => ROM_out(15),
      A(18) => ROM_out(15),
      A(17) => ROM_out(15),
      A(16) => ROM_out(15),
      A(15 downto 0) => ROM_out(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_accu_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(7),
      B(16) => B(7),
      B(15) => B(7),
      B(14) => B(7),
      B(13) => \^fsm_onehot_current_state_reg[5]\(0),
      B(12) => \^fsm_onehot_current_state_reg[5]\(0),
      B(11) => \^fsm_onehot_current_state_reg[5]\(0),
      B(10) => \^fsm_onehot_current_state_reg[5]\(0),
      B(9) => \^fsm_onehot_current_state_reg[5]\(0),
      B(8) => \^fsm_onehot_current_state_reg[5]\(0),
      B(7) => \^fsm_onehot_current_state_reg[5]\(0),
      B(6 downto 0) => B(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_accu_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_accu_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_accu_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => accu_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => accu_reg_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => accu_reg_0,
      CEP => accu_reg_0,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_accu_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0100101",
      OVERFLOW => NLW_accu_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_accu_reg_P_UNCONNECTED(47 downto 35),
      P(34 downto 18) => \accu_reg__0\(34 downto 18),
      P(17) => accu_reg_n_88,
      P(16) => accu_reg_n_89,
      P(15) => accu_reg_n_90,
      P(14) => accu_reg_n_91,
      P(13) => accu_reg_n_92,
      P(12) => accu_reg_n_93,
      P(11) => accu_reg_n_94,
      P(10) => accu_reg_n_95,
      P(9) => accu_reg_n_96,
      P(8) => accu_reg_n_97,
      P(7) => accu_reg_n_98,
      P(6) => accu_reg_n_99,
      P(5) => accu_reg_n_100,
      P(4) => accu_reg_n_101,
      P(3) => accu_reg_n_102,
      P(2) => accu_reg_n_103,
      P(1) => accu_reg_n_104,
      P(0) => accu_reg_n_105,
      PATTERNBDETECT => NLW_accu_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_accu_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_accu_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => clear,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => clear,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => clear,
      RSTP => clear,
      UNDERFLOW => NLW_accu_reg_UNDERFLOW_UNCONNECTED
    );
\accu_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => accu_reg_1(1),
      I1 => accu_reg_1(0),
      I2 => accu_reg_1(2),
      I3 => accu_reg_1(4),
      I4 => accu_reg_1(3),
      I5 => douta(0),
      O => \^fsm_onehot_current_state_reg[5]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_FIR_filter__parameterized5\ is
  port (
    \FSM_onehot_current_state_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    accu_reg_0 : in STD_LOGIC;
    clear : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    accu_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    douta : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_FIR_filter__parameterized5\ : entity is "FIR_filter";
end \FIR_FIR_filter__parameterized5\;

architecture STRUCTURE of \FIR_FIR_filter__parameterized5\ is
  signal \FIR_dout[30]_i_2_n_0\ : STD_LOGIC;
  signal \FIR_dout[30]_i_3_n_0\ : STD_LOGIC;
  signal \FIR_dout[30]_i_4_n_0\ : STD_LOGIC;
  signal \FIR_dout[30]_i_5_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_current_state_reg[5]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ROM_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_reg__0\ : STD_LOGIC_VECTOR ( 34 downto 17 );
  signal accu_reg_n_100 : STD_LOGIC;
  signal accu_reg_n_101 : STD_LOGIC;
  signal accu_reg_n_102 : STD_LOGIC;
  signal accu_reg_n_103 : STD_LOGIC;
  signal accu_reg_n_104 : STD_LOGIC;
  signal accu_reg_n_105 : STD_LOGIC;
  signal accu_reg_n_89 : STD_LOGIC;
  signal accu_reg_n_90 : STD_LOGIC;
  signal accu_reg_n_91 : STD_LOGIC;
  signal accu_reg_n_92 : STD_LOGIC;
  signal accu_reg_n_93 : STD_LOGIC;
  signal accu_reg_n_94 : STD_LOGIC;
  signal accu_reg_n_95 : STD_LOGIC;
  signal accu_reg_n_96 : STD_LOGIC;
  signal accu_reg_n_97 : STD_LOGIC;
  signal accu_reg_n_98 : STD_LOGIC;
  signal accu_reg_n_99 : STD_LOGIC;
  signal NLW_accu_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_accu_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_accu_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_accu_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_accu_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIR_dout[24]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FIR_dout[25]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \FIR_dout[26]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \FIR_dout[27]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FIR_dout[28]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \FIR_dout[29]_i_1\ : label is "soft_lutpair7";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \ROM3.U_ROM\ : label is "ROM_1024_16bit_3,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \ROM3.U_ROM\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \ROM3.U_ROM\ : label is "blk_mem_gen_v8_4_2,Vivado 2018.3";
begin
  \FSM_onehot_current_state_reg[5]\(0) <= \^fsm_onehot_current_state_reg[5]\(0);
\FIR_dout[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_dout[30]_i_2_n_0\,
      I1 => \accu_reg__0\(17),
      I2 => \FIR_dout[30]_i_3_n_0\,
      O => D(0)
    );
\FIR_dout[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_dout[30]_i_2_n_0\,
      I1 => \accu_reg__0\(18),
      I2 => \FIR_dout[30]_i_3_n_0\,
      O => D(1)
    );
\FIR_dout[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_dout[30]_i_2_n_0\,
      I1 => \accu_reg__0\(19),
      I2 => \FIR_dout[30]_i_3_n_0\,
      O => D(2)
    );
\FIR_dout[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_dout[30]_i_2_n_0\,
      I1 => \accu_reg__0\(20),
      I2 => \FIR_dout[30]_i_3_n_0\,
      O => D(3)
    );
\FIR_dout[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_dout[30]_i_2_n_0\,
      I1 => \accu_reg__0\(21),
      I2 => \FIR_dout[30]_i_3_n_0\,
      O => D(4)
    );
\FIR_dout[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_dout[30]_i_2_n_0\,
      I1 => \accu_reg__0\(22),
      I2 => \FIR_dout[30]_i_3_n_0\,
      O => D(5)
    );
\FIR_dout[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_dout[30]_i_2_n_0\,
      I1 => \accu_reg__0\(23),
      I2 => \FIR_dout[30]_i_3_n_0\,
      O => D(6)
    );
\FIR_dout[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \accu_reg__0\(33),
      I1 => \accu_reg__0\(30),
      I2 => \FIR_dout[30]_i_4_n_0\,
      I3 => \accu_reg__0\(31),
      I4 => \accu_reg__0\(32),
      I5 => \accu_reg__0\(34),
      O => \FIR_dout[30]_i_2_n_0\
    );
\FIR_dout[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \accu_reg__0\(32),
      I1 => \accu_reg__0\(33),
      I2 => \accu_reg__0\(30),
      I3 => \FIR_dout[30]_i_5_n_0\,
      I4 => \accu_reg__0\(31),
      I5 => \accu_reg__0\(34),
      O => \FIR_dout[30]_i_3_n_0\
    );
\FIR_dout[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \accu_reg__0\(28),
      I1 => \accu_reg__0\(26),
      I2 => \accu_reg__0\(25),
      I3 => \accu_reg__0\(24),
      I4 => \accu_reg__0\(27),
      I5 => \accu_reg__0\(29),
      O => \FIR_dout[30]_i_4_n_0\
    );
\FIR_dout[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \accu_reg__0\(28),
      I1 => \accu_reg__0\(26),
      I2 => \accu_reg__0\(25),
      I3 => \accu_reg__0\(24),
      I4 => \accu_reg__0\(27),
      I5 => \accu_reg__0\(29),
      O => \FIR_dout[30]_i_5_n_0\
    );
\FIR_dout[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accu_reg__0\(34),
      O => D(7)
    );
\ROM3.U_ROM\: entity work.FIR_ROM_1024_16bit_3
     port map (
      addra(9 downto 0) => Q(9 downto 0),
      clka => clk,
      douta(15 downto 0) => ROM_out(15 downto 0),
      ena => '1'
    );
accu_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => ROM_out(15),
      A(28) => ROM_out(15),
      A(27) => ROM_out(15),
      A(26) => ROM_out(15),
      A(25) => ROM_out(15),
      A(24) => ROM_out(15),
      A(23) => ROM_out(15),
      A(22) => ROM_out(15),
      A(21) => ROM_out(15),
      A(20) => ROM_out(15),
      A(19) => ROM_out(15),
      A(18) => ROM_out(15),
      A(17) => ROM_out(15),
      A(16) => ROM_out(15),
      A(15 downto 0) => ROM_out(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_accu_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(7),
      B(16) => B(7),
      B(15) => B(7),
      B(14) => \^fsm_onehot_current_state_reg[5]\(0),
      B(13) => \^fsm_onehot_current_state_reg[5]\(0),
      B(12) => \^fsm_onehot_current_state_reg[5]\(0),
      B(11) => \^fsm_onehot_current_state_reg[5]\(0),
      B(10) => \^fsm_onehot_current_state_reg[5]\(0),
      B(9) => \^fsm_onehot_current_state_reg[5]\(0),
      B(8) => \^fsm_onehot_current_state_reg[5]\(0),
      B(7) => \^fsm_onehot_current_state_reg[5]\(0),
      B(6 downto 0) => B(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_accu_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_accu_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_accu_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => accu_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => accu_reg_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => accu_reg_0,
      CEP => accu_reg_0,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_accu_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0100101",
      OVERFLOW => NLW_accu_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_accu_reg_P_UNCONNECTED(47 downto 35),
      P(34 downto 17) => \accu_reg__0\(34 downto 17),
      P(16) => accu_reg_n_89,
      P(15) => accu_reg_n_90,
      P(14) => accu_reg_n_91,
      P(13) => accu_reg_n_92,
      P(12) => accu_reg_n_93,
      P(11) => accu_reg_n_94,
      P(10) => accu_reg_n_95,
      P(9) => accu_reg_n_96,
      P(8) => accu_reg_n_97,
      P(7) => accu_reg_n_98,
      P(6) => accu_reg_n_99,
      P(5) => accu_reg_n_100,
      P(4) => accu_reg_n_101,
      P(3) => accu_reg_n_102,
      P(2) => accu_reg_n_103,
      P(1) => accu_reg_n_104,
      P(0) => accu_reg_n_105,
      PATTERNBDETECT => NLW_accu_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_accu_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_accu_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => clear,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => clear,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => clear,
      RSTP => clear,
      UNDERFLOW => NLW_accu_reg_UNDERFLOW_UNCONNECTED
    );
\accu_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => accu_reg_1(1),
      I1 => accu_reg_1(0),
      I2 => accu_reg_1(2),
      I3 => accu_reg_1(4),
      I4 => accu_reg_1(3),
      I5 => douta(0),
      O => \^fsm_onehot_current_state_reg[5]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_FIR_filter__parameterized7\ is
  port (
    \FSM_onehot_current_state_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    accu_reg_0 : in STD_LOGIC;
    clear : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    accu_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    douta : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_FIR_filter__parameterized7\ : entity is "FIR_filter";
end \FIR_FIR_filter__parameterized7\;

architecture STRUCTURE of \FIR_FIR_filter__parameterized7\ is
  signal \FIR_dout[38]_i_2_n_0\ : STD_LOGIC;
  signal \FIR_dout[38]_i_3_n_0\ : STD_LOGIC;
  signal \FIR_dout[38]_i_4_n_0\ : STD_LOGIC;
  signal \FIR_dout[38]_i_5_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_current_state_reg[5]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ROM_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_reg__0\ : STD_LOGIC_VECTOR ( 34 downto 16 );
  signal accu_reg_n_100 : STD_LOGIC;
  signal accu_reg_n_101 : STD_LOGIC;
  signal accu_reg_n_102 : STD_LOGIC;
  signal accu_reg_n_103 : STD_LOGIC;
  signal accu_reg_n_104 : STD_LOGIC;
  signal accu_reg_n_105 : STD_LOGIC;
  signal accu_reg_n_90 : STD_LOGIC;
  signal accu_reg_n_91 : STD_LOGIC;
  signal accu_reg_n_92 : STD_LOGIC;
  signal accu_reg_n_93 : STD_LOGIC;
  signal accu_reg_n_94 : STD_LOGIC;
  signal accu_reg_n_95 : STD_LOGIC;
  signal accu_reg_n_96 : STD_LOGIC;
  signal accu_reg_n_97 : STD_LOGIC;
  signal accu_reg_n_98 : STD_LOGIC;
  signal accu_reg_n_99 : STD_LOGIC;
  signal NLW_accu_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_accu_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_accu_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_accu_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_accu_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIR_dout[32]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \FIR_dout[33]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \FIR_dout[34]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \FIR_dout[35]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \FIR_dout[36]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \FIR_dout[37]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \FIR_dout[38]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \FIR_dout[39]_i_1\ : label is "soft_lutpair11";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \ROM4.U_ROM\ : label is "ROM_1024_16bit_4,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \ROM4.U_ROM\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \ROM4.U_ROM\ : label is "blk_mem_gen_v8_4_2,Vivado 2018.3";
begin
  \FSM_onehot_current_state_reg[5]\(0) <= \^fsm_onehot_current_state_reg[5]\(0);
\FIR_dout[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88FC"
    )
        port map (
      I0 => \FIR_dout[38]_i_2_n_0\,
      I1 => \accu_reg__0\(16),
      I2 => \FIR_dout[38]_i_3_n_0\,
      I3 => \accu_reg__0\(34),
      O => D(0)
    );
\FIR_dout[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88FC"
    )
        port map (
      I0 => \FIR_dout[38]_i_2_n_0\,
      I1 => \accu_reg__0\(17),
      I2 => \FIR_dout[38]_i_3_n_0\,
      I3 => \accu_reg__0\(34),
      O => D(1)
    );
\FIR_dout[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88FC"
    )
        port map (
      I0 => \FIR_dout[38]_i_2_n_0\,
      I1 => \accu_reg__0\(18),
      I2 => \FIR_dout[38]_i_3_n_0\,
      I3 => \accu_reg__0\(34),
      O => D(2)
    );
\FIR_dout[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88FC"
    )
        port map (
      I0 => \FIR_dout[38]_i_2_n_0\,
      I1 => \accu_reg__0\(19),
      I2 => \FIR_dout[38]_i_3_n_0\,
      I3 => \accu_reg__0\(34),
      O => D(3)
    );
\FIR_dout[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88FC"
    )
        port map (
      I0 => \FIR_dout[38]_i_2_n_0\,
      I1 => \accu_reg__0\(20),
      I2 => \FIR_dout[38]_i_3_n_0\,
      I3 => \accu_reg__0\(34),
      O => D(4)
    );
\FIR_dout[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88FC"
    )
        port map (
      I0 => \FIR_dout[38]_i_2_n_0\,
      I1 => \accu_reg__0\(21),
      I2 => \FIR_dout[38]_i_3_n_0\,
      I3 => \accu_reg__0\(34),
      O => D(5)
    );
\FIR_dout[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88FC"
    )
        port map (
      I0 => \FIR_dout[38]_i_2_n_0\,
      I1 => \accu_reg__0\(22),
      I2 => \FIR_dout[38]_i_3_n_0\,
      I3 => \accu_reg__0\(34),
      O => D(6)
    );
\FIR_dout[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \accu_reg__0\(32),
      I1 => \accu_reg__0\(30),
      I2 => \FIR_dout[38]_i_4_n_0\,
      I3 => \accu_reg__0\(29),
      I4 => \accu_reg__0\(31),
      I5 => \accu_reg__0\(33),
      O => \FIR_dout[38]_i_2_n_0\
    );
\FIR_dout[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \accu_reg__0\(32),
      I1 => \accu_reg__0\(30),
      I2 => \FIR_dout[38]_i_5_n_0\,
      I3 => \accu_reg__0\(29),
      I4 => \accu_reg__0\(31),
      I5 => \accu_reg__0\(33),
      O => \FIR_dout[38]_i_3_n_0\
    );
\FIR_dout[38]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \accu_reg__0\(27),
      I1 => \accu_reg__0\(25),
      I2 => \accu_reg__0\(24),
      I3 => \accu_reg__0\(23),
      I4 => \accu_reg__0\(26),
      I5 => \accu_reg__0\(28),
      O => \FIR_dout[38]_i_4_n_0\
    );
\FIR_dout[38]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \accu_reg__0\(27),
      I1 => \accu_reg__0\(25),
      I2 => \accu_reg__0\(24),
      I3 => \accu_reg__0\(23),
      I4 => \accu_reg__0\(26),
      I5 => \accu_reg__0\(28),
      O => \FIR_dout[38]_i_5_n_0\
    );
\FIR_dout[39]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accu_reg__0\(34),
      O => D(7)
    );
\ROM4.U_ROM\: entity work.FIR_ROM_1024_16bit_4
     port map (
      addra(9 downto 0) => Q(9 downto 0),
      clka => clk,
      douta(15 downto 0) => ROM_out(15 downto 0),
      ena => '1'
    );
accu_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => ROM_out(15),
      A(28) => ROM_out(15),
      A(27) => ROM_out(15),
      A(26) => ROM_out(15),
      A(25) => ROM_out(15),
      A(24) => ROM_out(15),
      A(23) => ROM_out(15),
      A(22) => ROM_out(15),
      A(21) => ROM_out(15),
      A(20) => ROM_out(15),
      A(19) => ROM_out(15),
      A(18) => ROM_out(15),
      A(17) => ROM_out(15),
      A(16) => ROM_out(15),
      A(15 downto 0) => ROM_out(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_accu_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(7),
      B(16) => B(7),
      B(15) => \^fsm_onehot_current_state_reg[5]\(0),
      B(14) => \^fsm_onehot_current_state_reg[5]\(0),
      B(13) => \^fsm_onehot_current_state_reg[5]\(0),
      B(12) => \^fsm_onehot_current_state_reg[5]\(0),
      B(11) => \^fsm_onehot_current_state_reg[5]\(0),
      B(10) => \^fsm_onehot_current_state_reg[5]\(0),
      B(9) => \^fsm_onehot_current_state_reg[5]\(0),
      B(8) => \^fsm_onehot_current_state_reg[5]\(0),
      B(7) => \^fsm_onehot_current_state_reg[5]\(0),
      B(6 downto 0) => B(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_accu_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_accu_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_accu_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => accu_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => accu_reg_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => accu_reg_0,
      CEP => accu_reg_0,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_accu_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0100101",
      OVERFLOW => NLW_accu_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_accu_reg_P_UNCONNECTED(47 downto 35),
      P(34 downto 16) => \accu_reg__0\(34 downto 16),
      P(15) => accu_reg_n_90,
      P(14) => accu_reg_n_91,
      P(13) => accu_reg_n_92,
      P(12) => accu_reg_n_93,
      P(11) => accu_reg_n_94,
      P(10) => accu_reg_n_95,
      P(9) => accu_reg_n_96,
      P(8) => accu_reg_n_97,
      P(7) => accu_reg_n_98,
      P(6) => accu_reg_n_99,
      P(5) => accu_reg_n_100,
      P(4) => accu_reg_n_101,
      P(3) => accu_reg_n_102,
      P(2) => accu_reg_n_103,
      P(1) => accu_reg_n_104,
      P(0) => accu_reg_n_105,
      PATTERNBDETECT => NLW_accu_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_accu_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_accu_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => clear,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => clear,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => clear,
      RSTP => clear,
      UNDERFLOW => NLW_accu_reg_UNDERFLOW_UNCONNECTED
    );
\accu_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => accu_reg_1(1),
      I1 => accu_reg_1(0),
      I2 => accu_reg_1(2),
      I3 => accu_reg_1(4),
      I4 => accu_reg_1(3),
      I5 => douta(0),
      O => \^fsm_onehot_current_state_reg[5]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \FIR_FIR_filter__parameterized9\ is
  port (
    reset_n_0 : out STD_LOGIC;
    clear : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    accu_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_n : in STD_LOGIC;
    accu_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    douta : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \FIR_FIR_filter__parameterized9\ : entity is "FIR_filter";
end \FIR_FIR_filter__parameterized9\;

architecture STRUCTURE of \FIR_FIR_filter__parameterized9\ is
  signal \^b\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \FIR_dout[46]_i_2_n_0\ : STD_LOGIC;
  signal \FIR_dout[46]_i_3_n_0\ : STD_LOGIC;
  signal \FIR_dout[46]_i_4_n_0\ : STD_LOGIC;
  signal \FIR_dout[46]_i_5_n_0\ : STD_LOGIC;
  signal ROM_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \accu_reg__0\ : STD_LOGIC_VECTOR ( 34 downto 16 );
  signal \accu_reg_i_1__0_n_0\ : STD_LOGIC;
  signal accu_reg_n_100 : STD_LOGIC;
  signal accu_reg_n_101 : STD_LOGIC;
  signal accu_reg_n_102 : STD_LOGIC;
  signal accu_reg_n_103 : STD_LOGIC;
  signal accu_reg_n_104 : STD_LOGIC;
  signal accu_reg_n_105 : STD_LOGIC;
  signal accu_reg_n_90 : STD_LOGIC;
  signal accu_reg_n_91 : STD_LOGIC;
  signal accu_reg_n_92 : STD_LOGIC;
  signal accu_reg_n_93 : STD_LOGIC;
  signal accu_reg_n_94 : STD_LOGIC;
  signal accu_reg_n_95 : STD_LOGIC;
  signal accu_reg_n_96 : STD_LOGIC;
  signal accu_reg_n_97 : STD_LOGIC;
  signal accu_reg_n_98 : STD_LOGIC;
  signal accu_reg_n_99 : STD_LOGIC;
  signal \^clear\ : STD_LOGIC;
  signal \^reset_n_0\ : STD_LOGIC;
  signal NLW_accu_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_accu_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_accu_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_accu_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_accu_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 35 );
  signal NLW_accu_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIR_dout[40]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \FIR_dout[41]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \FIR_dout[42]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \FIR_dout[43]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \FIR_dout[44]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FIR_dout[45]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FIR_dout[46]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \FIR_dout[47]_i_1\ : label is "soft_lutpair15";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \ROM5.U_ROM\ : label is "ROM_1024_16bit_5,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \ROM5.U_ROM\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \ROM5.U_ROM\ : label is "blk_mem_gen_v8_4_2,Vivado 2018.3";
begin
  B(6 downto 0) <= \^b\(6 downto 0);
  clear <= \^clear\;
  reset_n_0 <= \^reset_n_0\;
\FIR_dout[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88FC"
    )
        port map (
      I0 => \FIR_dout[46]_i_2_n_0\,
      I1 => \accu_reg__0\(16),
      I2 => \FIR_dout[46]_i_3_n_0\,
      I3 => \accu_reg__0\(34),
      O => D(0)
    );
\FIR_dout[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88FC"
    )
        port map (
      I0 => \FIR_dout[46]_i_2_n_0\,
      I1 => \accu_reg__0\(17),
      I2 => \FIR_dout[46]_i_3_n_0\,
      I3 => \accu_reg__0\(34),
      O => D(1)
    );
\FIR_dout[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88FC"
    )
        port map (
      I0 => \FIR_dout[46]_i_2_n_0\,
      I1 => \accu_reg__0\(18),
      I2 => \FIR_dout[46]_i_3_n_0\,
      I3 => \accu_reg__0\(34),
      O => D(2)
    );
\FIR_dout[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88FC"
    )
        port map (
      I0 => \FIR_dout[46]_i_2_n_0\,
      I1 => \accu_reg__0\(19),
      I2 => \FIR_dout[46]_i_3_n_0\,
      I3 => \accu_reg__0\(34),
      O => D(3)
    );
\FIR_dout[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88FC"
    )
        port map (
      I0 => \FIR_dout[46]_i_2_n_0\,
      I1 => \accu_reg__0\(20),
      I2 => \FIR_dout[46]_i_3_n_0\,
      I3 => \accu_reg__0\(34),
      O => D(4)
    );
\FIR_dout[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88FC"
    )
        port map (
      I0 => \FIR_dout[46]_i_2_n_0\,
      I1 => \accu_reg__0\(21),
      I2 => \FIR_dout[46]_i_3_n_0\,
      I3 => \accu_reg__0\(34),
      O => D(5)
    );
\FIR_dout[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88FC"
    )
        port map (
      I0 => \FIR_dout[46]_i_2_n_0\,
      I1 => \accu_reg__0\(22),
      I2 => \FIR_dout[46]_i_3_n_0\,
      I3 => \accu_reg__0\(34),
      O => D(6)
    );
\FIR_dout[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \accu_reg__0\(32),
      I1 => \accu_reg__0\(30),
      I2 => \FIR_dout[46]_i_4_n_0\,
      I3 => \accu_reg__0\(29),
      I4 => \accu_reg__0\(31),
      I5 => \accu_reg__0\(33),
      O => \FIR_dout[46]_i_2_n_0\
    );
\FIR_dout[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \accu_reg__0\(32),
      I1 => \accu_reg__0\(30),
      I2 => \FIR_dout[46]_i_5_n_0\,
      I3 => \accu_reg__0\(29),
      I4 => \accu_reg__0\(31),
      I5 => \accu_reg__0\(33),
      O => \FIR_dout[46]_i_3_n_0\
    );
\FIR_dout[46]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \accu_reg__0\(27),
      I1 => \accu_reg__0\(25),
      I2 => \accu_reg__0\(24),
      I3 => \accu_reg__0\(23),
      I4 => \accu_reg__0\(26),
      I5 => \accu_reg__0\(28),
      O => \FIR_dout[46]_i_4_n_0\
    );
\FIR_dout[46]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \accu_reg__0\(27),
      I1 => \accu_reg__0\(25),
      I2 => \accu_reg__0\(24),
      I3 => \accu_reg__0\(23),
      I4 => \accu_reg__0\(26),
      I5 => \accu_reg__0\(28),
      O => \FIR_dout[46]_i_5_n_0\
    );
\FIR_dout[47]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accu_reg__0\(34),
      O => D(7)
    );
\ROM5.U_ROM\: entity work.FIR_ROM_1024_16bit_5
     port map (
      addra(9 downto 0) => Q(9 downto 0),
      clka => clk,
      douta(15 downto 0) => ROM_out(15 downto 0),
      ena => '1'
    );
accu_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => ROM_out(15),
      A(28) => ROM_out(15),
      A(27) => ROM_out(15),
      A(26) => ROM_out(15),
      A(25) => ROM_out(15),
      A(24) => ROM_out(15),
      A(23) => ROM_out(15),
      A(22) => ROM_out(15),
      A(21) => ROM_out(15),
      A(20) => ROM_out(15),
      A(19) => ROM_out(15),
      A(18) => ROM_out(15),
      A(17) => ROM_out(15),
      A(16) => ROM_out(15),
      A(15 downto 0) => ROM_out(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_accu_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => accu_reg_0(0),
      B(16) => \accu_reg_i_1__0_n_0\,
      B(15) => \accu_reg_i_1__0_n_0\,
      B(14) => \accu_reg_i_1__0_n_0\,
      B(13) => \accu_reg_i_1__0_n_0\,
      B(12) => \accu_reg_i_1__0_n_0\,
      B(11) => \accu_reg_i_1__0_n_0\,
      B(10) => \accu_reg_i_1__0_n_0\,
      B(9) => \accu_reg_i_1__0_n_0\,
      B(8) => \accu_reg_i_1__0_n_0\,
      B(7) => \accu_reg_i_1__0_n_0\,
      B(6 downto 0) => \^b\(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_accu_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_accu_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_accu_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^reset_n_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^reset_n_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^reset_n_0\,
      CEP => \^reset_n_0\,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_accu_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0100101",
      OVERFLOW => NLW_accu_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 35) => NLW_accu_reg_P_UNCONNECTED(47 downto 35),
      P(34 downto 16) => \accu_reg__0\(34 downto 16),
      P(15) => accu_reg_n_90,
      P(14) => accu_reg_n_91,
      P(13) => accu_reg_n_92,
      P(12) => accu_reg_n_93,
      P(11) => accu_reg_n_94,
      P(10) => accu_reg_n_95,
      P(9) => accu_reg_n_96,
      P(8) => accu_reg_n_97,
      P(7) => accu_reg_n_98,
      P(6) => accu_reg_n_99,
      P(5) => accu_reg_n_100,
      P(4) => accu_reg_n_101,
      P(3) => accu_reg_n_102,
      P(2) => accu_reg_n_103,
      P(1) => accu_reg_n_104,
      P(0) => accu_reg_n_105,
      PATTERNBDETECT => NLW_accu_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_accu_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_accu_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => \^clear\,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => \^clear\,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => \^clear\,
      RSTP => \^clear\,
      UNDERFLOW => NLW_accu_reg_UNDERFLOW_UNCONNECTED
    );
accu_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => reset_n,
      I1 => accu_reg_1(2),
      I2 => accu_reg_1(1),
      I3 => accu_reg_1(3),
      I4 => accu_reg_1(5),
      I5 => accu_reg_1(4),
      O => \^reset_n_0\
    );
accu_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => accu_reg_1(2),
      I1 => accu_reg_1(1),
      I2 => accu_reg_1(3),
      I3 => accu_reg_1(5),
      I4 => accu_reg_1(4),
      I5 => douta(1),
      O => \^b\(1)
    );
accu_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => accu_reg_1(2),
      I1 => accu_reg_1(1),
      I2 => accu_reg_1(3),
      I3 => accu_reg_1(5),
      I4 => accu_reg_1(4),
      I5 => douta(0),
      O => \^b\(0)
    );
\accu_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => accu_reg_1(2),
      I1 => accu_reg_1(1),
      I2 => accu_reg_1(3),
      I3 => accu_reg_1(5),
      I4 => accu_reg_1(4),
      I5 => douta(7),
      O => \accu_reg_i_1__0_n_0\
    );
accu_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => reset_n,
      I1 => accu_reg_1(0),
      O => \^clear\
    );
accu_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => accu_reg_1(2),
      I1 => accu_reg_1(1),
      I2 => accu_reg_1(3),
      I3 => accu_reg_1(5),
      I4 => accu_reg_1(4),
      I5 => douta(6),
      O => \^b\(6)
    );
accu_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => accu_reg_1(2),
      I1 => accu_reg_1(1),
      I2 => accu_reg_1(3),
      I3 => accu_reg_1(5),
      I4 => accu_reg_1(4),
      I5 => douta(5),
      O => \^b\(5)
    );
accu_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => accu_reg_1(2),
      I1 => accu_reg_1(1),
      I2 => accu_reg_1(3),
      I3 => accu_reg_1(5),
      I4 => accu_reg_1(4),
      I5 => douta(4),
      O => \^b\(4)
    );
accu_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => accu_reg_1(2),
      I1 => accu_reg_1(1),
      I2 => accu_reg_1(3),
      I3 => accu_reg_1(5),
      I4 => accu_reg_1(4),
      I5 => douta(3),
      O => \^b\(3)
    );
accu_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => accu_reg_1(2),
      I1 => accu_reg_1(1),
      I2 => accu_reg_1(3),
      I3 => accu_reg_1(5),
      I4 => accu_reg_1(4),
      I5 => douta(2),
      O => \^b\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIR_FIR_interface is
  port (
    FIR_dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    clk : in STD_LOGIC;
    FIR_start : in STD_LOGIC;
    FIR_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIR_FIR_interface : entity is "FIR_interface";
end FIR_FIR_interface;

architecture STRUCTURE of FIR_FIR_interface is
  signal FIR_clr : STD_LOGIC;
  signal FIR_din_d : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \FIR_dout[47]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[5]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[5]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \GEN_FILTER[0].U_FIR_filter_n_0\ : STD_LOGIC;
  signal \GEN_FILTER[0].U_FIR_filter_n_1\ : STD_LOGIC;
  signal \GEN_FILTER[0].U_FIR_filter_n_2\ : STD_LOGIC;
  signal \GEN_FILTER[0].U_FIR_filter_n_3\ : STD_LOGIC;
  signal \GEN_FILTER[0].U_FIR_filter_n_4\ : STD_LOGIC;
  signal \GEN_FILTER[0].U_FIR_filter_n_5\ : STD_LOGIC;
  signal \GEN_FILTER[0].U_FIR_filter_n_6\ : STD_LOGIC;
  signal \GEN_FILTER[0].U_FIR_filter_n_7\ : STD_LOGIC;
  signal \GEN_FILTER[0].U_FIR_filter_n_8\ : STD_LOGIC;
  signal \GEN_FILTER[1].U_FIR_filter_n_0\ : STD_LOGIC;
  signal \GEN_FILTER[1].U_FIR_filter_n_1\ : STD_LOGIC;
  signal \GEN_FILTER[1].U_FIR_filter_n_2\ : STD_LOGIC;
  signal \GEN_FILTER[1].U_FIR_filter_n_3\ : STD_LOGIC;
  signal \GEN_FILTER[1].U_FIR_filter_n_4\ : STD_LOGIC;
  signal \GEN_FILTER[1].U_FIR_filter_n_5\ : STD_LOGIC;
  signal \GEN_FILTER[1].U_FIR_filter_n_6\ : STD_LOGIC;
  signal \GEN_FILTER[1].U_FIR_filter_n_7\ : STD_LOGIC;
  signal \GEN_FILTER[1].U_FIR_filter_n_8\ : STD_LOGIC;
  signal \GEN_FILTER[2].U_FIR_filter_n_0\ : STD_LOGIC;
  signal \GEN_FILTER[2].U_FIR_filter_n_1\ : STD_LOGIC;
  signal \GEN_FILTER[2].U_FIR_filter_n_2\ : STD_LOGIC;
  signal \GEN_FILTER[2].U_FIR_filter_n_3\ : STD_LOGIC;
  signal \GEN_FILTER[2].U_FIR_filter_n_4\ : STD_LOGIC;
  signal \GEN_FILTER[2].U_FIR_filter_n_5\ : STD_LOGIC;
  signal \GEN_FILTER[2].U_FIR_filter_n_6\ : STD_LOGIC;
  signal \GEN_FILTER[2].U_FIR_filter_n_7\ : STD_LOGIC;
  signal \GEN_FILTER[2].U_FIR_filter_n_8\ : STD_LOGIC;
  signal \GEN_FILTER[3].U_FIR_filter_n_0\ : STD_LOGIC;
  signal \GEN_FILTER[3].U_FIR_filter_n_1\ : STD_LOGIC;
  signal \GEN_FILTER[3].U_FIR_filter_n_2\ : STD_LOGIC;
  signal \GEN_FILTER[3].U_FIR_filter_n_3\ : STD_LOGIC;
  signal \GEN_FILTER[3].U_FIR_filter_n_4\ : STD_LOGIC;
  signal \GEN_FILTER[3].U_FIR_filter_n_5\ : STD_LOGIC;
  signal \GEN_FILTER[3].U_FIR_filter_n_6\ : STD_LOGIC;
  signal \GEN_FILTER[3].U_FIR_filter_n_7\ : STD_LOGIC;
  signal \GEN_FILTER[3].U_FIR_filter_n_8\ : STD_LOGIC;
  signal \GEN_FILTER[4].U_FIR_filter_n_0\ : STD_LOGIC;
  signal \GEN_FILTER[4].U_FIR_filter_n_1\ : STD_LOGIC;
  signal \GEN_FILTER[4].U_FIR_filter_n_2\ : STD_LOGIC;
  signal \GEN_FILTER[4].U_FIR_filter_n_3\ : STD_LOGIC;
  signal \GEN_FILTER[4].U_FIR_filter_n_4\ : STD_LOGIC;
  signal \GEN_FILTER[4].U_FIR_filter_n_5\ : STD_LOGIC;
  signal \GEN_FILTER[4].U_FIR_filter_n_6\ : STD_LOGIC;
  signal \GEN_FILTER[4].U_FIR_filter_n_7\ : STD_LOGIC;
  signal \GEN_FILTER[4].U_FIR_filter_n_8\ : STD_LOGIC;
  signal \GEN_FILTER[5].U_FIR_filter_n_0\ : STD_LOGIC;
  signal RAM_counter_rd : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \RAM_counter_rd[10]_i_4_n_0\ : STD_LOGIC;
  signal \RAM_counter_rd[3]_i_2_n_0\ : STD_LOGIC;
  signal \RAM_counter_rd[5]_i_2_n_0\ : STD_LOGIC;
  signal \RAM_counter_rd[7]_i_2_n_0\ : STD_LOGIC;
  signal \RAM_counter_rd_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \RAM_counter_wr[10]_i_2_n_0\ : STD_LOGIC;
  signal \RAM_counter_wr_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal addra : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal clear : STD_LOGIC;
  signal cnt_coef_dec : STD_LOGIC;
  signal coef_counter0 : STD_LOGIC;
  signal \coef_counter0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \coef_counter0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \coef_counter0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \coef_counter0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \coef_counter0_carry__0_n_0\ : STD_LOGIC;
  signal \coef_counter0_carry__0_n_1\ : STD_LOGIC;
  signal \coef_counter0_carry__0_n_2\ : STD_LOGIC;
  signal \coef_counter0_carry__0_n_3\ : STD_LOGIC;
  signal \coef_counter0_carry__0_n_4\ : STD_LOGIC;
  signal \coef_counter0_carry__0_n_5\ : STD_LOGIC;
  signal \coef_counter0_carry__0_n_6\ : STD_LOGIC;
  signal \coef_counter0_carry__0_n_7\ : STD_LOGIC;
  signal \coef_counter0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \coef_counter0_carry__1_n_7\ : STD_LOGIC;
  signal coef_counter0_carry_i_1_n_0 : STD_LOGIC;
  signal coef_counter0_carry_i_2_n_0 : STD_LOGIC;
  signal coef_counter0_carry_i_3_n_0 : STD_LOGIC;
  signal coef_counter0_carry_i_4_n_0 : STD_LOGIC;
  signal coef_counter0_carry_i_5_n_0 : STD_LOGIC;
  signal coef_counter0_carry_n_0 : STD_LOGIC;
  signal coef_counter0_carry_n_1 : STD_LOGIC;
  signal coef_counter0_carry_n_2 : STD_LOGIC;
  signal coef_counter0_carry_n_3 : STD_LOGIC;
  signal coef_counter0_carry_n_4 : STD_LOGIC;
  signal coef_counter0_carry_n_5 : STD_LOGIC;
  signal coef_counter0_carry_n_6 : STD_LOGIC;
  signal coef_counter0_carry_n_7 : STD_LOGIC;
  signal \coef_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \coef_counter_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal dout_store : STD_LOGIC;
  signal douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ena : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_0_out : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal plusOp : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sat_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sel : STD_LOGIC;
  signal \NLW_coef_counter0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_coef_counter0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[5]_i_1\ : label is "soft_lutpair19";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[0]\ : label is "fir_acc1:0000010000,fir_load:0000001000,fir_begin:0000000100,fir_idle:0000000010,fir_reset:0000000001,fir_store:1000000000,fir_end2:0010000000,fir_end1:0001000000,fir_end3:0100000000,fir_acc2:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[1]\ : label is "fir_acc1:0000010000,fir_load:0000001000,fir_begin:0000000100,fir_idle:0000000010,fir_reset:0000000001,fir_store:1000000000,fir_end2:0010000000,fir_end1:0001000000,fir_end3:0100000000,fir_acc2:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[2]\ : label is "fir_acc1:0000010000,fir_load:0000001000,fir_begin:0000000100,fir_idle:0000000010,fir_reset:0000000001,fir_store:1000000000,fir_end2:0010000000,fir_end1:0001000000,fir_end3:0100000000,fir_acc2:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[3]\ : label is "fir_acc1:0000010000,fir_load:0000001000,fir_begin:0000000100,fir_idle:0000000010,fir_reset:0000000001,fir_store:1000000000,fir_end2:0010000000,fir_end1:0001000000,fir_end3:0100000000,fir_acc2:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[4]\ : label is "fir_acc1:0000010000,fir_load:0000001000,fir_begin:0000000100,fir_idle:0000000010,fir_reset:0000000001,fir_store:1000000000,fir_end2:0010000000,fir_end1:0001000000,fir_end3:0100000000,fir_acc2:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[5]\ : label is "fir_acc1:0000010000,fir_load:0000001000,fir_begin:0000000100,fir_idle:0000000010,fir_reset:0000000001,fir_store:1000000000,fir_end2:0010000000,fir_end1:0001000000,fir_end3:0100000000,fir_acc2:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[6]\ : label is "fir_acc1:0000010000,fir_load:0000001000,fir_begin:0000000100,fir_idle:0000000010,fir_reset:0000000001,fir_store:1000000000,fir_end2:0010000000,fir_end1:0001000000,fir_end3:0100000000,fir_acc2:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[7]\ : label is "fir_acc1:0000010000,fir_load:0000001000,fir_begin:0000000100,fir_idle:0000000010,fir_reset:0000000001,fir_store:1000000000,fir_end2:0010000000,fir_end1:0001000000,fir_end3:0100000000,fir_acc2:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[8]\ : label is "fir_acc1:0000010000,fir_load:0000001000,fir_begin:0000000100,fir_idle:0000000010,fir_reset:0000000001,fir_store:1000000000,fir_end2:0010000000,fir_end1:0001000000,fir_end3:0100000000,fir_acc2:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[9]\ : label is "fir_acc1:0000010000,fir_load:0000001000,fir_begin:0000000100,fir_idle:0000000010,fir_reset:0000000001,fir_store:1000000000,fir_end2:0010000000,fir_end1:0001000000,fir_end3:0100000000,fir_acc2:0000100000";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \RAM.U_RAM\ : label is "RAM_2048_8bit,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \RAM.U_RAM\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \RAM.U_RAM\ : label is "blk_mem_gen_v8_4_2,Vivado 2018.3";
  attribute SOFT_HLUTNM of \RAM_counter_rd[10]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \RAM_counter_rd[10]_i_5\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \RAM_counter_rd[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \RAM_counter_rd[3]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \RAM_counter_rd[8]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \RAM_counter_wr[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \RAM_counter_wr[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \RAM_counter_wr[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \RAM_counter_wr[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \RAM_counter_wr[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \RAM_counter_wr[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \RAM_counter_wr[8]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \RAM_counter_wr[9]_i_1\ : label is "soft_lutpair18";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of coef_counter0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \coef_counter0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \coef_counter0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \coef_counter[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \coef_counter[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \coef_counter[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \coef_counter[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \coef_counter[5]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \coef_counter[6]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \coef_counter[7]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \coef_counter[8]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \coef_counter[9]_i_2\ : label is "soft_lutpair23";
begin
\FIR_dout[47]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset_n,
      O => \FIR_dout[47]_i_2_n_0\
    );
\FIR_dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[0].U_FIR_filter_n_8\,
      Q => FIR_dout(0)
    );
\FIR_dout_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[1].U_FIR_filter_n_6\,
      Q => FIR_dout(10)
    );
\FIR_dout_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[1].U_FIR_filter_n_5\,
      Q => FIR_dout(11)
    );
\FIR_dout_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[1].U_FIR_filter_n_4\,
      Q => FIR_dout(12)
    );
\FIR_dout_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[1].U_FIR_filter_n_3\,
      Q => FIR_dout(13)
    );
\FIR_dout_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[1].U_FIR_filter_n_2\,
      Q => FIR_dout(14)
    );
\FIR_dout_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[1].U_FIR_filter_n_1\,
      Q => FIR_dout(15)
    );
\FIR_dout_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[2].U_FIR_filter_n_8\,
      Q => FIR_dout(16)
    );
\FIR_dout_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[2].U_FIR_filter_n_7\,
      Q => FIR_dout(17)
    );
\FIR_dout_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[2].U_FIR_filter_n_6\,
      Q => FIR_dout(18)
    );
\FIR_dout_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[2].U_FIR_filter_n_5\,
      Q => FIR_dout(19)
    );
\FIR_dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[0].U_FIR_filter_n_7\,
      Q => FIR_dout(1)
    );
\FIR_dout_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[2].U_FIR_filter_n_4\,
      Q => FIR_dout(20)
    );
\FIR_dout_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[2].U_FIR_filter_n_3\,
      Q => FIR_dout(21)
    );
\FIR_dout_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[2].U_FIR_filter_n_2\,
      Q => FIR_dout(22)
    );
\FIR_dout_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[2].U_FIR_filter_n_1\,
      Q => FIR_dout(23)
    );
\FIR_dout_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[3].U_FIR_filter_n_8\,
      Q => FIR_dout(24)
    );
\FIR_dout_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[3].U_FIR_filter_n_7\,
      Q => FIR_dout(25)
    );
\FIR_dout_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[3].U_FIR_filter_n_6\,
      Q => FIR_dout(26)
    );
\FIR_dout_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[3].U_FIR_filter_n_5\,
      Q => FIR_dout(27)
    );
\FIR_dout_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[3].U_FIR_filter_n_4\,
      Q => FIR_dout(28)
    );
\FIR_dout_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[3].U_FIR_filter_n_3\,
      Q => FIR_dout(29)
    );
\FIR_dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[0].U_FIR_filter_n_6\,
      Q => FIR_dout(2)
    );
\FIR_dout_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[3].U_FIR_filter_n_2\,
      Q => FIR_dout(30)
    );
\FIR_dout_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[3].U_FIR_filter_n_1\,
      Q => FIR_dout(31)
    );
\FIR_dout_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[4].U_FIR_filter_n_8\,
      Q => FIR_dout(32)
    );
\FIR_dout_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[4].U_FIR_filter_n_7\,
      Q => FIR_dout(33)
    );
\FIR_dout_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[4].U_FIR_filter_n_6\,
      Q => FIR_dout(34)
    );
\FIR_dout_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[4].U_FIR_filter_n_5\,
      Q => FIR_dout(35)
    );
\FIR_dout_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[4].U_FIR_filter_n_4\,
      Q => FIR_dout(36)
    );
\FIR_dout_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[4].U_FIR_filter_n_3\,
      Q => FIR_dout(37)
    );
\FIR_dout_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[4].U_FIR_filter_n_2\,
      Q => FIR_dout(38)
    );
\FIR_dout_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[4].U_FIR_filter_n_1\,
      Q => FIR_dout(39)
    );
\FIR_dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[0].U_FIR_filter_n_5\,
      Q => FIR_dout(3)
    );
\FIR_dout_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => sat_out(0),
      Q => FIR_dout(40)
    );
\FIR_dout_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => sat_out(1),
      Q => FIR_dout(41)
    );
\FIR_dout_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => sat_out(2),
      Q => FIR_dout(42)
    );
\FIR_dout_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => sat_out(3),
      Q => FIR_dout(43)
    );
\FIR_dout_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => sat_out(4),
      Q => FIR_dout(44)
    );
\FIR_dout_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => sat_out(5),
      Q => FIR_dout(45)
    );
\FIR_dout_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => sat_out(6),
      Q => FIR_dout(46)
    );
\FIR_dout_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => plusOp(7),
      Q => FIR_dout(47)
    );
\FIR_dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[0].U_FIR_filter_n_4\,
      Q => FIR_dout(4)
    );
\FIR_dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[0].U_FIR_filter_n_3\,
      Q => FIR_dout(5)
    );
\FIR_dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[0].U_FIR_filter_n_2\,
      Q => FIR_dout(6)
    );
\FIR_dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[0].U_FIR_filter_n_1\,
      Q => FIR_dout(7)
    );
\FIR_dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[1].U_FIR_filter_n_8\,
      Q => FIR_dout(8)
    );
\FIR_dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => dout_store,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \GEN_FILTER[1].U_FIR_filter_n_7\,
      Q => FIR_dout(9)
    );
\FSM_onehot_current_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => dout_store,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => FIR_start,
      I3 => \FSM_onehot_current_state_reg_n_0_[1]\,
      O => \FSM_onehot_current_state[1]_i_1_n_0\
    );
\FSM_onehot_current_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg_n_0_[1]\,
      I1 => FIR_start,
      O => \FSM_onehot_current_state[2]_i_1_n_0\
    );
\FSM_onehot_current_state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \FSM_onehot_current_state[5]_i_3_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[3]\,
      O => \FSM_onehot_current_state[4]_i_1_n_0\
    );
\FSM_onehot_current_state[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \FSM_onehot_current_state[5]_i_2_n_0\,
      I1 => cnt_coef_dec,
      I2 => \FSM_onehot_current_state[5]_i_3_n_0\,
      I3 => \FSM_onehot_current_state_reg_n_0_[4]\,
      O => \FSM_onehot_current_state[5]_i_1_n_0\
    );
\FSM_onehot_current_state[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \FSM_onehot_current_state[6]_i_2_n_0\,
      I1 => \coef_counter_reg__0\(2),
      I2 => \coef_counter_reg__0\(3),
      I3 => \coef_counter_reg__0\(0),
      I4 => \coef_counter_reg__0\(1),
      O => \FSM_onehot_current_state[5]_i_2_n_0\
    );
\FSM_onehot_current_state[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \FSM_onehot_current_state[5]_i_4_n_0\,
      I1 => \coef_counter_reg__0\(2),
      I2 => \coef_counter_reg__0\(3),
      I3 => \coef_counter_reg__0\(1),
      I4 => \coef_counter_reg__0\(0),
      O => \FSM_onehot_current_state[5]_i_3_n_0\
    );
\FSM_onehot_current_state[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \coef_counter_reg__0\(4),
      I1 => \coef_counter_reg__0\(5),
      I2 => \coef_counter_reg__0\(6),
      I3 => \coef_counter_reg__0\(7),
      I4 => \coef_counter_reg__0\(9),
      I5 => \coef_counter_reg__0\(8),
      O => \FSM_onehot_current_state[5]_i_4_n_0\
    );
\FSM_onehot_current_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => cnt_coef_dec,
      I1 => \coef_counter_reg__0\(1),
      I2 => \coef_counter_reg__0\(0),
      I3 => \coef_counter_reg__0\(3),
      I4 => \coef_counter_reg__0\(2),
      I5 => \FSM_onehot_current_state[6]_i_2_n_0\,
      O => \FSM_onehot_current_state[6]_i_1_n_0\
    );
\FSM_onehot_current_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \coef_counter_reg__0\(4),
      I1 => \coef_counter_reg__0\(5),
      I2 => \coef_counter_reg__0\(6),
      I3 => \coef_counter_reg__0\(7),
      I4 => \coef_counter_reg__0\(9),
      I5 => \coef_counter_reg__0\(8),
      O => \FSM_onehot_current_state[6]_i_2_n_0\
    );
\FSM_onehot_current_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \FIR_dout[47]_i_2_n_0\,
      Q => \FSM_onehot_current_state_reg_n_0_[0]\
    );
\FSM_onehot_current_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \FSM_onehot_current_state[1]_i_1_n_0\,
      Q => \FSM_onehot_current_state_reg_n_0_[1]\
    );
\FSM_onehot_current_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \FSM_onehot_current_state[2]_i_1_n_0\,
      Q => FIR_clr
    );
\FSM_onehot_current_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => FIR_clr,
      Q => \FSM_onehot_current_state_reg_n_0_[3]\
    );
\FSM_onehot_current_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \FSM_onehot_current_state[4]_i_1_n_0\,
      Q => \FSM_onehot_current_state_reg_n_0_[4]\
    );
\FSM_onehot_current_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \FSM_onehot_current_state[5]_i_1_n_0\,
      Q => cnt_coef_dec
    );
\FSM_onehot_current_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \FSM_onehot_current_state[6]_i_1_n_0\,
      Q => \FSM_onehot_current_state_reg_n_0_[6]\
    );
\FSM_onehot_current_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \FSM_onehot_current_state_reg_n_0_[6]\,
      Q => \FSM_onehot_current_state_reg_n_0_[7]\
    );
\FSM_onehot_current_state_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \FSM_onehot_current_state_reg_n_0_[7]\,
      Q => \FSM_onehot_current_state_reg_n_0_[8]\
    );
\FSM_onehot_current_state_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \FSM_onehot_current_state_reg_n_0_[8]\,
      Q => dout_store
    );
\GEN_FILTER[0].U_FIR_filter\: entity work.FIR_FIR_filter
     port map (
      B(0) => \GEN_FILTER[0].U_FIR_filter_n_0\,
      D(7) => \GEN_FILTER[0].U_FIR_filter_n_1\,
      D(6) => \GEN_FILTER[0].U_FIR_filter_n_2\,
      D(5) => \GEN_FILTER[0].U_FIR_filter_n_3\,
      D(4) => \GEN_FILTER[0].U_FIR_filter_n_4\,
      D(3) => \GEN_FILTER[0].U_FIR_filter_n_5\,
      D(2) => \GEN_FILTER[0].U_FIR_filter_n_6\,
      D(1) => \GEN_FILTER[0].U_FIR_filter_n_7\,
      D(0) => \GEN_FILTER[0].U_FIR_filter_n_8\,
      Q(9 downto 0) => \coef_counter_reg__0\(9 downto 0),
      accu_reg_0 => \GEN_FILTER[5].U_FIR_filter_n_0\,
      accu_reg_1(6 downto 0) => FIR_din_d(6 downto 0),
      accu_reg_2(4) => \FSM_onehot_current_state_reg_n_0_[8]\,
      accu_reg_2(3) => \FSM_onehot_current_state_reg_n_0_[7]\,
      accu_reg_2(2) => \FSM_onehot_current_state_reg_n_0_[6]\,
      accu_reg_2(1) => cnt_coef_dec,
      accu_reg_2(0) => \FSM_onehot_current_state_reg_n_0_[4]\,
      clear => clear,
      clk => clk,
      douta(0) => douta(7)
    );
\GEN_FILTER[1].U_FIR_filter\: entity work.\FIR_FIR_filter__parameterized1\
     port map (
      B(7) => \GEN_FILTER[0].U_FIR_filter_n_0\,
      B(6 downto 0) => FIR_din_d(6 downto 0),
      D(7) => \GEN_FILTER[1].U_FIR_filter_n_1\,
      D(6) => \GEN_FILTER[1].U_FIR_filter_n_2\,
      D(5) => \GEN_FILTER[1].U_FIR_filter_n_3\,
      D(4) => \GEN_FILTER[1].U_FIR_filter_n_4\,
      D(3) => \GEN_FILTER[1].U_FIR_filter_n_5\,
      D(2) => \GEN_FILTER[1].U_FIR_filter_n_6\,
      D(1) => \GEN_FILTER[1].U_FIR_filter_n_7\,
      D(0) => \GEN_FILTER[1].U_FIR_filter_n_8\,
      \FSM_onehot_current_state_reg[5]\(0) => \GEN_FILTER[1].U_FIR_filter_n_0\,
      Q(9 downto 0) => \coef_counter_reg__0\(9 downto 0),
      accu_reg_0 => \GEN_FILTER[5].U_FIR_filter_n_0\,
      accu_reg_1(4) => \FSM_onehot_current_state_reg_n_0_[8]\,
      accu_reg_1(3) => \FSM_onehot_current_state_reg_n_0_[7]\,
      accu_reg_1(2) => \FSM_onehot_current_state_reg_n_0_[6]\,
      accu_reg_1(1) => cnt_coef_dec,
      accu_reg_1(0) => \FSM_onehot_current_state_reg_n_0_[4]\,
      clear => clear,
      clk => clk,
      douta(0) => douta(7)
    );
\GEN_FILTER[2].U_FIR_filter\: entity work.\FIR_FIR_filter__parameterized3\
     port map (
      B(7) => \GEN_FILTER[1].U_FIR_filter_n_0\,
      B(6 downto 0) => FIR_din_d(6 downto 0),
      D(7) => \GEN_FILTER[2].U_FIR_filter_n_1\,
      D(6) => \GEN_FILTER[2].U_FIR_filter_n_2\,
      D(5) => \GEN_FILTER[2].U_FIR_filter_n_3\,
      D(4) => \GEN_FILTER[2].U_FIR_filter_n_4\,
      D(3) => \GEN_FILTER[2].U_FIR_filter_n_5\,
      D(2) => \GEN_FILTER[2].U_FIR_filter_n_6\,
      D(1) => \GEN_FILTER[2].U_FIR_filter_n_7\,
      D(0) => \GEN_FILTER[2].U_FIR_filter_n_8\,
      \FSM_onehot_current_state_reg[5]\(0) => \GEN_FILTER[2].U_FIR_filter_n_0\,
      Q(9 downto 0) => \coef_counter_reg__0\(9 downto 0),
      accu_reg_0 => \GEN_FILTER[5].U_FIR_filter_n_0\,
      accu_reg_1(4) => \FSM_onehot_current_state_reg_n_0_[8]\,
      accu_reg_1(3) => \FSM_onehot_current_state_reg_n_0_[7]\,
      accu_reg_1(2) => \FSM_onehot_current_state_reg_n_0_[6]\,
      accu_reg_1(1) => cnt_coef_dec,
      accu_reg_1(0) => \FSM_onehot_current_state_reg_n_0_[4]\,
      clear => clear,
      clk => clk,
      douta(0) => douta(7)
    );
\GEN_FILTER[3].U_FIR_filter\: entity work.\FIR_FIR_filter__parameterized5\
     port map (
      B(7) => \GEN_FILTER[2].U_FIR_filter_n_0\,
      B(6 downto 0) => FIR_din_d(6 downto 0),
      D(7) => \GEN_FILTER[3].U_FIR_filter_n_1\,
      D(6) => \GEN_FILTER[3].U_FIR_filter_n_2\,
      D(5) => \GEN_FILTER[3].U_FIR_filter_n_3\,
      D(4) => \GEN_FILTER[3].U_FIR_filter_n_4\,
      D(3) => \GEN_FILTER[3].U_FIR_filter_n_5\,
      D(2) => \GEN_FILTER[3].U_FIR_filter_n_6\,
      D(1) => \GEN_FILTER[3].U_FIR_filter_n_7\,
      D(0) => \GEN_FILTER[3].U_FIR_filter_n_8\,
      \FSM_onehot_current_state_reg[5]\(0) => \GEN_FILTER[3].U_FIR_filter_n_0\,
      Q(9 downto 0) => \coef_counter_reg__0\(9 downto 0),
      accu_reg_0 => \GEN_FILTER[5].U_FIR_filter_n_0\,
      accu_reg_1(4) => \FSM_onehot_current_state_reg_n_0_[8]\,
      accu_reg_1(3) => \FSM_onehot_current_state_reg_n_0_[7]\,
      accu_reg_1(2) => \FSM_onehot_current_state_reg_n_0_[6]\,
      accu_reg_1(1) => cnt_coef_dec,
      accu_reg_1(0) => \FSM_onehot_current_state_reg_n_0_[4]\,
      clear => clear,
      clk => clk,
      douta(0) => douta(7)
    );
\GEN_FILTER[4].U_FIR_filter\: entity work.\FIR_FIR_filter__parameterized7\
     port map (
      B(7) => \GEN_FILTER[3].U_FIR_filter_n_0\,
      B(6 downto 0) => FIR_din_d(6 downto 0),
      D(7) => \GEN_FILTER[4].U_FIR_filter_n_1\,
      D(6) => \GEN_FILTER[4].U_FIR_filter_n_2\,
      D(5) => \GEN_FILTER[4].U_FIR_filter_n_3\,
      D(4) => \GEN_FILTER[4].U_FIR_filter_n_4\,
      D(3) => \GEN_FILTER[4].U_FIR_filter_n_5\,
      D(2) => \GEN_FILTER[4].U_FIR_filter_n_6\,
      D(1) => \GEN_FILTER[4].U_FIR_filter_n_7\,
      D(0) => \GEN_FILTER[4].U_FIR_filter_n_8\,
      \FSM_onehot_current_state_reg[5]\(0) => \GEN_FILTER[4].U_FIR_filter_n_0\,
      Q(9 downto 0) => \coef_counter_reg__0\(9 downto 0),
      accu_reg_0 => \GEN_FILTER[5].U_FIR_filter_n_0\,
      accu_reg_1(4) => \FSM_onehot_current_state_reg_n_0_[8]\,
      accu_reg_1(3) => \FSM_onehot_current_state_reg_n_0_[7]\,
      accu_reg_1(2) => \FSM_onehot_current_state_reg_n_0_[6]\,
      accu_reg_1(1) => cnt_coef_dec,
      accu_reg_1(0) => \FSM_onehot_current_state_reg_n_0_[4]\,
      clear => clear,
      clk => clk,
      douta(0) => douta(7)
    );
\GEN_FILTER[5].U_FIR_filter\: entity work.\FIR_FIR_filter__parameterized9\
     port map (
      B(6 downto 0) => FIR_din_d(6 downto 0),
      D(7) => plusOp(7),
      D(6 downto 0) => sat_out(6 downto 0),
      Q(9 downto 0) => \coef_counter_reg__0\(9 downto 0),
      accu_reg_0(0) => \GEN_FILTER[4].U_FIR_filter_n_0\,
      accu_reg_1(5) => \FSM_onehot_current_state_reg_n_0_[8]\,
      accu_reg_1(4) => \FSM_onehot_current_state_reg_n_0_[7]\,
      accu_reg_1(3) => \FSM_onehot_current_state_reg_n_0_[6]\,
      accu_reg_1(2) => cnt_coef_dec,
      accu_reg_1(1) => \FSM_onehot_current_state_reg_n_0_[4]\,
      accu_reg_1(0) => FIR_clr,
      clear => clear,
      clk => clk,
      douta(7 downto 0) => douta(7 downto 0),
      reset_n => reset_n,
      reset_n_0 => \GEN_FILTER[5].U_FIR_filter_n_0\
    );
\RAM.U_RAM\: entity work.FIR_RAM_2048_8bit
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clk,
      dina(7 downto 0) => FIR_din(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => FIR_start
    );
\RAM.U_RAM_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cnt_coef_dec,
      I1 => \FSM_onehot_current_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[4]\,
      I3 => FIR_start,
      O => ena
    );
\RAM.U_RAM_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \RAM_counter_rd_reg__0\(2),
      I1 => \FSM_onehot_current_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[3]\,
      I3 => cnt_coef_dec,
      I4 => \RAM_counter_wr_reg__0\(2),
      O => addra(2)
    );
\RAM.U_RAM_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \RAM_counter_rd_reg__0\(1),
      I1 => \FSM_onehot_current_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[3]\,
      I3 => cnt_coef_dec,
      I4 => \RAM_counter_wr_reg__0\(1),
      O => addra(1)
    );
\RAM.U_RAM_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \RAM_counter_rd_reg__0\(0),
      I1 => \FSM_onehot_current_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[3]\,
      I3 => cnt_coef_dec,
      I4 => \RAM_counter_wr_reg__0\(0),
      O => addra(0)
    );
\RAM.U_RAM_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \RAM_counter_rd_reg__0\(10),
      I1 => \FSM_onehot_current_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[3]\,
      I3 => cnt_coef_dec,
      I4 => \RAM_counter_wr_reg__0\(10),
      O => addra(10)
    );
\RAM.U_RAM_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \RAM_counter_rd_reg__0\(9),
      I1 => \FSM_onehot_current_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[3]\,
      I3 => cnt_coef_dec,
      I4 => \RAM_counter_wr_reg__0\(9),
      O => addra(9)
    );
\RAM.U_RAM_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \RAM_counter_rd_reg__0\(8),
      I1 => \FSM_onehot_current_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[3]\,
      I3 => cnt_coef_dec,
      I4 => \RAM_counter_wr_reg__0\(8),
      O => addra(8)
    );
\RAM.U_RAM_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \RAM_counter_rd_reg__0\(7),
      I1 => \FSM_onehot_current_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[3]\,
      I3 => cnt_coef_dec,
      I4 => \RAM_counter_wr_reg__0\(7),
      O => addra(7)
    );
\RAM.U_RAM_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \RAM_counter_rd_reg__0\(6),
      I1 => \FSM_onehot_current_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[3]\,
      I3 => cnt_coef_dec,
      I4 => \RAM_counter_wr_reg__0\(6),
      O => addra(6)
    );
\RAM.U_RAM_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \RAM_counter_rd_reg__0\(5),
      I1 => \FSM_onehot_current_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[3]\,
      I3 => cnt_coef_dec,
      I4 => \RAM_counter_wr_reg__0\(5),
      O => addra(5)
    );
\RAM.U_RAM_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \RAM_counter_rd_reg__0\(4),
      I1 => \FSM_onehot_current_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[3]\,
      I3 => cnt_coef_dec,
      I4 => \RAM_counter_wr_reg__0\(4),
      O => addra(4)
    );
\RAM.U_RAM_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \RAM_counter_rd_reg__0\(3),
      I1 => \FSM_onehot_current_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[3]\,
      I3 => cnt_coef_dec,
      I4 => \RAM_counter_wr_reg__0\(3),
      O => addra(3)
    );
\RAM_counter_rd[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \RAM_counter_rd_reg__0\(0),
      I1 => FIR_clr,
      I2 => \RAM_counter_wr_reg__0\(0),
      O => RAM_counter_rd(0)
    );
\RAM_counter_rd[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cnt_coef_dec,
      I1 => \FSM_onehot_current_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[4]\,
      I3 => FIR_clr,
      O => sel
    );
\RAM_counter_rd[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE010101FE01"
    )
        port map (
      I0 => p_0_out(9),
      I1 => \RAM_counter_rd[10]_i_4_n_0\,
      I2 => p_0_out(8),
      I3 => \RAM_counter_rd_reg__0\(10),
      I4 => FIR_clr,
      I5 => \RAM_counter_wr_reg__0\(10),
      O => RAM_counter_rd(10)
    );
\RAM_counter_rd[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \RAM_counter_wr_reg__0\(9),
      I1 => FIR_clr,
      I2 => \RAM_counter_rd_reg__0\(9),
      O => p_0_out(9)
    );
\RAM_counter_rd[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFAFFFC"
    )
        port map (
      I0 => \RAM_counter_wr_reg__0\(6),
      I1 => \RAM_counter_rd_reg__0\(6),
      I2 => \RAM_counter_rd[7]_i_2_n_0\,
      I3 => \RAM_counter_rd_reg__0\(7),
      I4 => FIR_clr,
      I5 => \RAM_counter_wr_reg__0\(7),
      O => \RAM_counter_rd[10]_i_4_n_0\
    );
\RAM_counter_rd[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \RAM_counter_wr_reg__0\(8),
      I1 => FIR_clr,
      I2 => \RAM_counter_rd_reg__0\(8),
      O => p_0_out(8)
    );
\RAM_counter_rd[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8748B47"
    )
        port map (
      I0 => \RAM_counter_wr_reg__0\(1),
      I1 => FIR_clr,
      I2 => \RAM_counter_rd_reg__0\(1),
      I3 => \RAM_counter_wr_reg__0\(0),
      I4 => \RAM_counter_rd_reg__0\(0),
      O => RAM_counter_rd(1)
    );
\RAM_counter_rd[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \RAM_counter_rd[3]_i_2_n_0\,
      I1 => \RAM_counter_rd_reg__0\(2),
      I2 => FIR_clr,
      I3 => \RAM_counter_wr_reg__0\(2),
      O => RAM_counter_rd(2)
    );
\RAM_counter_rd[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB874B847"
    )
        port map (
      I0 => \RAM_counter_wr_reg__0\(3),
      I1 => FIR_clr,
      I2 => \RAM_counter_rd_reg__0\(3),
      I3 => \RAM_counter_rd[3]_i_2_n_0\,
      I4 => \RAM_counter_rd_reg__0\(2),
      I5 => \RAM_counter_wr_reg__0\(2),
      O => RAM_counter_rd(3)
    );
\RAM_counter_rd[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \RAM_counter_rd_reg__0\(0),
      I1 => \RAM_counter_wr_reg__0\(0),
      I2 => \RAM_counter_rd_reg__0\(1),
      I3 => FIR_clr,
      I4 => \RAM_counter_wr_reg__0\(1),
      O => \RAM_counter_rd[3]_i_2_n_0\
    );
\RAM_counter_rd[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \RAM_counter_rd[5]_i_2_n_0\,
      I1 => \RAM_counter_rd_reg__0\(4),
      I2 => FIR_clr,
      I3 => \RAM_counter_wr_reg__0\(4),
      O => RAM_counter_rd(4)
    );
\RAM_counter_rd[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB874B847"
    )
        port map (
      I0 => \RAM_counter_wr_reg__0\(5),
      I1 => FIR_clr,
      I2 => \RAM_counter_rd_reg__0\(5),
      I3 => \RAM_counter_rd[5]_i_2_n_0\,
      I4 => \RAM_counter_rd_reg__0\(4),
      I5 => \RAM_counter_wr_reg__0\(4),
      O => RAM_counter_rd(5)
    );
\RAM_counter_rd[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFAFFFC"
    )
        port map (
      I0 => \RAM_counter_wr_reg__0\(2),
      I1 => \RAM_counter_rd_reg__0\(2),
      I2 => \RAM_counter_rd[3]_i_2_n_0\,
      I3 => \RAM_counter_rd_reg__0\(3),
      I4 => FIR_clr,
      I5 => \RAM_counter_wr_reg__0\(3),
      O => \RAM_counter_rd[5]_i_2_n_0\
    );
\RAM_counter_rd[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \RAM_counter_rd[7]_i_2_n_0\,
      I1 => \RAM_counter_rd_reg__0\(6),
      I2 => FIR_clr,
      I3 => \RAM_counter_wr_reg__0\(6),
      O => RAM_counter_rd(6)
    );
\RAM_counter_rd[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB874B847"
    )
        port map (
      I0 => \RAM_counter_wr_reg__0\(7),
      I1 => FIR_clr,
      I2 => \RAM_counter_rd_reg__0\(7),
      I3 => \RAM_counter_rd[7]_i_2_n_0\,
      I4 => \RAM_counter_rd_reg__0\(6),
      I5 => \RAM_counter_wr_reg__0\(6),
      O => RAM_counter_rd(7)
    );
\RAM_counter_rd[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFAFFFC"
    )
        port map (
      I0 => \RAM_counter_wr_reg__0\(4),
      I1 => \RAM_counter_rd_reg__0\(4),
      I2 => \RAM_counter_rd[5]_i_2_n_0\,
      I3 => \RAM_counter_rd_reg__0\(5),
      I4 => FIR_clr,
      I5 => \RAM_counter_wr_reg__0\(5),
      O => \RAM_counter_rd[7]_i_2_n_0\
    );
\RAM_counter_rd[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \RAM_counter_rd[10]_i_4_n_0\,
      I1 => \RAM_counter_rd_reg__0\(8),
      I2 => FIR_clr,
      I3 => \RAM_counter_wr_reg__0\(8),
      O => RAM_counter_rd(8)
    );
\RAM_counter_rd[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB874B847"
    )
        port map (
      I0 => \RAM_counter_wr_reg__0\(9),
      I1 => FIR_clr,
      I2 => \RAM_counter_rd_reg__0\(9),
      I3 => \RAM_counter_rd[10]_i_4_n_0\,
      I4 => \RAM_counter_rd_reg__0\(8),
      I5 => \RAM_counter_wr_reg__0\(8),
      O => RAM_counter_rd(9)
    );
\RAM_counter_rd_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => RAM_counter_rd(0),
      Q => \RAM_counter_rd_reg__0\(0)
    );
\RAM_counter_rd_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => RAM_counter_rd(10),
      Q => \RAM_counter_rd_reg__0\(10)
    );
\RAM_counter_rd_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => RAM_counter_rd(1),
      Q => \RAM_counter_rd_reg__0\(1)
    );
\RAM_counter_rd_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => RAM_counter_rd(2),
      Q => \RAM_counter_rd_reg__0\(2)
    );
\RAM_counter_rd_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => RAM_counter_rd(3),
      Q => \RAM_counter_rd_reg__0\(3)
    );
\RAM_counter_rd_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => RAM_counter_rd(4),
      Q => \RAM_counter_rd_reg__0\(4)
    );
\RAM_counter_rd_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => RAM_counter_rd(5),
      Q => \RAM_counter_rd_reg__0\(5)
    );
\RAM_counter_rd_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => RAM_counter_rd(6),
      Q => \RAM_counter_rd_reg__0\(6)
    );
\RAM_counter_rd_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => RAM_counter_rd(7),
      Q => \RAM_counter_rd_reg__0\(7)
    );
\RAM_counter_rd_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => RAM_counter_rd(8),
      Q => \RAM_counter_rd_reg__0\(8)
    );
\RAM_counter_rd_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => RAM_counter_rd(9),
      Q => \RAM_counter_rd_reg__0\(9)
    );
\RAM_counter_wr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \RAM_counter_wr_reg__0\(0),
      O => \plusOp__0\(0)
    );
\RAM_counter_wr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \RAM_counter_wr_reg__0\(8),
      I1 => \RAM_counter_wr_reg__0\(6),
      I2 => \RAM_counter_wr[10]_i_2_n_0\,
      I3 => \RAM_counter_wr_reg__0\(7),
      I4 => \RAM_counter_wr_reg__0\(9),
      I5 => \RAM_counter_wr_reg__0\(10),
      O => \plusOp__0\(10)
    );
\RAM_counter_wr[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \RAM_counter_wr_reg__0\(5),
      I1 => \RAM_counter_wr_reg__0\(3),
      I2 => \RAM_counter_wr_reg__0\(1),
      I3 => \RAM_counter_wr_reg__0\(0),
      I4 => \RAM_counter_wr_reg__0\(2),
      I5 => \RAM_counter_wr_reg__0\(4),
      O => \RAM_counter_wr[10]_i_2_n_0\
    );
\RAM_counter_wr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RAM_counter_wr_reg__0\(0),
      I1 => \RAM_counter_wr_reg__0\(1),
      O => \plusOp__0\(1)
    );
\RAM_counter_wr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \RAM_counter_wr_reg__0\(0),
      I1 => \RAM_counter_wr_reg__0\(1),
      I2 => \RAM_counter_wr_reg__0\(2),
      O => \plusOp__0\(2)
    );
\RAM_counter_wr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \RAM_counter_wr_reg__0\(1),
      I1 => \RAM_counter_wr_reg__0\(0),
      I2 => \RAM_counter_wr_reg__0\(2),
      I3 => \RAM_counter_wr_reg__0\(3),
      O => \plusOp__0\(3)
    );
\RAM_counter_wr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \RAM_counter_wr_reg__0\(2),
      I1 => \RAM_counter_wr_reg__0\(0),
      I2 => \RAM_counter_wr_reg__0\(1),
      I3 => \RAM_counter_wr_reg__0\(3),
      I4 => \RAM_counter_wr_reg__0\(4),
      O => \plusOp__0\(4)
    );
\RAM_counter_wr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \RAM_counter_wr_reg__0\(3),
      I1 => \RAM_counter_wr_reg__0\(1),
      I2 => \RAM_counter_wr_reg__0\(0),
      I3 => \RAM_counter_wr_reg__0\(2),
      I4 => \RAM_counter_wr_reg__0\(4),
      I5 => \RAM_counter_wr_reg__0\(5),
      O => \plusOp__0\(5)
    );
\RAM_counter_wr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \RAM_counter_wr[10]_i_2_n_0\,
      I1 => \RAM_counter_wr_reg__0\(6),
      O => \plusOp__0\(6)
    );
\RAM_counter_wr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \RAM_counter_wr[10]_i_2_n_0\,
      I1 => \RAM_counter_wr_reg__0\(6),
      I2 => \RAM_counter_wr_reg__0\(7),
      O => \plusOp__0\(7)
    );
\RAM_counter_wr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \RAM_counter_wr_reg__0\(6),
      I1 => \RAM_counter_wr[10]_i_2_n_0\,
      I2 => \RAM_counter_wr_reg__0\(7),
      I3 => \RAM_counter_wr_reg__0\(8),
      O => \plusOp__0\(8)
    );
\RAM_counter_wr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \RAM_counter_wr_reg__0\(7),
      I1 => \RAM_counter_wr[10]_i_2_n_0\,
      I2 => \RAM_counter_wr_reg__0\(6),
      I3 => \RAM_counter_wr_reg__0\(8),
      I4 => \RAM_counter_wr_reg__0\(9),
      O => \plusOp__0\(9)
    );
\RAM_counter_wr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => FIR_start,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \plusOp__0\(0),
      Q => \RAM_counter_wr_reg__0\(0)
    );
\RAM_counter_wr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => FIR_start,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \plusOp__0\(10),
      Q => \RAM_counter_wr_reg__0\(10)
    );
\RAM_counter_wr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => FIR_start,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \plusOp__0\(1),
      Q => \RAM_counter_wr_reg__0\(1)
    );
\RAM_counter_wr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => FIR_start,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \plusOp__0\(2),
      Q => \RAM_counter_wr_reg__0\(2)
    );
\RAM_counter_wr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => FIR_start,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \plusOp__0\(3),
      Q => \RAM_counter_wr_reg__0\(3)
    );
\RAM_counter_wr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => FIR_start,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \plusOp__0\(4),
      Q => \RAM_counter_wr_reg__0\(4)
    );
\RAM_counter_wr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => FIR_start,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \plusOp__0\(5),
      Q => \RAM_counter_wr_reg__0\(5)
    );
\RAM_counter_wr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => FIR_start,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \plusOp__0\(6),
      Q => \RAM_counter_wr_reg__0\(6)
    );
\RAM_counter_wr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => FIR_start,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \plusOp__0\(7),
      Q => \RAM_counter_wr_reg__0\(7)
    );
\RAM_counter_wr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => FIR_start,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \plusOp__0\(8),
      Q => \RAM_counter_wr_reg__0\(8)
    );
\RAM_counter_wr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => FIR_start,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \plusOp__0\(9),
      Q => \RAM_counter_wr_reg__0\(9)
    );
coef_counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => coef_counter0_carry_n_0,
      CO(2) => coef_counter0_carry_n_1,
      CO(1) => coef_counter0_carry_n_2,
      CO(0) => coef_counter0_carry_n_3,
      CYINIT => \coef_counter_reg__0\(0),
      DI(3 downto 1) => \coef_counter_reg__0\(3 downto 1),
      DI(0) => coef_counter0_carry_i_1_n_0,
      O(3) => coef_counter0_carry_n_4,
      O(2) => coef_counter0_carry_n_5,
      O(1) => coef_counter0_carry_n_6,
      O(0) => coef_counter0_carry_n_7,
      S(3) => coef_counter0_carry_i_2_n_0,
      S(2) => coef_counter0_carry_i_3_n_0,
      S(1) => coef_counter0_carry_i_4_n_0,
      S(0) => coef_counter0_carry_i_5_n_0
    );
\coef_counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => coef_counter0_carry_n_0,
      CO(3) => \coef_counter0_carry__0_n_0\,
      CO(2) => \coef_counter0_carry__0_n_1\,
      CO(1) => \coef_counter0_carry__0_n_2\,
      CO(0) => \coef_counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \coef_counter_reg__0\(7 downto 4),
      O(3) => \coef_counter0_carry__0_n_4\,
      O(2) => \coef_counter0_carry__0_n_5\,
      O(1) => \coef_counter0_carry__0_n_6\,
      O(0) => \coef_counter0_carry__0_n_7\,
      S(3) => \coef_counter0_carry__0_i_1_n_0\,
      S(2) => \coef_counter0_carry__0_i_2_n_0\,
      S(1) => \coef_counter0_carry__0_i_3_n_0\,
      S(0) => \coef_counter0_carry__0_i_4_n_0\
    );
\coef_counter0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \coef_counter_reg__0\(7),
      I1 => \coef_counter_reg__0\(8),
      O => \coef_counter0_carry__0_i_1_n_0\
    );
\coef_counter0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \coef_counter_reg__0\(6),
      I1 => \coef_counter_reg__0\(7),
      O => \coef_counter0_carry__0_i_2_n_0\
    );
\coef_counter0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \coef_counter_reg__0\(5),
      I1 => \coef_counter_reg__0\(6),
      O => \coef_counter0_carry__0_i_3_n_0\
    );
\coef_counter0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \coef_counter_reg__0\(4),
      I1 => \coef_counter_reg__0\(5),
      O => \coef_counter0_carry__0_i_4_n_0\
    );
\coef_counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \coef_counter0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_coef_counter0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_coef_counter0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \coef_counter0_carry__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \coef_counter0_carry__1_i_1_n_0\
    );
\coef_counter0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \coef_counter_reg__0\(8),
      I1 => \coef_counter_reg__0\(9),
      O => \coef_counter0_carry__1_i_1_n_0\
    );
coef_counter0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \coef_counter_reg__0\(1),
      O => coef_counter0_carry_i_1_n_0
    );
coef_counter0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \coef_counter_reg__0\(3),
      I1 => \coef_counter_reg__0\(4),
      O => coef_counter0_carry_i_2_n_0
    );
coef_counter0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \coef_counter_reg__0\(2),
      I1 => \coef_counter_reg__0\(3),
      O => coef_counter0_carry_i_3_n_0
    );
coef_counter0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \coef_counter_reg__0\(1),
      I1 => \coef_counter_reg__0\(2),
      O => coef_counter0_carry_i_4_n_0
    );
coef_counter0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \coef_counter_reg__0\(1),
      I1 => cnt_coef_dec,
      O => coef_counter0_carry_i_5_n_0
    );
\coef_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \coef_counter_reg__0\(0),
      I1 => FIR_clr,
      O => \coef_counter[0]_i_1_n_0\
    );
\coef_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => coef_counter0_carry_n_7,
      I1 => FIR_clr,
      O => p_0_in(1)
    );
\coef_counter[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => coef_counter0_carry_n_6,
      I1 => FIR_clr,
      O => p_0_in(2)
    );
\coef_counter[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => coef_counter0_carry_n_5,
      I1 => FIR_clr,
      O => p_0_in(3)
    );
\coef_counter[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => coef_counter0_carry_n_4,
      I1 => FIR_clr,
      O => p_0_in(4)
    );
\coef_counter[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \coef_counter0_carry__0_n_7\,
      I1 => FIR_clr,
      O => p_0_in(5)
    );
\coef_counter[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \coef_counter0_carry__0_n_6\,
      I1 => FIR_clr,
      O => p_0_in(6)
    );
\coef_counter[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \coef_counter0_carry__0_n_5\,
      I1 => FIR_clr,
      O => p_0_in(7)
    );
\coef_counter[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \coef_counter0_carry__0_n_4\,
      I1 => FIR_clr,
      O => p_0_in(8)
    );
\coef_counter[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEFFFE"
    )
        port map (
      I0 => cnt_coef_dec,
      I1 => FIR_clr,
      I2 => \FSM_onehot_current_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_current_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I5 => \FSM_onehot_current_state_reg_n_0_[1]\,
      O => coef_counter0
    );
\coef_counter[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \coef_counter0_carry__1_n_7\,
      I1 => FIR_clr,
      O => p_0_in(9)
    );
\coef_counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coef_counter0,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => \coef_counter[0]_i_1_n_0\,
      Q => \coef_counter_reg__0\(0)
    );
\coef_counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coef_counter0,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => p_0_in(1),
      Q => \coef_counter_reg__0\(1)
    );
\coef_counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coef_counter0,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => p_0_in(2),
      Q => \coef_counter_reg__0\(2)
    );
\coef_counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coef_counter0,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => p_0_in(3),
      Q => \coef_counter_reg__0\(3)
    );
\coef_counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coef_counter0,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => p_0_in(4),
      Q => \coef_counter_reg__0\(4)
    );
\coef_counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coef_counter0,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => p_0_in(5),
      Q => \coef_counter_reg__0\(5)
    );
\coef_counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coef_counter0,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => p_0_in(6),
      Q => \coef_counter_reg__0\(6)
    );
\coef_counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coef_counter0,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => p_0_in(7),
      Q => \coef_counter_reg__0\(7)
    );
\coef_counter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coef_counter0,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => p_0_in(8),
      Q => \coef_counter_reg__0\(8)
    );
\coef_counter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coef_counter0,
      CLR => \FIR_dout[47]_i_2_n_0\,
      D => p_0_in(9),
      Q => \coef_counter_reg__0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIR_FIR_FIR_interface_0_0 is
  port (
    clk : in STD_LOGIC;
    reset_n : in STD_LOGIC;
    FIR_dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    FIR_start : in STD_LOGIC;
    FIR_din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of FIR_FIR_FIR_interface_0_0 : entity is "FIR_FIR_interface_0_0,FIR_interface,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of FIR_FIR_FIR_interface_0_0 : entity is "FIR_FIR_interface_0_0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of FIR_FIR_FIR_interface_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of FIR_FIR_FIR_interface_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of FIR_FIR_FIR_interface_0_0 : entity is "FIR_interface,Vivado 2018.3";
end FIR_FIR_FIR_interface_0_0;

architecture STRUCTURE of FIR_FIR_FIR_interface_0_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 108000000, PHASE 0.000, CLK_DOMAIN FIR_clk, INSERT_VIP 0";
  attribute x_interface_info of reset_n : signal is "xilinx.com:signal:reset:1.0 reset_n RST";
  attribute x_interface_parameter of reset_n : signal is "XIL_INTERFACENAME reset_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
U0: entity work.FIR_FIR_interface
     port map (
      FIR_din(7 downto 0) => FIR_din(7 downto 0),
      FIR_dout(47 downto 0) => FIR_dout(47 downto 0),
      FIR_start => FIR_start,
      clk => clk,
      reset_n => reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity FIR is
  port (
    FIR_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    FIR_dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    FIR_start : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset_n : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of FIR : entity is true;
  attribute hw_handoff : string;
  attribute hw_handoff of FIR : entity is "FIR.hwdef";
end FIR;

architecture STRUCTURE of FIR is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of FIR_interface_0 : label is "FIR_FIR_interface_0_0,FIR_interface,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of FIR_interface_0 : label is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of FIR_interface_0 : label is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of FIR_interface_0 : label is "FIR_interface,Vivado 2018.3";
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 CLK.CLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME CLK.CLK, CLK_DOMAIN FIR_clk, FREQ_HZ 108000000, INSERT_VIP 0, PHASE 0.000";
  attribute x_interface_info of reset_n : signal is "xilinx.com:signal:reset:1.0 RST.RESET_N RST";
  attribute x_interface_parameter of reset_n : signal is "XIL_INTERFACENAME RST.RESET_N, INSERT_VIP 0, POLARITY ACTIVE_LOW";
begin
FIR_interface_0: entity work.FIR_FIR_FIR_interface_0_0
     port map (
      FIR_din(7 downto 0) => FIR_din(7 downto 0),
      FIR_dout(47 downto 0) => FIR_dout(47 downto 0),
      FIR_start => FIR_start,
      clk => clk,
      reset_n => reset_n
    );
end STRUCTURE;
