INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Jul 24 12:33:04 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : image_resize
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 tehb6/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mux7/tehb1/data_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.617ns (18.904%)  route 2.647ns (81.096%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 5.151 - 4.000 ) 
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=648, unset)          1.277     1.277    tehb6/clk
    SLICE_X16Y114        FDCE                                         r  tehb6/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y114        FDCE (Prop_fdce_C_Q)         0.236     1.513 f  tehb6/full_reg_reg/Q
                         net (fo=15, routed)          0.362     1.875    tehb6/full_reg
    SLICE_X14Y114        LUT3 (Prop_lut3_I0_O)        0.123     1.998 r  tehb6/end_valid_INST_0_i_9/O
                         net (fo=9, routed)           0.562     2.560    fork1/generateBlocks[0].regblock/data_reg[5]_i_8__0_0
    SLICE_X13Y112        LUT6 (Prop_lut6_I2_O)        0.043     2.603 r  fork1/generateBlocks[0].regblock/full_reg_i_3__3/O
                         net (fo=5, routed)           0.349     2.953    fork12/generateBlocks[0].regblock/data_reg[5]_i_4_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I2_O)        0.043     2.996 r  fork12/generateBlocks[0].regblock/data_reg[5]_i_8__0/O
                         net (fo=2, routed)           0.353     3.348    oehb10/reg_value_reg_7
    SLICE_X15Y111        LUT5 (Prop_lut5_I3_O)        0.043     3.391 f  oehb10/data_reg[5]_i_4/O
                         net (fo=9, routed)           0.253     3.644    fork11/generateBlocks[0].regblock/data_reg_reg[5]
    SLICE_X16Y110        LUT3 (Prop_lut3_I1_O)        0.043     3.687 f  fork11/generateBlocks[0].regblock/validArray[0]_i_2/O
                         net (fo=3, routed)           0.199     3.886    oehb8/data_reg_reg[0]_0
    SLICE_X18Y110        LUT6 (Prop_lut6_I2_O)        0.043     3.929 f  oehb8/full_reg_i_3__1/O
                         net (fo=5, routed)           0.196     4.126    fork8/generateBlocks[1].regblock/data_reg_reg[0]_0
    SLICE_X17Y109        LUT6 (Prop_lut6_I1_O)        0.043     4.169 r  fork8/generateBlocks[1].regblock/data_reg[5]_i_1__1/O
                         net (fo=6, routed)           0.372     4.541    mux7/tehb1/E[0]
    SLICE_X17Y109        FDCE                                         r  mux7/tehb1/data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=648, unset)          1.151     5.151    mux7/tehb1/clk
    SLICE_X17Y109        FDCE                                         r  mux7/tehb1/data_reg_reg[4]/C
                         clock pessimism              0.106     5.257    
                         clock uncertainty           -0.035     5.222    
    SLICE_X17Y109        FDCE (Setup_fdce_C_CE)      -0.201     5.021    mux7/tehb1/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                  0.480    




