INFO: [VRFC 10-2263] Analyzing Verilog file "J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/sim/Implement_4_bit_adder_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Implement_4_bit_adder_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlconstant_0_0/sim/four_bit_Adder_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_Adder_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlconcat_0_0/sim/four_bit_Adder_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_Adder_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_2/sim/four_bit_Adder_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_Adder_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_3/sim/four_bit_Adder_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_Adder_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_4/sim/four_bit_Adder_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_Adder_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_5/sim/four_bit_Adder_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_Adder_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_6/sim/four_bit_Adder_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_Adder_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_7/sim/four_bit_Adder_xlslice_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_Adder_xlslice_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_8/sim/four_bit_Adder_xlslice_0_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_Adder_xlslice_0_8
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_9/sim/four_bit_Adder_xlslice_0_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_Adder_xlslice_0_9
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ipshared/b041/4_Bit_Adder.gen/sources_1/bd/four_bit_Adder/sim/four_bit_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ipshared/b041/4_Bit_Adder.gen/sources_1/bd/four_bit_Adder/hdl/four_bit_Adder_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_Adder_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/sim/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/Vivado/Lab_1/Lab_1.gen/sources_1/bd/Implement_4_bit_adder_IP/hdl/Implement_4_bit_adder_IP_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Implement_4_bit_adder_IP_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/Vivado/Lab_1/Lab_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
