
../repos/coreutils/src/tee:     file format elf32-littlearm


Disassembly of section .init:

00010e08 <.init>:
   10e08:	push	{r3, lr}
   10e0c:	bl	110d4 <close@plt+0x48>
   10e10:	pop	{r3, pc}

Disassembly of section .plt:

00010e14 <fdopen@plt-0x14>:
   10e14:	push	{lr}		; (str lr, [sp, #-4]!)
   10e18:	ldr	lr, [pc, #4]	; 10e24 <fdopen@plt-0x4>
   10e1c:	add	lr, pc, lr
   10e20:	ldr	pc, [lr, #8]!
   10e24:	ldrdeq	r6, [r1], -ip

00010e28 <fdopen@plt>:
   10e28:	add	ip, pc, #0, 12
   10e2c:	add	ip, ip, #90112	; 0x16000
   10e30:	ldr	pc, [ip, #476]!	; 0x1dc

00010e34 <calloc@plt>:
   10e34:	add	ip, pc, #0, 12
   10e38:	add	ip, ip, #90112	; 0x16000
   10e3c:	ldr	pc, [ip, #468]!	; 0x1d4

00010e40 <fputs_unlocked@plt>:
   10e40:	add	ip, pc, #0, 12
   10e44:	add	ip, ip, #90112	; 0x16000
   10e48:	ldr	pc, [ip, #460]!	; 0x1cc

00010e4c <strcmp@plt>:
   10e4c:	add	ip, pc, #0, 12
   10e50:	add	ip, ip, #90112	; 0x16000
   10e54:	ldr	pc, [ip, #452]!	; 0x1c4

00010e58 <posix_fadvise64@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #90112	; 0x16000
   10e60:	ldr	pc, [ip, #444]!	; 0x1bc

00010e64 <read@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #90112	; 0x16000
   10e6c:	ldr	pc, [ip, #436]!	; 0x1b4

00010e70 <fflush@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #90112	; 0x16000
   10e78:	ldr	pc, [ip, #428]!	; 0x1ac

00010e7c <free@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #90112	; 0x16000
   10e84:	ldr	pc, [ip, #420]!	; 0x1a4

00010e88 <_exit@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #90112	; 0x16000
   10e90:	ldr	pc, [ip, #412]!	; 0x19c

00010e94 <memcpy@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #90112	; 0x16000
   10e9c:	ldr	pc, [ip, #404]!	; 0x194

00010ea0 <mbsinit@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #90112	; 0x16000
   10ea8:	ldr	pc, [ip, #396]!	; 0x18c

00010eac <signal@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #90112	; 0x16000
   10eb4:	ldr	pc, [ip, #388]!	; 0x184

00010eb8 <fwrite_unlocked@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #90112	; 0x16000
   10ec0:	ldr	pc, [ip, #380]!	; 0x17c

00010ec4 <dcgettext@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #90112	; 0x16000
   10ecc:	ldr	pc, [ip, #372]!	; 0x174

00010ed0 <realloc@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #90112	; 0x16000
   10ed8:	ldr	pc, [ip, #364]!	; 0x16c

00010edc <textdomain@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #90112	; 0x16000
   10ee4:	ldr	pc, [ip, #356]!	; 0x164

00010ee8 <iswprint@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #90112	; 0x16000
   10ef0:	ldr	pc, [ip, #348]!	; 0x15c

00010ef4 <fwrite@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #90112	; 0x16000
   10efc:	ldr	pc, [ip, #340]!	; 0x154

00010f00 <lseek64@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #90112	; 0x16000
   10f08:	ldr	pc, [ip, #332]!	; 0x14c

00010f0c <__ctype_get_mb_cur_max@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #90112	; 0x16000
   10f14:	ldr	pc, [ip, #324]!	; 0x144

00010f18 <__fpending@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #90112	; 0x16000
   10f20:	ldr	pc, [ip, #316]!	; 0x13c

00010f24 <mbrtowc@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #90112	; 0x16000
   10f2c:	ldr	pc, [ip, #308]!	; 0x134

00010f30 <error@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #90112	; 0x16000
   10f38:	ldr	pc, [ip, #300]!	; 0x12c

00010f3c <malloc@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #90112	; 0x16000
   10f44:	ldr	pc, [ip, #292]!	; 0x124

00010f48 <__libc_start_main@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #90112	; 0x16000
   10f50:	ldr	pc, [ip, #284]!	; 0x11c

00010f54 <__freading@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #90112	; 0x16000
   10f5c:	ldr	pc, [ip, #276]!	; 0x114

00010f60 <__gmon_start__@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #90112	; 0x16000
   10f68:	ldr	pc, [ip, #268]!	; 0x10c

00010f6c <getopt_long@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #90112	; 0x16000
   10f74:	ldr	pc, [ip, #260]!	; 0x104

00010f78 <__ctype_b_loc@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #90112	; 0x16000
   10f80:	ldr	pc, [ip, #252]!	; 0xfc

00010f84 <exit@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #90112	; 0x16000
   10f8c:	ldr	pc, [ip, #244]!	; 0xf4

00010f90 <bcmp@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #90112	; 0x16000
   10f98:	ldr	pc, [ip, #236]!	; 0xec

00010f9c <strlen@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #90112	; 0x16000
   10fa4:	ldr	pc, [ip, #228]!	; 0xe4

00010fa8 <__errno_location@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #90112	; 0x16000
   10fb0:	ldr	pc, [ip, #220]!	; 0xdc

00010fb4 <__cxa_atexit@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #90112	; 0x16000
   10fbc:	ldr	pc, [ip, #212]!	; 0xd4

00010fc0 <setvbuf@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #90112	; 0x16000
   10fc8:	ldr	pc, [ip, #204]!	; 0xcc

00010fcc <memset@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #90112	; 0x16000
   10fd4:	ldr	pc, [ip, #196]!	; 0xc4

00010fd8 <__printf_chk@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #90112	; 0x16000
   10fe0:	ldr	pc, [ip, #188]!	; 0xbc

00010fe4 <fileno@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #90112	; 0x16000
   10fec:	ldr	pc, [ip, #180]!	; 0xb4

00010ff0 <__fprintf_chk@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #90112	; 0x16000
   10ff8:	ldr	pc, [ip, #172]!	; 0xac

00010ffc <fclose@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #90112	; 0x16000
   11004:	ldr	pc, [ip, #164]!	; 0xa4

00011008 <fseeko64@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #90112	; 0x16000
   11010:	ldr	pc, [ip, #156]!	; 0x9c

00011014 <fcntl64@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #90112	; 0x16000
   1101c:	ldr	pc, [ip, #148]!	; 0x94

00011020 <__overflow@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #90112	; 0x16000
   11028:	ldr	pc, [ip, #140]!	; 0x8c

0001102c <setlocale@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #90112	; 0x16000
   11034:	ldr	pc, [ip, #132]!	; 0x84

00011038 <strrchr@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #90112	; 0x16000
   11040:	ldr	pc, [ip, #124]!	; 0x7c

00011044 <nl_langinfo@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #90112	; 0x16000
   1104c:	ldr	pc, [ip, #116]!	; 0x74

00011050 <clearerr_unlocked@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #90112	; 0x16000
   11058:	ldr	pc, [ip, #108]!	; 0x6c

0001105c <fopen64@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #90112	; 0x16000
   11064:	ldr	pc, [ip, #100]!	; 0x64

00011068 <bindtextdomain@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #90112	; 0x16000
   11070:	ldr	pc, [ip, #92]!	; 0x5c

00011074 <strncmp@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #90112	; 0x16000
   1107c:	ldr	pc, [ip, #84]!	; 0x54

00011080 <abort@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #90112	; 0x16000
   11088:	ldr	pc, [ip, #76]!	; 0x4c

0001108c <close@plt>:
   1108c:	add	ip, pc, #0, 12
   11090:	add	ip, ip, #90112	; 0x16000
   11094:	ldr	pc, [ip, #68]!	; 0x44

Disassembly of section .text:

00011098 <.text>:
   11098:	mov	fp, #0
   1109c:	mov	lr, #0
   110a0:	pop	{r1}		; (ldr r1, [sp], #4)
   110a4:	mov	r2, sp
   110a8:	push	{r2}		; (str r2, [sp, #-4]!)
   110ac:	push	{r0}		; (str r0, [sp, #-4]!)
   110b0:	ldr	ip, [pc, #16]	; 110c8 <close@plt+0x3c>
   110b4:	push	{ip}		; (str ip, [sp, #-4]!)
   110b8:	ldr	r0, [pc, #12]	; 110cc <close@plt+0x40>
   110bc:	ldr	r3, [pc, #12]	; 110d0 <close@plt+0x44>
   110c0:	bl	10f48 <__libc_start_main@plt>
   110c4:	bl	11080 <abort@plt>
   110c8:	andeq	r5, r1, r0, asr #12
   110cc:	andeq	r1, r1, r4, lsl #8
   110d0:	andeq	r5, r1, r0, ror #11
   110d4:	ldr	r3, [pc, #20]	; 110f0 <close@plt+0x64>
   110d8:	ldr	r2, [pc, #20]	; 110f4 <close@plt+0x68>
   110dc:	add	r3, pc, r3
   110e0:	ldr	r2, [r3, r2]
   110e4:	cmp	r2, #0
   110e8:	bxeq	lr
   110ec:	b	10f60 <__gmon_start__@plt>
   110f0:	andeq	r5, r1, ip, lsl pc
   110f4:	ldrdeq	r0, [r0], -ip
   110f8:	ldr	r0, [pc, #24]	; 11118 <close@plt+0x8c>
   110fc:	ldr	r3, [pc, #24]	; 1111c <close@plt+0x90>
   11100:	cmp	r3, r0
   11104:	bxeq	lr
   11108:	ldr	r3, [pc, #16]	; 11120 <close@plt+0x94>
   1110c:	cmp	r3, #0
   11110:	bxeq	lr
   11114:	bx	r3
   11118:	andeq	r7, r2, r8, lsr r1
   1111c:	andeq	r7, r2, r8, lsr r1
   11120:	andeq	r0, r0, r0
   11124:	ldr	r0, [pc, #36]	; 11150 <close@plt+0xc4>
   11128:	ldr	r1, [pc, #36]	; 11154 <close@plt+0xc8>
   1112c:	sub	r1, r1, r0
   11130:	asr	r1, r1, #2
   11134:	add	r1, r1, r1, lsr #31
   11138:	asrs	r1, r1, #1
   1113c:	bxeq	lr
   11140:	ldr	r3, [pc, #16]	; 11158 <close@plt+0xcc>
   11144:	cmp	r3, #0
   11148:	bxeq	lr
   1114c:	bx	r3
   11150:	andeq	r7, r2, r8, lsr r1
   11154:	andeq	r7, r2, r8, lsr r1
   11158:	andeq	r0, r0, r0
   1115c:	push	{r4, lr}
   11160:	ldr	r4, [pc, #24]	; 11180 <close@plt+0xf4>
   11164:	ldrb	r3, [r4]
   11168:	cmp	r3, #0
   1116c:	popne	{r4, pc}
   11170:	bl	110f8 <close@plt+0x6c>
   11174:	mov	r3, #1
   11178:	strb	r3, [r4]
   1117c:	pop	{r4, pc}
   11180:	andeq	r7, r2, ip, asr r1
   11184:	b	11124 <close@plt+0x98>
   11188:	push	{fp, lr}
   1118c:	mov	fp, sp
   11190:	sub	sp, sp, #56	; 0x38
   11194:	mov	r4, r0
   11198:	cmp	r0, #0
   1119c:	bne	113c0 <close@plt+0x334>
   111a0:	movw	r1, #22163	; 0x5693
   111a4:	mov	r0, #0
   111a8:	mov	r2, #5
   111ac:	movt	r1, #1
   111b0:	bl	10ec4 <dcgettext@plt>
   111b4:	mov	r1, r0
   111b8:	movw	r0, #29040	; 0x7170
   111bc:	movt	r0, #2
   111c0:	ldr	r2, [r0]
   111c4:	mov	r0, #1
   111c8:	bl	10fd8 <__printf_chk@plt>
   111cc:	movw	r1, #22196	; 0x56b4
   111d0:	mov	r0, #0
   111d4:	mov	r2, #5
   111d8:	movt	r1, #1
   111dc:	bl	10ec4 <dcgettext@plt>
   111e0:	movw	r7, #29012	; 0x7154
   111e4:	movt	r7, #2
   111e8:	ldr	r1, [r7]
   111ec:	bl	10e40 <fputs_unlocked@plt>
   111f0:	movw	r1, #22386	; 0x5772
   111f4:	mov	r0, #0
   111f8:	mov	r2, #5
   111fc:	movt	r1, #1
   11200:	bl	10ec4 <dcgettext@plt>
   11204:	ldr	r1, [r7]
   11208:	bl	10e40 <fputs_unlocked@plt>
   1120c:	movw	r1, #22527	; 0x57ff
   11210:	mov	r0, #0
   11214:	mov	r2, #5
   11218:	movt	r1, #1
   1121c:	bl	10ec4 <dcgettext@plt>
   11220:	ldr	r1, [r7]
   11224:	bl	10e40 <fputs_unlocked@plt>
   11228:	movw	r1, #22572	; 0x582c
   1122c:	mov	r0, #0
   11230:	mov	r2, #5
   11234:	movt	r1, #1
   11238:	bl	10ec4 <dcgettext@plt>
   1123c:	ldr	r1, [r7]
   11240:	bl	10e40 <fputs_unlocked@plt>
   11244:	movw	r1, #22626	; 0x5862
   11248:	mov	r0, #0
   1124c:	mov	r2, #5
   11250:	movt	r1, #1
   11254:	bl	10ec4 <dcgettext@plt>
   11258:	ldr	r1, [r7]
   1125c:	bl	10e40 <fputs_unlocked@plt>
   11260:	movw	r0, #23816	; 0x5d08
   11264:	mov	r2, #48	; 0x30
   11268:	mov	r6, sp
   1126c:	movw	r5, #23138	; 0x5a62
   11270:	movt	r0, #1
   11274:	movt	r5, #1
   11278:	add	r1, r0, #32
   1127c:	add	r3, r0, #16
   11280:	vld1.64	{d18-d19}, [r0], r2
   11284:	vld1.64	{d16-d17}, [r1]
   11288:	vld1.64	{d20-d21}, [r3]
   1128c:	vldr	d22, [r0]
   11290:	add	r1, r6, #32
   11294:	add	r0, r6, #16
   11298:	vst1.64	{d16-d17}, [r1]
   1129c:	movw	r1, #23262	; 0x5ade
   112a0:	vst1.64	{d20-d21}, [r0]
   112a4:	mov	r0, r6
   112a8:	movt	r1, #1
   112ac:	vst1.64	{d18-d19}, [r0], r2
   112b0:	vstr	d22, [r0]
   112b4:	mov	r0, r5
   112b8:	bl	10e4c <strcmp@plt>
   112bc:	cmp	r0, #0
   112c0:	ldrne	r1, [r6, #8]!
   112c4:	cmpne	r1, #0
   112c8:	bne	112b4 <close@plt+0x228>
   112cc:	movw	r1, #23357	; 0x5b3d
   112d0:	ldr	r6, [r6, #4]
   112d4:	mov	r0, #0
   112d8:	mov	r2, #5
   112dc:	movt	r1, #1
   112e0:	bl	10ec4 <dcgettext@plt>
   112e4:	movw	r2, #23185	; 0x5a91
   112e8:	movw	r3, #23380	; 0x5b54
   112ec:	mov	r1, r0
   112f0:	mov	r0, #1
   112f4:	movt	r2, #1
   112f8:	movt	r3, #1
   112fc:	bl	10fd8 <__printf_chk@plt>
   11300:	cmp	r6, #0
   11304:	mov	r0, #5
   11308:	mov	r1, #0
   1130c:	moveq	r6, r5
   11310:	bl	1102c <setlocale@plt>
   11314:	cmp	r0, #0
   11318:	beq	11350 <close@plt+0x2c4>
   1131c:	movw	r1, #23420	; 0x5b7c
   11320:	mov	r2, #3
   11324:	movt	r1, #1
   11328:	bl	11074 <strncmp@plt>
   1132c:	cmp	r0, #0
   11330:	beq	11350 <close@plt+0x2c4>
   11334:	movw	r1, #23424	; 0x5b80
   11338:	mov	r0, #0
   1133c:	mov	r2, #5
   11340:	movt	r1, #1
   11344:	bl	10ec4 <dcgettext@plt>
   11348:	ldr	r1, [r7]
   1134c:	bl	10e40 <fputs_unlocked@plt>
   11350:	movw	r1, #23495	; 0x5bc7
   11354:	mov	r0, #0
   11358:	mov	r2, #5
   1135c:	movt	r1, #1
   11360:	bl	10ec4 <dcgettext@plt>
   11364:	movw	r2, #23380	; 0x5b54
   11368:	mov	r1, r0
   1136c:	mov	r0, #1
   11370:	mov	r3, r5
   11374:	movt	r2, #1
   11378:	bl	10fd8 <__printf_chk@plt>
   1137c:	movw	r1, #23522	; 0x5be2
   11380:	mov	r0, #0
   11384:	mov	r2, #5
   11388:	movt	r1, #1
   1138c:	bl	10ec4 <dcgettext@plt>
   11390:	mov	r1, r0
   11394:	movw	r0, #23290	; 0x5afa
   11398:	movw	r3, #23572	; 0x5c14
   1139c:	cmp	r6, r5
   113a0:	mov	r2, r6
   113a4:	movt	r0, #1
   113a8:	movt	r3, #1
   113ac:	moveq	r3, r0
   113b0:	mov	r0, #1
   113b4:	bl	10fd8 <__printf_chk@plt>
   113b8:	mov	r0, r4
   113bc:	bl	10f84 <exit@plt>
   113c0:	movw	r0, #29000	; 0x7148
   113c4:	movw	r1, #22124	; 0x566c
   113c8:	mov	r2, #5
   113cc:	movt	r0, #2
   113d0:	movt	r1, #1
   113d4:	ldr	r5, [r0]
   113d8:	mov	r0, #0
   113dc:	bl	10ec4 <dcgettext@plt>
   113e0:	mov	r2, r0
   113e4:	movw	r0, #29040	; 0x7170
   113e8:	mov	r1, #1
   113ec:	movt	r0, #2
   113f0:	ldr	r3, [r0]
   113f4:	mov	r0, r5
   113f8:	bl	10ff0 <__fprintf_chk@plt>
   113fc:	mov	r0, r4
   11400:	bl	10f84 <exit@plt>
   11404:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11408:	add	fp, sp, #28
   1140c:	sub	sp, sp, #60	; 0x3c
   11410:	sub	sp, sp, #8192	; 0x2000
   11414:	mov	r9, r0
   11418:	ldr	r0, [r1]
   1141c:	mov	sl, r1
   11420:	bl	12498 <close@plt+0x140c>
   11424:	movw	r1, #23572	; 0x5c14
   11428:	mov	r0, #6
   1142c:	movt	r1, #1
   11430:	bl	1102c <setlocale@plt>
   11434:	movw	r5, #23189	; 0x5a95
   11438:	movw	r1, #23142	; 0x5a66
   1143c:	movt	r5, #1
   11440:	movt	r1, #1
   11444:	mov	r0, r5
   11448:	bl	11068 <bindtextdomain@plt>
   1144c:	mov	r0, r5
   11450:	bl	10edc <textdomain@plt>
   11454:	movw	r0, #8436	; 0x20f4
   11458:	movt	r0, #1
   1145c:	bl	15644 <close@plt+0x45b8>
   11460:	movw	r0, #29024	; 0x7160
   11464:	movw	r5, #23166	; 0x5a7e
   11468:	movw	r6, #23680	; 0x5c80
   1146c:	movw	r8, #23776	; 0x5ce0
   11470:	mov	r7, #0
   11474:	mov	r4, #1
   11478:	str	r9, [sp, #36]	; 0x24
   1147c:	movt	r0, #2
   11480:	movt	r5, #1
   11484:	movt	r6, #1
   11488:	movt	r8, #1
   1148c:	strh	r7, [r0]
   11490:	mov	r0, r9
   11494:	mov	r1, sl
   11498:	mov	r2, r5
   1149c:	mov	r3, r6
   114a0:	str	r7, [sp]
   114a4:	bl	10f6c <getopt_long@plt>
   114a8:	cmp	r0, #96	; 0x60
   114ac:	ble	11564 <close@plt+0x4d8>
   114b0:	cmp	r0, #112	; 0x70
   114b4:	beq	114d4 <close@plt+0x448>
   114b8:	cmp	r0, #105	; 0x69
   114bc:	bne	11530 <close@plt+0x4a4>
   114c0:	movw	r0, #29024	; 0x7160
   114c4:	ldr	r9, [sp, #36]	; 0x24
   114c8:	movt	r0, #2
   114cc:	strb	r4, [r0, #1]
   114d0:	b	11490 <close@plt+0x404>
   114d4:	movw	r0, #29016	; 0x7158
   114d8:	movt	r0, #2
   114dc:	ldr	r1, [r0]
   114e0:	cmp	r1, #0
   114e4:	beq	1154c <close@plt+0x4c0>
   114e8:	movw	r0, #28908	; 0x70ec
   114ec:	mov	r2, #4
   114f0:	mov	r3, r8
   114f4:	movt	r0, #2
   114f8:	str	r2, [sp]
   114fc:	movw	r2, #23792	; 0x5cf0
   11500:	movt	r2, #1
   11504:	ldr	r0, [r0]
   11508:	stmib	sp, {r0, r4}
   1150c:	movw	r0, #23170	; 0x5a82
   11510:	movt	r0, #1
   11514:	bl	11f20 <close@plt+0xe94>
   11518:	ldr	r0, [r8, r0, lsl #2]
   1151c:	movw	r1, #29024	; 0x7160
   11520:	ldr	r9, [sp, #36]	; 0x24
   11524:	movt	r1, #2
   11528:	str	r0, [r1, #4]
   1152c:	b	11490 <close@plt+0x404>
   11530:	cmp	r0, #97	; 0x61
   11534:	bne	11b8c <close@plt+0xb00>
   11538:	movw	r0, #29024	; 0x7160
   1153c:	ldr	r9, [sp, #36]	; 0x24
   11540:	movt	r0, #2
   11544:	strb	r4, [r0]
   11548:	b	11490 <close@plt+0x404>
   1154c:	movw	r0, #29024	; 0x7160
   11550:	ldr	r9, [sp, #36]	; 0x24
   11554:	mov	r1, #2
   11558:	movt	r0, #2
   1155c:	str	r1, [r0, #4]
   11560:	b	11490 <close@plt+0x404>
   11564:	cmn	r0, #1
   11568:	bne	11b18 <close@plt+0xa8c>
   1156c:	movw	r0, #29024	; 0x7160
   11570:	ldr	r6, [sp, #36]	; 0x24
   11574:	movt	r0, #2
   11578:	ldrb	r0, [r0, #1]
   1157c:	cmp	r0, #1
   11580:	bne	11590 <close@plt+0x504>
   11584:	mov	r0, #2
   11588:	mov	r1, #1
   1158c:	bl	10eac <signal@plt>
   11590:	movw	r0, #29024	; 0x7160
   11594:	movt	r0, #2
   11598:	ldr	r0, [r0, #4]
   1159c:	cmp	r0, #0
   115a0:	beq	115b0 <close@plt+0x524>
   115a4:	mov	r0, #13
   115a8:	mov	r1, #1
   115ac:	bl	10eac <signal@plt>
   115b0:	movw	r0, #28992	; 0x7140
   115b4:	mov	r1, #2
   115b8:	movt	r0, #2
   115bc:	ldr	r7, [r0]
   115c0:	movw	r0, #29024	; 0x7160
   115c4:	movt	r0, #2
   115c8:	ldrb	r5, [r0]
   115cc:	movw	r0, #29008	; 0x7150
   115d0:	movt	r0, #2
   115d4:	ldr	r0, [r0]
   115d8:	bl	121e4 <close@plt+0x1158>
   115dc:	sub	r8, r6, r7
   115e0:	mov	r1, #4
   115e4:	add	r0, r8, #1
   115e8:	str	r0, [sp, #44]	; 0x2c
   115ec:	bl	14c10 <close@plt+0x3b84>
   115f0:	movw	r4, #29012	; 0x7154
   115f4:	mov	r6, r0
   115f8:	movw	r1, #23649	; 0x5c61
   115fc:	mov	r2, #5
   11600:	movt	r4, #2
   11604:	movt	r1, #1
   11608:	ldr	r0, [r4]
   1160c:	str	r0, [r6]
   11610:	mov	r0, #0
   11614:	bl	10ec4 <dcgettext@plt>
   11618:	str	r7, [sp, #24]
   1161c:	add	r7, sl, r7, lsl #2
   11620:	mov	r2, #2
   11624:	mov	r3, #0
   11628:	mov	r1, r7
   1162c:	str	r0, [r1, #-4]!
   11630:	ldr	r0, [r4]
   11634:	str	r1, [sp, #28]
   11638:	mov	r1, #0
   1163c:	bl	10fc0 <setvbuf@plt>
   11640:	movw	r0, #23645	; 0x5c5d
   11644:	movw	r9, #23647	; 0x5c5f
   11648:	cmp	r5, #0
   1164c:	str	r6, [sp, #48]	; 0x30
   11650:	str	r8, [sp, #32]
   11654:	str	r7, [sp, #20]
   11658:	movt	r0, #1
   1165c:	movt	r9, #1
   11660:	movne	r9, r0
   11664:	cmp	r8, #1
   11668:	blt	11730 <close@plt+0x6a4>
   1166c:	ldr	r0, [sp, #48]	; 0x30
   11670:	mov	sl, #1
   11674:	add	r5, r0, #4
   11678:	mov	r0, #1
   1167c:	str	r0, [sp, #52]	; 0x34
   11680:	b	116a8 <close@plt+0x61c>
   11684:	mov	r1, #0
   11688:	mov	r2, #2
   1168c:	mov	r3, #0
   11690:	bl	10fc0 <setvbuf@plt>
   11694:	add	sl, sl, #1
   11698:	add	r7, r7, #4
   1169c:	add	r5, r5, #4
   116a0:	subs	r8, r8, #1
   116a4:	beq	1171c <close@plt+0x690>
   116a8:	ldr	r0, [r7]
   116ac:	mov	r1, r9
   116b0:	bl	12318 <close@plt+0x128c>
   116b4:	cmp	r0, #0
   116b8:	str	r0, [r5]
   116bc:	bne	11684 <close@plt+0x5f8>
   116c0:	movw	r0, #29024	; 0x7160
   116c4:	mov	r4, sl
   116c8:	movt	r0, #2
   116cc:	ldr	sl, [r0, #4]
   116d0:	bl	10fa8 <__errno_location@plt>
   116d4:	ldr	r2, [r7]
   116d8:	ldr	r6, [r0]
   116dc:	mov	r0, #0
   116e0:	mov	r1, #3
   116e4:	str	r0, [sp, #52]	; 0x34
   116e8:	mov	r0, #0
   116ec:	bl	141b0 <close@plt+0x3124>
   116f0:	movw	r2, #23974	; 0x5da6
   116f4:	mov	r3, r0
   116f8:	sub	r0, sl, #3
   116fc:	mov	r1, r6
   11700:	mov	sl, r4
   11704:	cmp	r0, #2
   11708:	movt	r2, #1
   1170c:	mov	r0, #0
   11710:	movwcc	r0, #1
   11714:	bl	10f30 <error@plt>
   11718:	b	11698 <close@plt+0x60c>
   1171c:	ldr	r8, [sp, #52]	; 0x34
   11720:	cmp	sl, #0
   11724:	beq	11a20 <close@plt+0x994>
   11728:	add	r6, sp, #56	; 0x38
   1172c:	b	1174c <close@plt+0x6c0>
   11730:	mov	sl, #1
   11734:	mov	r8, #1
   11738:	add	r6, sp, #56	; 0x38
   1173c:	b	1174c <close@plt+0x6c0>
   11740:	ldr	r8, [sp, #52]	; 0x34
   11744:	cmp	sl, #0
   11748:	beq	119e8 <close@plt+0x95c>
   1174c:	mov	r0, #0
   11750:	mov	r1, r6
   11754:	mov	r2, #8192	; 0x2000
   11758:	bl	10e64 <read@plt>
   1175c:	mov	r4, r0
   11760:	cmn	r0, #1
   11764:	bgt	1177c <close@plt+0x6f0>
   11768:	bl	10fa8 <__errno_location@plt>
   1176c:	ldr	r0, [r0]
   11770:	cmp	r0, #4
   11774:	beq	1174c <close@plt+0x6c0>
   11778:	b	119e8 <close@plt+0x95c>
   1177c:	cmp	r4, #0
   11780:	beq	11a20 <close@plt+0x994>
   11784:	ldr	r0, [sp, #32]
   11788:	str	r8, [sp, #52]	; 0x34
   1178c:	cmp	r0, #0
   11790:	bmi	11740 <close@plt+0x6b4>
   11794:	sub	r0, r4, #1
   11798:	cmp	r0, #8
   1179c:	bcs	118cc <close@plt+0x840>
   117a0:	mov	r5, #0
   117a4:	ldr	r0, [sp, #48]	; 0x30
   117a8:	ldr	r3, [r0, r5, lsl #2]
   117ac:	cmp	r3, #0
   117b0:	bne	117fc <close@plt+0x770>
   117b4:	b	117dc <close@plt+0x750>
   117b8:	ldr	r0, [sp, #48]	; 0x30
   117bc:	ldr	sl, [sp, #40]	; 0x28
   117c0:	mov	r1, #0
   117c4:	str	r1, [r0, r5, lsl #2]
   117c8:	eor	r0, r7, #1
   117cc:	sub	sl, sl, #1
   117d0:	and	r6, r6, r0
   117d4:	str	r6, [sp, #52]	; 0x34
   117d8:	add	r6, sp, #56	; 0x38
   117dc:	ldr	r0, [sp, #44]	; 0x2c
   117e0:	add	r5, r5, #1
   117e4:	cmp	r5, r0
   117e8:	beq	11740 <close@plt+0x6b4>
   117ec:	ldr	r0, [sp, #48]	; 0x30
   117f0:	ldr	r3, [r0, r5, lsl #2]
   117f4:	cmp	r3, #0
   117f8:	beq	117dc <close@plt+0x750>
   117fc:	mov	r0, r6
   11800:	mov	r1, r4
   11804:	mov	r2, #1
   11808:	bl	10eb8 <fwrite_unlocked@plt>
   1180c:	cmp	r0, #1
   11810:	beq	117dc <close@plt+0x750>
   11814:	str	sl, [sp, #40]	; 0x28
   11818:	bl	10fa8 <__errno_location@plt>
   1181c:	ldr	sl, [r0]
   11820:	ldr	r6, [sp, #52]	; 0x34
   11824:	mov	r7, #1
   11828:	cmp	sl, #32
   1182c:	bne	1184c <close@plt+0x7c0>
   11830:	movw	r0, #29024	; 0x7160
   11834:	movt	r0, #2
   11838:	ldr	r0, [r0, #4]
   1183c:	orr	r0, r0, #2
   11840:	sub	r0, r0, #3
   11844:	clz	r0, r0
   11848:	lsr	r7, r0, #5
   1184c:	ldr	r0, [sp, #48]	; 0x30
   11850:	movw	r1, #29012	; 0x7154
   11854:	movt	r1, #2
   11858:	ldr	r1, [r1]
   1185c:	ldr	r0, [r0, r5, lsl #2]
   11860:	cmp	r0, r1
   11864:	beq	11874 <close@plt+0x7e8>
   11868:	cmp	r7, #0
   1186c:	beq	117b8 <close@plt+0x72c>
   11870:	b	11880 <close@plt+0x7f4>
   11874:	bl	11050 <clearerr_unlocked@plt>
   11878:	cmp	r7, #0
   1187c:	beq	117b8 <close@plt+0x72c>
   11880:	ldr	r0, [sp, #28]
   11884:	mov	r1, #3
   11888:	ldr	r2, [r0, r5, lsl #2]
   1188c:	movw	r0, #29024	; 0x7160
   11890:	movt	r0, #2
   11894:	ldr	r8, [r0, #4]
   11898:	mov	r0, #0
   1189c:	bl	141b0 <close@plt+0x3124>
   118a0:	movw	r2, #23974	; 0x5da6
   118a4:	mov	r3, r0
   118a8:	sub	r0, r8, #3
   118ac:	ldr	r6, [sp, #52]	; 0x34
   118b0:	mov	r1, sl
   118b4:	cmp	r0, #2
   118b8:	movt	r2, #1
   118bc:	mov	r0, #0
   118c0:	movwcc	r0, #1
   118c4:	bl	10f30 <error@plt>
   118c8:	b	117b8 <close@plt+0x72c>
   118cc:	ldr	r5, [sp, #48]	; 0x30
   118d0:	ldr	r8, [sp, #44]	; 0x2c
   118d4:	ldr	r7, [sp, #28]
   118d8:	ldr	r3, [r5]
   118dc:	cmp	r3, #0
   118e0:	bne	11924 <close@plt+0x898>
   118e4:	b	11908 <close@plt+0x87c>
   118e8:	ldr	r1, [sp, #52]	; 0x34
   118ec:	mov	r0, #0
   118f0:	sub	sl, sl, #1
   118f4:	str	r0, [r5]
   118f8:	eor	r0, r6, #1
   118fc:	add	r6, sp, #56	; 0x38
   11900:	and	r1, r1, r0
   11904:	str	r1, [sp, #52]	; 0x34
   11908:	add	r5, r5, #4
   1190c:	subs	r8, r8, #1
   11910:	add	r7, r7, #4
   11914:	beq	11740 <close@plt+0x6b4>
   11918:	ldr	r3, [r5]
   1191c:	cmp	r3, #0
   11920:	beq	11908 <close@plt+0x87c>
   11924:	mov	r0, r6
   11928:	mov	r1, r4
   1192c:	mov	r2, #1
   11930:	bl	10eb8 <fwrite_unlocked@plt>
   11934:	cmp	r0, #1
   11938:	beq	11908 <close@plt+0x87c>
   1193c:	bl	10fa8 <__errno_location@plt>
   11940:	ldr	r9, [r0]
   11944:	mov	r6, #1
   11948:	cmp	r9, #32
   1194c:	bne	1196c <close@plt+0x8e0>
   11950:	movw	r0, #29024	; 0x7160
   11954:	movt	r0, #2
   11958:	ldr	r0, [r0, #4]
   1195c:	orr	r0, r0, #2
   11960:	sub	r0, r0, #3
   11964:	clz	r0, r0
   11968:	lsr	r6, r0, #5
   1196c:	movw	r1, #29012	; 0x7154
   11970:	ldr	r0, [r5]
   11974:	movt	r1, #2
   11978:	ldr	r1, [r1]
   1197c:	cmp	r0, r1
   11980:	beq	11990 <close@plt+0x904>
   11984:	cmp	r6, #0
   11988:	beq	118e8 <close@plt+0x85c>
   1198c:	b	1199c <close@plt+0x910>
   11990:	bl	11050 <clearerr_unlocked@plt>
   11994:	cmp	r6, #0
   11998:	beq	118e8 <close@plt+0x85c>
   1199c:	movw	r0, #29024	; 0x7160
   119a0:	ldr	r2, [r7]
   119a4:	str	sl, [sp, #40]	; 0x28
   119a8:	mov	r1, #3
   119ac:	movt	r0, #2
   119b0:	ldr	sl, [r0, #4]
   119b4:	mov	r0, #0
   119b8:	bl	141b0 <close@plt+0x3124>
   119bc:	movw	r2, #23974	; 0x5da6
   119c0:	mov	r3, r0
   119c4:	sub	r0, sl, #3
   119c8:	ldr	sl, [sp, #40]	; 0x28
   119cc:	mov	r1, r9
   119d0:	cmp	r0, #2
   119d4:	movt	r2, #1
   119d8:	mov	r0, #0
   119dc:	movwcc	r0, #1
   119e0:	bl	10f30 <error@plt>
   119e4:	b	118e8 <close@plt+0x85c>
   119e8:	cmn	r4, #1
   119ec:	bne	11a20 <close@plt+0x994>
   119f0:	bl	10fa8 <__errno_location@plt>
   119f4:	movw	r1, #23665	; 0x5c71
   119f8:	ldr	r4, [r0]
   119fc:	mov	r0, #0
   11a00:	mov	r2, #5
   11a04:	mov	r8, #0
   11a08:	movt	r1, #1
   11a0c:	bl	10ec4 <dcgettext@plt>
   11a10:	mov	r2, r0
   11a14:	mov	r0, #0
   11a18:	mov	r1, r4
   11a1c:	bl	10f30 <error@plt>
   11a20:	ldr	r0, [sp, #32]
   11a24:	cmp	r0, #1
   11a28:	blt	11ac0 <close@plt+0xa34>
   11a2c:	ldr	r0, [sp, #36]	; 0x24
   11a30:	ldr	r1, [sp, #24]
   11a34:	ldr	r4, [sp, #20]
   11a38:	movw	r9, #23974	; 0x5da6
   11a3c:	movt	r9, #1
   11a40:	sub	r5, r0, r1
   11a44:	ldr	r0, [sp, #48]	; 0x30
   11a48:	add	r7, r0, #4
   11a4c:	ldr	r0, [r7]
   11a50:	cmp	r0, #0
   11a54:	bne	11a74 <close@plt+0x9e8>
   11a58:	add	r7, r7, #4
   11a5c:	add	r4, r4, #4
   11a60:	subs	r5, r5, #1
   11a64:	beq	11ac0 <close@plt+0xa34>
   11a68:	ldr	r0, [r7]
   11a6c:	cmp	r0, #0
   11a70:	beq	11a58 <close@plt+0x9cc>
   11a74:	bl	12220 <close@plt+0x1194>
   11a78:	cmp	r0, #0
   11a7c:	beq	11a58 <close@plt+0x9cc>
   11a80:	bl	10fa8 <__errno_location@plt>
   11a84:	ldr	r2, [r4]
   11a88:	ldr	r6, [r0]
   11a8c:	mov	r0, #0
   11a90:	mov	r1, #3
   11a94:	mov	r8, #0
   11a98:	bl	141b0 <close@plt+0x3124>
   11a9c:	mov	r3, r0
   11aa0:	mov	r0, #0
   11aa4:	mov	r1, r6
   11aa8:	mov	r2, r9
   11aac:	bl	10f30 <error@plt>
   11ab0:	add	r7, r7, #4
   11ab4:	add	r4, r4, #4
   11ab8:	subs	r5, r5, #1
   11abc:	bne	11a68 <close@plt+0x9dc>
   11ac0:	ldr	r0, [sp, #48]	; 0x30
   11ac4:	bl	123c8 <close@plt+0x133c>
   11ac8:	mov	r0, #0
   11acc:	bl	1108c <close@plt>
   11ad0:	cmp	r0, #0
   11ad4:	moveq	r0, #1
   11ad8:	biceq	r0, r0, r8
   11adc:	subeq	sp, fp, #28
   11ae0:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11ae4:	bl	10fa8 <__errno_location@plt>
   11ae8:	movw	r1, #23247	; 0x5acf
   11aec:	ldr	r4, [r0]
   11af0:	mov	r0, #0
   11af4:	mov	r2, #5
   11af8:	movt	r1, #1
   11afc:	bl	10ec4 <dcgettext@plt>
   11b00:	movw	r2, #23974	; 0x5da6
   11b04:	mov	r3, r0
   11b08:	mov	r0, #1
   11b0c:	mov	r1, r4
   11b10:	movt	r2, #1
   11b14:	bl	10f30 <error@plt>
   11b18:	cmn	r0, #3
   11b1c:	bne	11b7c <close@plt+0xaf0>
   11b20:	movw	r0, #28904	; 0x70e8
   11b24:	movw	r2, #23231	; 0x5abf
   11b28:	movw	r6, #23199	; 0x5a9f
   11b2c:	movw	r7, #23211	; 0x5aab
   11b30:	mov	r1, #0
   11b34:	movt	r0, #2
   11b38:	movt	r2, #1
   11b3c:	movt	r6, #1
   11b40:	movt	r7, #1
   11b44:	ldr	r3, [r0]
   11b48:	movw	r0, #29012	; 0x7154
   11b4c:	stm	sp, {r6, r7}
   11b50:	str	r2, [sp, #8]
   11b54:	movw	r2, #23185	; 0x5a91
   11b58:	str	r1, [sp, #12]
   11b5c:	movw	r1, #23138	; 0x5a62
   11b60:	movt	r0, #2
   11b64:	movt	r1, #1
   11b68:	movt	r2, #1
   11b6c:	ldr	r0, [r0]
   11b70:	bl	1490c <close@plt+0x3880>
   11b74:	mov	r0, #0
   11b78:	bl	10f84 <exit@plt>
   11b7c:	cmn	r0, #2
   11b80:	bne	11b8c <close@plt+0xb00>
   11b84:	mov	r0, #0
   11b88:	bl	11188 <close@plt+0xfc>
   11b8c:	mov	r0, #1
   11b90:	bl	11188 <close@plt+0xfc>
   11b94:	mov	r0, #1
   11b98:	b	11188 <close@plt+0xfc>
   11b9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ba0:	add	fp, sp, #28
   11ba4:	sub	sp, sp, #12
   11ba8:	mov	r4, r3
   11bac:	mov	r9, r2
   11bb0:	mov	r7, r1
   11bb4:	mov	r8, r0
   11bb8:	bl	10f9c <strlen@plt>
   11bbc:	ldr	r6, [r7]
   11bc0:	cmp	r6, #0
   11bc4:	beq	11c70 <close@plt+0xbe4>
   11bc8:	mov	r5, r0
   11bcc:	cmp	r9, #0
   11bd0:	beq	11c80 <close@plt+0xbf4>
   11bd4:	add	r0, r7, #4
   11bd8:	mvn	sl, #0
   11bdc:	mov	r7, #0
   11be0:	str	r9, [sp]
   11be4:	str	r0, [sp, #8]
   11be8:	mov	r0, #0
   11bec:	str	r0, [sp, #4]
   11bf0:	mov	r0, r9
   11bf4:	b	11c38 <close@plt+0xbac>
   11bf8:	ldr	r0, [sp]
   11bfc:	mov	r1, r9
   11c00:	mov	r2, r4
   11c04:	mla	r0, sl, r4, r0
   11c08:	bl	10f90 <bcmp@plt>
   11c0c:	ldr	r1, [sp, #4]
   11c10:	cmp	r0, #0
   11c14:	movwne	r0, #1
   11c18:	orr	r1, r1, r0
   11c1c:	str	r1, [sp, #4]
   11c20:	ldr	r0, [sp, #8]
   11c24:	add	r9, r9, r4
   11c28:	ldr	r6, [r0, r7, lsl #2]
   11c2c:	add	r7, r7, #1
   11c30:	cmp	r6, #0
   11c34:	beq	11cf4 <close@plt+0xc68>
   11c38:	mov	r0, r6
   11c3c:	mov	r1, r8
   11c40:	mov	r2, r5
   11c44:	bl	11074 <strncmp@plt>
   11c48:	cmp	r0, #0
   11c4c:	bne	11c20 <close@plt+0xb94>
   11c50:	mov	r0, r6
   11c54:	bl	10f9c <strlen@plt>
   11c58:	cmp	r0, r5
   11c5c:	beq	11c74 <close@plt+0xbe8>
   11c60:	cmn	sl, #1
   11c64:	bne	11bf8 <close@plt+0xb6c>
   11c68:	mov	sl, r7
   11c6c:	b	11c20 <close@plt+0xb94>
   11c70:	mvn	r7, #0
   11c74:	mov	r0, r7
   11c78:	sub	sp, fp, #28
   11c7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11c80:	add	r4, r7, #4
   11c84:	mov	r0, #0
   11c88:	mvn	r9, #0
   11c8c:	mvn	sl, #0
   11c90:	mov	r7, #0
   11c94:	str	r0, [sp, #4]
   11c98:	b	11cc8 <close@plt+0xc3c>
   11c9c:	ldr	r1, [sp, #4]
   11ca0:	subs	r0, sl, r9
   11ca4:	movwne	r0, #1
   11ca8:	cmn	sl, #1
   11cac:	moveq	sl, r7
   11cb0:	orr	r1, r1, r0
   11cb4:	str	r1, [sp, #4]
   11cb8:	ldr	r6, [r4, r7, lsl #2]
   11cbc:	add	r7, r7, #1
   11cc0:	cmp	r6, #0
   11cc4:	beq	11cf4 <close@plt+0xc68>
   11cc8:	mov	r0, r6
   11ccc:	mov	r1, r8
   11cd0:	mov	r2, r5
   11cd4:	bl	11074 <strncmp@plt>
   11cd8:	cmp	r0, #0
   11cdc:	bne	11cb8 <close@plt+0xc2c>
   11ce0:	mov	r0, r6
   11ce4:	bl	10f9c <strlen@plt>
   11ce8:	cmp	r0, r5
   11cec:	bne	11c9c <close@plt+0xc10>
   11cf0:	b	11c74 <close@plt+0xbe8>
   11cf4:	ldr	r0, [sp, #4]
   11cf8:	tst	r0, #1
   11cfc:	mvnne	sl, #1
   11d00:	mov	r0, sl
   11d04:	sub	sp, fp, #28
   11d08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11d0c:	push	{r4, r5, r6, r7, fp, lr}
   11d10:	add	fp, sp, #16
   11d14:	mov	r5, r0
   11d18:	ldr	r0, [r1]
   11d1c:	mvn	r4, #0
   11d20:	cmp	r0, #0
   11d24:	beq	11d50 <close@plt+0xcc4>
   11d28:	add	r7, r1, #4
   11d2c:	mov	r6, #0
   11d30:	mov	r1, r5
   11d34:	bl	10e4c <strcmp@plt>
   11d38:	cmp	r0, #0
   11d3c:	beq	11d58 <close@plt+0xccc>
   11d40:	ldr	r0, [r7, r6, lsl #2]
   11d44:	add	r6, r6, #1
   11d48:	cmp	r0, #0
   11d4c:	bne	11d30 <close@plt+0xca4>
   11d50:	mov	r0, r4
   11d54:	pop	{r4, r5, r6, r7, fp, pc}
   11d58:	mov	r0, r6
   11d5c:	pop	{r4, r5, r6, r7, fp, pc}
   11d60:	push	{r4, r5, r6, sl, fp, lr}
   11d64:	add	fp, sp, #16
   11d68:	sub	sp, sp, #8
   11d6c:	mov	r5, r0
   11d70:	movw	r0, #23887	; 0x5d4f
   11d74:	mov	r4, r1
   11d78:	movw	r1, #23914	; 0x5d6a
   11d7c:	cmn	r2, #1
   11d80:	mov	r2, #5
   11d84:	movt	r0, #1
   11d88:	movt	r1, #1
   11d8c:	moveq	r1, r0
   11d90:	mov	r0, #0
   11d94:	bl	10ec4 <dcgettext@plt>
   11d98:	mov	r6, r0
   11d9c:	mov	r0, #0
   11da0:	mov	r1, #8
   11da4:	mov	r2, r4
   11da8:	bl	13e8c <close@plt+0x2e00>
   11dac:	mov	r4, r0
   11db0:	mov	r0, #1
   11db4:	mov	r1, r5
   11db8:	bl	1444c <close@plt+0x33c0>
   11dbc:	str	r0, [sp]
   11dc0:	mov	r0, #0
   11dc4:	mov	r1, #0
   11dc8:	mov	r2, r6
   11dcc:	mov	r3, r4
   11dd0:	bl	10f30 <error@plt>
   11dd4:	sub	sp, fp, #16
   11dd8:	pop	{r4, r5, r6, sl, fp, pc}
   11ddc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11de0:	add	fp, sp, #28
   11de4:	sub	sp, sp, #4
   11de8:	mov	sl, r1
   11dec:	movw	r1, #23943	; 0x5d87
   11df0:	mov	r4, r2
   11df4:	mov	r6, r0
   11df8:	mov	r0, #0
   11dfc:	mov	r2, #5
   11e00:	mov	r8, #0
   11e04:	movt	r1, #1
   11e08:	bl	10ec4 <dcgettext@plt>
   11e0c:	movw	r1, #29000	; 0x7148
   11e10:	movt	r1, #2
   11e14:	ldr	r1, [r1]
   11e18:	bl	10e40 <fputs_unlocked@plt>
   11e1c:	ldr	r7, [r6]
   11e20:	cmp	r7, #0
   11e24:	beq	11ee0 <close@plt+0xe54>
   11e28:	add	r0, r6, #4
   11e2c:	mov	r9, #0
   11e30:	mov	r6, #0
   11e34:	str	r0, [sp]
   11e38:	cmp	r9, #0
   11e3c:	bne	11e94 <close@plt+0xe08>
   11e40:	mov	r5, #0
   11e44:	movw	r0, #29000	; 0x7148
   11e48:	movt	r0, #2
   11e4c:	ldr	r6, [r0]
   11e50:	mov	r0, r7
   11e54:	bl	1445c <close@plt+0x33d0>
   11e58:	movw	r2, #23964	; 0x5d9c
   11e5c:	mov	r3, r0
   11e60:	mov	r0, r6
   11e64:	mov	r1, #1
   11e68:	movt	r2, #1
   11e6c:	bl	10ff0 <__fprintf_chk@plt>
   11e70:	add	r6, sl, r5
   11e74:	ldr	r0, [sp]
   11e78:	add	r8, r8, r4
   11e7c:	ldr	r7, [r0, -r9, lsl #2]
   11e80:	sub	r9, r9, #1
   11e84:	cmp	r7, #0
   11e88:	beq	11ee0 <close@plt+0xe54>
   11e8c:	cmp	r9, #0
   11e90:	beq	11e40 <close@plt+0xdb4>
   11e94:	add	r1, sl, r8
   11e98:	mov	r0, r6
   11e9c:	mov	r2, r4
   11ea0:	bl	10f90 <bcmp@plt>
   11ea4:	cmp	r0, #0
   11ea8:	mov	r5, r8
   11eac:	bne	11e44 <close@plt+0xdb8>
   11eb0:	movw	r0, #29000	; 0x7148
   11eb4:	movt	r0, #2
   11eb8:	ldr	r5, [r0]
   11ebc:	mov	r0, r7
   11ec0:	bl	1445c <close@plt+0x33d0>
   11ec4:	movw	r2, #23972	; 0x5da4
   11ec8:	mov	r3, r0
   11ecc:	mov	r0, r5
   11ed0:	mov	r1, #1
   11ed4:	movt	r2, #1
   11ed8:	bl	10ff0 <__fprintf_chk@plt>
   11edc:	b	11e74 <close@plt+0xde8>
   11ee0:	movw	r0, #29000	; 0x7148
   11ee4:	movt	r0, #2
   11ee8:	ldr	r0, [r0]
   11eec:	ldr	r1, [r0, #20]
   11ef0:	ldr	r2, [r0, #24]
   11ef4:	cmp	r1, r2
   11ef8:	addcc	r2, r1, #1
   11efc:	strcc	r2, [r0, #20]
   11f00:	movcc	r0, #10
   11f04:	strbcc	r0, [r1]
   11f08:	subcc	sp, fp, #28
   11f0c:	popcc	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11f10:	mov	r1, #10
   11f14:	sub	sp, fp, #28
   11f18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11f1c:	b	11020 <__overflow@plt>
   11f20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11f24:	add	fp, sp, #28
   11f28:	sub	sp, sp, #12
   11f2c:	mov	sl, r0
   11f30:	ldr	r0, [fp, #16]
   11f34:	ldr	r9, [fp, #8]
   11f38:	mov	r5, r3
   11f3c:	mov	r8, r2
   11f40:	mov	r6, r1
   11f44:	cmp	r0, #0
   11f48:	beq	11f78 <close@plt+0xeec>
   11f4c:	mov	r0, r6
   11f50:	mov	r1, r8
   11f54:	mov	r2, r5
   11f58:	mov	r3, r9
   11f5c:	bl	11b9c <close@plt+0xb10>
   11f60:	mov	r4, r0
   11f64:	cmn	r4, #1
   11f68:	ble	11fc8 <close@plt+0xf3c>
   11f6c:	mov	r0, r4
   11f70:	sub	sp, fp, #28
   11f74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11f78:	ldr	r0, [r8]
   11f7c:	movw	r7, #23887	; 0x5d4f
   11f80:	str	r5, [sp, #8]
   11f84:	movt	r7, #1
   11f88:	cmp	r0, #0
   11f8c:	beq	11fe0 <close@plt+0xf54>
   11f90:	add	r5, r8, #4
   11f94:	mov	r4, #0
   11f98:	mov	r1, r6
   11f9c:	bl	10e4c <strcmp@plt>
   11fa0:	cmp	r0, #0
   11fa4:	beq	11fbc <close@plt+0xf30>
   11fa8:	ldr	r0, [r5, r4, lsl #2]
   11fac:	add	r4, r4, #1
   11fb0:	cmp	r0, #0
   11fb4:	bne	11f98 <close@plt+0xf0c>
   11fb8:	b	11fe0 <close@plt+0xf54>
   11fbc:	ldr	r5, [sp, #8]
   11fc0:	cmn	r4, #1
   11fc4:	bgt	11f6c <close@plt+0xee0>
   11fc8:	movw	r0, #23887	; 0x5d4f
   11fcc:	movw	r7, #23914	; 0x5d6a
   11fd0:	str	r5, [sp, #8]
   11fd4:	movt	r0, #1
   11fd8:	movt	r7, #1
   11fdc:	moveq	r7, r0
   11fe0:	ldr	r5, [fp, #12]
   11fe4:	mov	r0, #0
   11fe8:	mov	r1, r7
   11fec:	mov	r2, #5
   11ff0:	bl	10ec4 <dcgettext@plt>
   11ff4:	mov	r4, r0
   11ff8:	mov	r0, #0
   11ffc:	mov	r1, #8
   12000:	mov	r2, r6
   12004:	bl	13e8c <close@plt+0x2e00>
   12008:	mov	r6, r0
   1200c:	mov	r0, #1
   12010:	mov	r1, sl
   12014:	bl	1444c <close@plt+0x33c0>
   12018:	str	r0, [sp]
   1201c:	mov	r0, #0
   12020:	mov	r1, #0
   12024:	mov	r2, r4
   12028:	mov	r3, r6
   1202c:	bl	10f30 <error@plt>
   12030:	ldr	r1, [sp, #8]
   12034:	mov	r0, r8
   12038:	mov	r2, r9
   1203c:	bl	11ddc <close@plt+0xd50>
   12040:	blx	r5
   12044:	mvn	r4, #0
   12048:	mov	r0, r4
   1204c:	sub	sp, fp, #28
   12050:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12054:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12058:	add	fp, sp, #24
   1205c:	ldr	r6, [r1]
   12060:	cmp	r6, #0
   12064:	beq	120c8 <close@plt+0x103c>
   12068:	mov	r8, r1
   1206c:	mov	r7, r2
   12070:	mov	r1, r2
   12074:	mov	r2, r3
   12078:	mov	r4, r3
   1207c:	mov	r9, r0
   12080:	bl	10f90 <bcmp@plt>
   12084:	cmp	r0, #0
   12088:	beq	120c0 <close@plt+0x1034>
   1208c:	add	r7, r7, r4
   12090:	add	r5, r8, #4
   12094:	ldr	r6, [r5]
   12098:	cmp	r6, #0
   1209c:	beq	120c8 <close@plt+0x103c>
   120a0:	mov	r0, r9
   120a4:	mov	r1, r7
   120a8:	mov	r2, r4
   120ac:	bl	10f90 <bcmp@plt>
   120b0:	add	r7, r7, r4
   120b4:	add	r5, r5, #4
   120b8:	cmp	r0, #0
   120bc:	bne	12094 <close@plt+0x1008>
   120c0:	mov	r0, r6
   120c4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   120c8:	mov	r6, #0
   120cc:	mov	r0, r6
   120d0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   120d4:	movw	r1, #29032	; 0x7168
   120d8:	movt	r1, #2
   120dc:	str	r0, [r1, #4]
   120e0:	bx	lr
   120e4:	movw	r1, #29032	; 0x7168
   120e8:	movt	r1, #2
   120ec:	strb	r0, [r1]
   120f0:	bx	lr
   120f4:	push	{r4, r5, r6, sl, fp, lr}
   120f8:	add	fp, sp, #16
   120fc:	sub	sp, sp, #8
   12100:	movw	r0, #29012	; 0x7154
   12104:	movt	r0, #2
   12108:	ldr	r0, [r0]
   1210c:	bl	15198 <close@plt+0x410c>
   12110:	cmp	r0, #0
   12114:	beq	1213c <close@plt+0x10b0>
   12118:	movw	r5, #29032	; 0x7168
   1211c:	movt	r5, #2
   12120:	ldrb	r0, [r5]
   12124:	cmp	r0, #0
   12128:	beq	12168 <close@plt+0x10dc>
   1212c:	bl	10fa8 <__errno_location@plt>
   12130:	ldr	r0, [r0]
   12134:	cmp	r0, #32
   12138:	bne	12168 <close@plt+0x10dc>
   1213c:	movw	r0, #29000	; 0x7148
   12140:	movt	r0, #2
   12144:	ldr	r0, [r0]
   12148:	bl	15198 <close@plt+0x410c>
   1214c:	cmp	r0, #0
   12150:	subeq	sp, fp, #16
   12154:	popeq	{r4, r5, r6, sl, fp, pc}
   12158:	movw	r0, #28912	; 0x70f0
   1215c:	movt	r0, #2
   12160:	ldr	r0, [r0]
   12164:	bl	10e88 <_exit@plt>
   12168:	movw	r1, #23977	; 0x5da9
   1216c:	mov	r0, #0
   12170:	mov	r2, #5
   12174:	movt	r1, #1
   12178:	bl	10ec4 <dcgettext@plt>
   1217c:	ldr	r6, [r5, #4]
   12180:	mov	r4, r0
   12184:	bl	10fa8 <__errno_location@plt>
   12188:	ldr	r5, [r0]
   1218c:	cmp	r6, #0
   12190:	bne	121ac <close@plt+0x1120>
   12194:	movw	r2, #23974	; 0x5da6
   12198:	mov	r0, #0
   1219c:	mov	r1, r5
   121a0:	mov	r3, r4
   121a4:	movt	r2, #1
   121a8:	b	121cc <close@plt+0x1140>
   121ac:	mov	r0, r6
   121b0:	bl	140d4 <close@plt+0x3048>
   121b4:	movw	r2, #23989	; 0x5db5
   121b8:	mov	r3, r0
   121bc:	str	r4, [sp]
   121c0:	mov	r0, #0
   121c4:	mov	r1, r5
   121c8:	movt	r2, #1
   121cc:	bl	10f30 <error@plt>
   121d0:	movw	r0, #28912	; 0x70f0
   121d4:	movt	r0, #2
   121d8:	ldr	r0, [r0]
   121dc:	bl	10e88 <_exit@plt>
   121e0:	b	10e58 <posix_fadvise64@plt>
   121e4:	cmp	r0, #0
   121e8:	bxeq	lr
   121ec:	push	{r4, sl, fp, lr}
   121f0:	add	fp, sp, #8
   121f4:	sub	sp, sp, #16
   121f8:	mov	r4, r1
   121fc:	bl	10fe4 <fileno@plt>
   12200:	mov	r1, #0
   12204:	mov	r2, #0
   12208:	mov	r3, #0
   1220c:	str	r1, [sp]
   12210:	stmib	sp, {r1, r4}
   12214:	bl	10e58 <posix_fadvise64@plt>
   12218:	sub	sp, fp, #8
   1221c:	pop	{r4, sl, fp, pc}
   12220:	push	{r4, r5, r6, sl, fp, lr}
   12224:	add	fp, sp, #16
   12228:	sub	sp, sp, #8
   1222c:	mov	r4, r0
   12230:	bl	10fe4 <fileno@plt>
   12234:	cmn	r0, #1
   12238:	ble	122ac <close@plt+0x1220>
   1223c:	mov	r0, r4
   12240:	bl	10f54 <__freading@plt>
   12244:	cmp	r0, #0
   12248:	beq	12274 <close@plt+0x11e8>
   1224c:	mov	r0, r4
   12250:	bl	10fe4 <fileno@plt>
   12254:	mov	r1, #1
   12258:	mov	r2, #0
   1225c:	mov	r3, #0
   12260:	str	r1, [sp]
   12264:	bl	10f00 <lseek64@plt>
   12268:	and	r0, r0, r1
   1226c:	cmn	r0, #1
   12270:	beq	122ac <close@plt+0x1220>
   12274:	mov	r0, r4
   12278:	bl	122bc <close@plt+0x1230>
   1227c:	cmp	r0, #0
   12280:	beq	122ac <close@plt+0x1220>
   12284:	bl	10fa8 <__errno_location@plt>
   12288:	ldr	r6, [r0]
   1228c:	mov	r5, r0
   12290:	mov	r0, r4
   12294:	bl	10ffc <fclose@plt>
   12298:	cmp	r6, #0
   1229c:	strne	r6, [r5]
   122a0:	mvnne	r0, #0
   122a4:	sub	sp, fp, #16
   122a8:	pop	{r4, r5, r6, sl, fp, pc}
   122ac:	mov	r0, r4
   122b0:	sub	sp, fp, #16
   122b4:	pop	{r4, r5, r6, sl, fp, lr}
   122b8:	b	10ffc <fclose@plt>
   122bc:	push	{r4, sl, fp, lr}
   122c0:	add	fp, sp, #8
   122c4:	sub	sp, sp, #8
   122c8:	mov	r4, r0
   122cc:	cmp	r0, #0
   122d0:	beq	12308 <close@plt+0x127c>
   122d4:	mov	r0, r4
   122d8:	bl	10f54 <__freading@plt>
   122dc:	cmp	r0, #0
   122e0:	beq	12308 <close@plt+0x127c>
   122e4:	ldrb	r0, [r4, #1]
   122e8:	tst	r0, #1
   122ec:	beq	12308 <close@plt+0x127c>
   122f0:	mov	r0, #1
   122f4:	mov	r2, #0
   122f8:	mov	r3, #0
   122fc:	str	r0, [sp]
   12300:	mov	r0, r4
   12304:	bl	123f0 <close@plt+0x1364>
   12308:	mov	r0, r4
   1230c:	sub	sp, fp, #8
   12310:	pop	{r4, sl, fp, lr}
   12314:	b	10e70 <fflush@plt>
   12318:	push	{r4, r5, r6, r7, fp, lr}
   1231c:	add	fp, sp, #16
   12320:	mov	r5, r1
   12324:	bl	1105c <fopen64@plt>
   12328:	mov	r4, #0
   1232c:	cmp	r0, #0
   12330:	beq	12398 <close@plt+0x130c>
   12334:	mov	r6, r0
   12338:	bl	10fe4 <fileno@plt>
   1233c:	cmp	r0, #2
   12340:	bhi	123a0 <close@plt+0x1314>
   12344:	bl	14474 <close@plt+0x33e8>
   12348:	cmn	r0, #1
   1234c:	ble	123a8 <close@plt+0x131c>
   12350:	mov	r7, r0
   12354:	mov	r0, r6
   12358:	bl	12220 <close@plt+0x1194>
   1235c:	cmp	r0, #0
   12360:	bne	1237c <close@plt+0x12f0>
   12364:	mov	r0, r7
   12368:	mov	r1, r5
   1236c:	bl	10e28 <fdopen@plt>
   12370:	mov	r4, r0
   12374:	cmp	r0, #0
   12378:	bne	12398 <close@plt+0x130c>
   1237c:	bl	10fa8 <__errno_location@plt>
   12380:	ldr	r5, [r0]
   12384:	mov	r4, r0
   12388:	mov	r0, r7
   1238c:	bl	1108c <close@plt>
   12390:	str	r5, [r4]
   12394:	mov	r4, #0
   12398:	mov	r0, r4
   1239c:	pop	{r4, r5, r6, r7, fp, pc}
   123a0:	mov	r0, r6
   123a4:	pop	{r4, r5, r6, r7, fp, pc}
   123a8:	bl	10fa8 <__errno_location@plt>
   123ac:	ldr	r7, [r0]
   123b0:	mov	r5, r0
   123b4:	mov	r0, r6
   123b8:	bl	12220 <close@plt+0x1194>
   123bc:	mov	r0, r4
   123c0:	str	r7, [r5]
   123c4:	pop	{r4, r5, r6, r7, fp, pc}
   123c8:	push	{r4, r5, r6, sl, fp, lr}
   123cc:	add	fp, sp, #16
   123d0:	mov	r4, r0
   123d4:	bl	10fa8 <__errno_location@plt>
   123d8:	ldr	r6, [r0]
   123dc:	mov	r5, r0
   123e0:	mov	r0, r4
   123e4:	bl	10e7c <free@plt>
   123e8:	str	r6, [r5]
   123ec:	pop	{r4, r5, r6, sl, fp, pc}
   123f0:	push	{r4, r5, r6, r7, fp, lr}
   123f4:	add	fp, sp, #16
   123f8:	sub	sp, sp, #8
   123fc:	mov	r4, r0
   12400:	ldr	r0, [r0, #4]
   12404:	mov	r5, r3
   12408:	mov	r6, r2
   1240c:	ldr	r1, [r4, #8]
   12410:	cmp	r1, r0
   12414:	bne	12430 <close@plt+0x13a4>
   12418:	ldrd	r0, [r4, #16]
   1241c:	cmp	r1, r0
   12420:	bne	12430 <close@plt+0x13a4>
   12424:	ldr	r0, [r4, #36]	; 0x24
   12428:	cmp	r0, #0
   1242c:	beq	12448 <close@plt+0x13bc>
   12430:	mov	r0, r4
   12434:	mov	r2, r6
   12438:	mov	r3, r5
   1243c:	sub	sp, fp, #16
   12440:	pop	{r4, r5, r6, r7, fp, lr}
   12444:	b	11008 <fseeko64@plt>
   12448:	ldr	r7, [fp, #8]
   1244c:	mov	r0, r4
   12450:	bl	10fe4 <fileno@plt>
   12454:	mov	r2, r6
   12458:	mov	r3, r5
   1245c:	str	r7, [sp]
   12460:	bl	10f00 <lseek64@plt>
   12464:	and	r2, r0, r1
   12468:	cmn	r2, #1
   1246c:	beq	1248c <close@plt+0x1400>
   12470:	strd	r0, [r4, #80]	; 0x50
   12474:	ldr	r0, [r4]
   12478:	bic	r0, r0, #16
   1247c:	str	r0, [r4]
   12480:	mov	r0, #0
   12484:	sub	sp, fp, #16
   12488:	pop	{r4, r5, r6, r7, fp, pc}
   1248c:	mvn	r0, #0
   12490:	sub	sp, fp, #16
   12494:	pop	{r4, r5, r6, r7, fp, pc}
   12498:	push	{r4, r5, fp, lr}
   1249c:	add	fp, sp, #8
   124a0:	cmp	r0, #0
   124a4:	beq	12538 <close@plt+0x14ac>
   124a8:	mov	r1, #47	; 0x2f
   124ac:	mov	r4, r0
   124b0:	bl	11038 <strrchr@plt>
   124b4:	cmp	r0, #0
   124b8:	mov	r5, r4
   124bc:	addne	r5, r0, #1
   124c0:	sub	r0, r5, r4
   124c4:	cmp	r0, #7
   124c8:	blt	1251c <close@plt+0x1490>
   124cc:	movw	r1, #24052	; 0x5df4
   124d0:	sub	r0, r5, #7
   124d4:	mov	r2, #7
   124d8:	movt	r1, #1
   124dc:	bl	11074 <strncmp@plt>
   124e0:	cmp	r0, #0
   124e4:	bne	1251c <close@plt+0x1490>
   124e8:	movw	r1, #24060	; 0x5dfc
   124ec:	mov	r0, r5
   124f0:	mov	r2, #3
   124f4:	movt	r1, #1
   124f8:	bl	11074 <strncmp@plt>
   124fc:	cmp	r0, #0
   12500:	beq	1250c <close@plt+0x1480>
   12504:	mov	r4, r5
   12508:	b	1251c <close@plt+0x1490>
   1250c:	movw	r0, #28984	; 0x7138
   12510:	add	r4, r5, #3
   12514:	movt	r0, #2
   12518:	str	r4, [r0]
   1251c:	movw	r0, #28988	; 0x713c
   12520:	movt	r0, #2
   12524:	str	r4, [r0]
   12528:	movw	r0, #29040	; 0x7170
   1252c:	movt	r0, #2
   12530:	str	r4, [r0]
   12534:	pop	{r4, r5, fp, pc}
   12538:	movw	r0, #29000	; 0x7148
   1253c:	mov	r1, #55	; 0x37
   12540:	mov	r2, #1
   12544:	movt	r0, #2
   12548:	ldr	r3, [r0]
   1254c:	movw	r0, #23996	; 0x5dbc
   12550:	movt	r0, #1
   12554:	bl	10ef4 <fwrite@plt>
   12558:	bl	11080 <abort@plt>
   1255c:	push	{r4, r5, r6, sl, fp, lr}
   12560:	add	fp, sp, #16
   12564:	mov	r4, r0
   12568:	movw	r0, #29048	; 0x7178
   1256c:	movt	r0, #2
   12570:	cmp	r4, #0
   12574:	moveq	r4, r0
   12578:	bl	10fa8 <__errno_location@plt>
   1257c:	ldr	r6, [r0]
   12580:	mov	r5, r0
   12584:	mov	r0, r4
   12588:	mov	r1, #48	; 0x30
   1258c:	bl	14fa0 <close@plt+0x3f14>
   12590:	str	r6, [r5]
   12594:	pop	{r4, r5, r6, sl, fp, pc}
   12598:	movw	r1, #29048	; 0x7178
   1259c:	cmp	r0, #0
   125a0:	movt	r1, #2
   125a4:	movne	r1, r0
   125a8:	ldr	r0, [r1]
   125ac:	bx	lr
   125b0:	movw	r2, #29048	; 0x7178
   125b4:	cmp	r0, #0
   125b8:	movt	r2, #2
   125bc:	movne	r2, r0
   125c0:	str	r1, [r2]
   125c4:	bx	lr
   125c8:	movw	r3, #29048	; 0x7178
   125cc:	cmp	r0, #0
   125d0:	and	r2, r2, #1
   125d4:	movt	r3, #2
   125d8:	movne	r3, r0
   125dc:	ubfx	r0, r1, #5, #3
   125e0:	and	r1, r1, #31
   125e4:	add	ip, r3, r0, lsl #2
   125e8:	mov	r0, #1
   125ec:	ldr	r3, [ip, #8]
   125f0:	and	r0, r0, r3, lsr r1
   125f4:	eor	r2, r0, r2
   125f8:	eor	r1, r3, r2, lsl r1
   125fc:	str	r1, [ip, #8]
   12600:	bx	lr
   12604:	movw	r2, #29048	; 0x7178
   12608:	cmp	r0, #0
   1260c:	movt	r2, #2
   12610:	movne	r2, r0
   12614:	ldr	r0, [r2, #4]
   12618:	str	r1, [r2, #4]
   1261c:	bx	lr
   12620:	push	{fp, lr}
   12624:	mov	fp, sp
   12628:	movw	r3, #29048	; 0x7178
   1262c:	cmp	r0, #0
   12630:	movt	r3, #2
   12634:	movne	r3, r0
   12638:	cmp	r1, #0
   1263c:	mov	r0, #10
   12640:	cmpne	r2, #0
   12644:	str	r0, [r3]
   12648:	bne	12650 <close@plt+0x15c4>
   1264c:	bl	11080 <abort@plt>
   12650:	str	r1, [r3, #40]	; 0x28
   12654:	str	r2, [r3, #44]	; 0x2c
   12658:	pop	{fp, pc}
   1265c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12660:	add	fp, sp, #28
   12664:	sub	sp, sp, #20
   12668:	mov	r7, r0
   1266c:	ldr	r0, [fp, #8]
   12670:	movw	r5, #29048	; 0x7178
   12674:	mov	r8, r3
   12678:	mov	r9, r2
   1267c:	mov	sl, r1
   12680:	movt	r5, #2
   12684:	cmp	r0, #0
   12688:	movne	r5, r0
   1268c:	bl	10fa8 <__errno_location@plt>
   12690:	ldr	r2, [r5, #40]	; 0x28
   12694:	ldr	r3, [r5, #44]	; 0x2c
   12698:	mov	r4, r0
   1269c:	ldm	r5, {r0, r1}
   126a0:	add	r5, r5, #8
   126a4:	ldr	r6, [r4]
   126a8:	stm	sp, {r0, r1, r5}
   126ac:	mov	r0, r7
   126b0:	mov	r1, sl
   126b4:	str	r2, [sp, #12]
   126b8:	str	r3, [sp, #16]
   126bc:	mov	r2, r9
   126c0:	mov	r3, r8
   126c4:	bl	126d4 <close@plt+0x1648>
   126c8:	str	r6, [r4]
   126cc:	sub	sp, fp, #28
   126d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   126d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   126d8:	add	fp, sp, #28
   126dc:	sub	sp, sp, #156	; 0x9c
   126e0:	str	r0, [fp, #-84]	; 0xffffffac
   126e4:	add	r0, r2, #1
   126e8:	mov	r6, r1
   126ec:	mov	r7, r3
   126f0:	str	r2, [fp, #-80]	; 0xffffffb0
   126f4:	str	r0, [sp, #80]	; 0x50
   126f8:	ldr	r0, [fp, #12]
   126fc:	and	r1, r0, #1
   12700:	str	r1, [sp, #36]	; 0x24
   12704:	and	r1, r0, #4
   12708:	str	r1, [sp, #32]
   1270c:	ubfx	r8, r0, #1, #1
   12710:	bl	10f0c <__ctype_get_mb_cur_max@plt>
   12714:	str	r0, [sp, #40]	; 0x28
   12718:	ldr	r0, [fp, #24]
   1271c:	ldr	r4, [fp, #8]
   12720:	mov	r1, #0
   12724:	str	r1, [fp, #-52]	; 0xffffffcc
   12728:	mov	r1, #0
   1272c:	str	r1, [sp, #60]	; 0x3c
   12730:	mov	r1, #1
   12734:	str	r1, [sp, #84]	; 0x54
   12738:	str	r0, [sp, #76]	; 0x4c
   1273c:	ldr	r0, [fp, #20]
   12740:	str	r0, [sp, #72]	; 0x48
   12744:	mov	r0, #0
   12748:	str	r0, [sp, #56]	; 0x38
   1274c:	mov	r0, #0
   12750:	str	r0, [fp, #-88]	; 0xffffffa8
   12754:	mov	r0, #0
   12758:	str	r0, [fp, #-72]	; 0xffffffb8
   1275c:	mov	r0, #0
   12760:	cmp	r4, #10
   12764:	bhi	13a80 <close@plt+0x29f4>
   12768:	add	r1, pc, #24
   1276c:	ldr	ip, [fp, #-84]	; 0xffffffac
   12770:	ldr	lr, [fp, #-80]	; 0xffffffb0
   12774:	mov	r5, r6
   12778:	mov	r9, #0
   1277c:	mov	r2, #1
   12780:	mov	r3, #0
   12784:	ldr	pc, [r1, r4, lsl #2]
   12788:	andeq	r2, r1, r0, asr r8
   1278c:	andeq	r2, r1, ip, lsl #17
   12790:	andeq	r2, r1, r0, ror #16
   12794:	andeq	r2, r1, r8, asr #16
   12798:	andeq	r2, r1, r0, lsl #17
   1279c:	andeq	r2, r1, r4, ror #17
   127a0:	andeq	r2, r1, r0, ror r8
   127a4:	andeq	r2, r1, ip, asr fp
   127a8:			; <UNDEFINED> instruction: 0x000127b4
   127ac:			; <UNDEFINED> instruction: 0x000127b4
   127b0:	andeq	r2, r1, ip, ror #19
   127b4:	movw	r6, #24144	; 0x5e50
   127b8:	mov	r0, #0
   127bc:	mov	r2, #5
   127c0:	movt	r6, #1
   127c4:	mov	r1, r6
   127c8:	bl	10ec4 <dcgettext@plt>
   127cc:	cmp	r0, r6
   127d0:	str	r0, [sp, #72]	; 0x48
   127d4:	bne	129c4 <close@plt+0x1938>
   127d8:	bl	153fc <close@plt+0x4370>
   127dc:	ldrb	r1, [r0]
   127e0:	and	r1, r1, #223	; 0xdf
   127e4:	cmp	r1, #71	; 0x47
   127e8:	beq	12944 <close@plt+0x18b8>
   127ec:	cmp	r1, #85	; 0x55
   127f0:	bne	129a8 <close@plt+0x191c>
   127f4:	ldrb	r1, [r0, #1]
   127f8:	and	r1, r1, #223	; 0xdf
   127fc:	cmp	r1, #84	; 0x54
   12800:	bne	129a8 <close@plt+0x191c>
   12804:	ldrb	r1, [r0, #2]
   12808:	and	r1, r1, #223	; 0xdf
   1280c:	cmp	r1, #70	; 0x46
   12810:	bne	129a8 <close@plt+0x191c>
   12814:	ldrb	r1, [r0, #3]
   12818:	cmp	r1, #45	; 0x2d
   1281c:	bne	129a8 <close@plt+0x191c>
   12820:	ldrb	r1, [r0, #4]
   12824:	cmp	r1, #56	; 0x38
   12828:	bne	129a8 <close@plt+0x191c>
   1282c:	ldrb	r0, [r0, #5]
   12830:	cmp	r0, #0
   12834:	movw	r0, #24148	; 0x5e54
   12838:	movt	r0, #1
   1283c:	str	r0, [sp, #72]	; 0x48
   12840:	bne	129a8 <close@plt+0x191c>
   12844:	b	129c4 <close@plt+0x1938>
   12848:	mov	r0, #1
   1284c:	b	1288c <close@plt+0x1800>
   12850:	mov	r4, #0
   12854:	mov	r9, #0
   12858:	mov	r2, r0
   1285c:	b	128dc <close@plt+0x1850>
   12860:	tst	r8, #1
   12864:	bne	1288c <close@plt+0x1800>
   12868:	mov	r2, r0
   1286c:	b	128b4 <close@plt+0x1828>
   12870:	mov	r0, #1
   12874:	mov	r9, #0
   12878:	mov	r4, #5
   1287c:	b	128f8 <close@plt+0x186c>
   12880:	mov	r2, #1
   12884:	tst	r8, #1
   12888:	beq	128b4 <close@plt+0x1828>
   1288c:	mov	r1, #1
   12890:	mov	r9, #0
   12894:	mov	r4, #2
   12898:	mov	r2, r0
   1289c:	mov	r3, #1
   128a0:	str	r1, [fp, #-72]	; 0xffffffb8
   128a4:	movw	r1, #24146	; 0x5e52
   128a8:	movt	r1, #1
   128ac:	str	r1, [fp, #-88]	; 0xffffffa8
   128b0:	b	12b5c <close@plt+0x1ad0>
   128b4:	cmp	r5, #0
   128b8:	mov	r9, #1
   128bc:	mov	r4, #2
   128c0:	movne	r0, #39	; 0x27
   128c4:	strbne	r0, [ip]
   128c8:	movw	r0, #24146	; 0x5e52
   128cc:	movt	r0, #1
   128d0:	str	r0, [fp, #-88]	; 0xffffffa8
   128d4:	mov	r0, #1
   128d8:	str	r0, [fp, #-72]	; 0xffffffb8
   128dc:	mov	r3, #0
   128e0:	b	12b5c <close@plt+0x1ad0>
   128e4:	mov	r4, #5
   128e8:	tst	r8, #1
   128ec:	beq	12914 <close@plt+0x1888>
   128f0:	mov	r0, #1
   128f4:	mov	r9, #0
   128f8:	str	r0, [fp, #-72]	; 0xffffffb8
   128fc:	movw	r0, #24142	; 0x5e4e
   12900:	mov	r2, #1
   12904:	mov	r3, #1
   12908:	movt	r0, #1
   1290c:	str	r0, [fp, #-88]	; 0xffffffa8
   12910:	b	12b5c <close@plt+0x1ad0>
   12914:	cmp	r5, #0
   12918:	mov	r3, #0
   1291c:	mov	r9, #1
   12920:	mov	r2, #1
   12924:	movne	r0, #34	; 0x22
   12928:	strbne	r0, [ip]
   1292c:	movw	r0, #24142	; 0x5e4e
   12930:	movt	r0, #1
   12934:	str	r0, [fp, #-88]	; 0xffffffa8
   12938:	mov	r0, #1
   1293c:	str	r0, [fp, #-72]	; 0xffffffb8
   12940:	b	12b5c <close@plt+0x1ad0>
   12944:	ldrb	r1, [r0, #1]
   12948:	and	r1, r1, #223	; 0xdf
   1294c:	cmp	r1, #66	; 0x42
   12950:	bne	129a8 <close@plt+0x191c>
   12954:	ldrb	r1, [r0, #2]
   12958:	cmp	r1, #49	; 0x31
   1295c:	bne	129a8 <close@plt+0x191c>
   12960:	ldrb	r1, [r0, #3]
   12964:	cmp	r1, #56	; 0x38
   12968:	bne	129a8 <close@plt+0x191c>
   1296c:	ldrb	r1, [r0, #4]
   12970:	cmp	r1, #48	; 0x30
   12974:	bne	129a8 <close@plt+0x191c>
   12978:	ldrb	r1, [r0, #5]
   1297c:	cmp	r1, #51	; 0x33
   12980:	bne	129a8 <close@plt+0x191c>
   12984:	ldrb	r1, [r0, #6]
   12988:	cmp	r1, #48	; 0x30
   1298c:	bne	129a8 <close@plt+0x191c>
   12990:	ldrb	r0, [r0, #7]
   12994:	cmp	r0, #0
   12998:	movw	r0, #24156	; 0x5e5c
   1299c:	movt	r0, #1
   129a0:	str	r0, [sp, #72]	; 0x48
   129a4:	beq	129c4 <close@plt+0x1938>
   129a8:	movw	r1, #24142	; 0x5e4e
   129ac:	movw	r0, #24146	; 0x5e52
   129b0:	cmp	r4, #9
   129b4:	movt	r1, #1
   129b8:	movt	r0, #1
   129bc:	moveq	r0, r1
   129c0:	str	r0, [sp, #72]	; 0x48
   129c4:	movw	r6, #24146	; 0x5e52
   129c8:	mov	r0, #0
   129cc:	mov	r2, #5
   129d0:	movt	r6, #1
   129d4:	mov	r1, r6
   129d8:	bl	10ec4 <dcgettext@plt>
   129dc:	cmp	r0, r6
   129e0:	str	r0, [sp, #76]	; 0x4c
   129e4:	beq	12a30 <close@plt+0x19a4>
   129e8:	ldr	ip, [fp, #-84]	; 0xffffffac
   129ec:	mov	r9, #0
   129f0:	tst	r8, #1
   129f4:	bne	12b38 <close@plt+0x1aac>
   129f8:	ldr	r0, [sp, #72]	; 0x48
   129fc:	ldrb	r0, [r0]
   12a00:	cmp	r0, #0
   12a04:	beq	12b38 <close@plt+0x1aac>
   12a08:	ldr	r1, [sp, #72]	; 0x48
   12a0c:	mov	r9, #0
   12a10:	add	r1, r1, #1
   12a14:	cmp	r9, r5
   12a18:	strbcc	r0, [ip, r9]
   12a1c:	ldrb	r0, [r1, r9]
   12a20:	add	r9, r9, #1
   12a24:	cmp	r0, #0
   12a28:	bne	12a14 <close@plt+0x1988>
   12a2c:	b	12b38 <close@plt+0x1aac>
   12a30:	bl	153fc <close@plt+0x4370>
   12a34:	ldrb	r1, [r0]
   12a38:	and	r1, r1, #223	; 0xdf
   12a3c:	cmp	r1, #71	; 0x47
   12a40:	beq	12ab0 <close@plt+0x1a24>
   12a44:	ldr	ip, [fp, #-84]	; 0xffffffac
   12a48:	cmp	r1, #85	; 0x55
   12a4c:	bne	12b0c <close@plt+0x1a80>
   12a50:	ldrb	r1, [r0, #1]
   12a54:	and	r1, r1, #223	; 0xdf
   12a58:	cmp	r1, #84	; 0x54
   12a5c:	bne	12b0c <close@plt+0x1a80>
   12a60:	ldrb	r1, [r0, #2]
   12a64:	and	r1, r1, #223	; 0xdf
   12a68:	cmp	r1, #70	; 0x46
   12a6c:	bne	12b0c <close@plt+0x1a80>
   12a70:	ldrb	r1, [r0, #3]
   12a74:	cmp	r1, #45	; 0x2d
   12a78:	bne	12b0c <close@plt+0x1a80>
   12a7c:	ldrb	r1, [r0, #4]
   12a80:	cmp	r1, #56	; 0x38
   12a84:	bne	12b0c <close@plt+0x1a80>
   12a88:	ldrb	r0, [r0, #5]
   12a8c:	cmp	r0, #0
   12a90:	bne	12b0c <close@plt+0x1a80>
   12a94:	movw	r0, #24152	; 0x5e58
   12a98:	movt	r0, #1
   12a9c:	str	r0, [sp, #76]	; 0x4c
   12aa0:	mov	r9, #0
   12aa4:	tst	r8, #1
   12aa8:	beq	129f8 <close@plt+0x196c>
   12aac:	b	12b38 <close@plt+0x1aac>
   12ab0:	ldrb	r1, [r0, #1]
   12ab4:	ldr	ip, [fp, #-84]	; 0xffffffac
   12ab8:	and	r1, r1, #223	; 0xdf
   12abc:	cmp	r1, #66	; 0x42
   12ac0:	bne	12b0c <close@plt+0x1a80>
   12ac4:	ldrb	r1, [r0, #2]
   12ac8:	cmp	r1, #49	; 0x31
   12acc:	bne	12b0c <close@plt+0x1a80>
   12ad0:	ldrb	r1, [r0, #3]
   12ad4:	cmp	r1, #56	; 0x38
   12ad8:	bne	12b0c <close@plt+0x1a80>
   12adc:	ldrb	r1, [r0, #4]
   12ae0:	cmp	r1, #48	; 0x30
   12ae4:	bne	12b0c <close@plt+0x1a80>
   12ae8:	ldrb	r1, [r0, #5]
   12aec:	cmp	r1, #51	; 0x33
   12af0:	bne	12b0c <close@plt+0x1a80>
   12af4:	ldrb	r1, [r0, #6]
   12af8:	cmp	r1, #48	; 0x30
   12afc:	bne	12b0c <close@plt+0x1a80>
   12b00:	ldrb	r0, [r0, #7]
   12b04:	cmp	r0, #0
   12b08:	beq	13920 <close@plt+0x2894>
   12b0c:	movw	r0, #24146	; 0x5e52
   12b10:	cmp	r4, #9
   12b14:	movt	r0, #1
   12b18:	mov	r1, r0
   12b1c:	movw	r0, #24142	; 0x5e4e
   12b20:	movt	r0, #1
   12b24:	moveq	r1, r0
   12b28:	str	r1, [sp, #76]	; 0x4c
   12b2c:	mov	r9, #0
   12b30:	tst	r8, #1
   12b34:	beq	129f8 <close@plt+0x196c>
   12b38:	ldr	r6, [sp, #76]	; 0x4c
   12b3c:	mov	r0, r6
   12b40:	bl	10f9c <strlen@plt>
   12b44:	ldr	ip, [fp, #-84]	; 0xffffffac
   12b48:	ldr	lr, [fp, #-80]	; 0xffffffb0
   12b4c:	str	r0, [fp, #-72]	; 0xffffffb8
   12b50:	str	r6, [fp, #-88]	; 0xffffffa8
   12b54:	mov	r2, #1
   12b58:	mov	r3, r8
   12b5c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12b60:	str	r4, [fp, #-64]	; 0xffffffc0
   12b64:	mov	sl, #0
   12b68:	str	r3, [fp, #-76]	; 0xffffffb4
   12b6c:	str	r2, [sp, #88]	; 0x58
   12b70:	cmp	r0, #0
   12b74:	movwne	r0, #1
   12b78:	and	r1, r0, r3
   12b7c:	and	r1, r2, r1
   12b80:	str	r1, [sp, #48]	; 0x30
   12b84:	sub	r1, r4, #2
   12b88:	clz	r1, r1
   12b8c:	lsr	r1, r1, #5
   12b90:	and	r1, r1, r3
   12b94:	str	r1, [sp, #44]	; 0x2c
   12b98:	subs	r1, r4, #2
   12b9c:	eor	r4, r3, #1
   12ba0:	movwne	r1, #1
   12ba4:	str	r4, [sp, #92]	; 0x5c
   12ba8:	orr	r4, r1, r4
   12bac:	and	r1, r1, r2
   12bb0:	and	r0, r0, r1
   12bb4:	str	r4, [sp, #64]	; 0x40
   12bb8:	ldr	r4, [sp, #84]	; 0x54
   12bbc:	str	r0, [fp, #-60]	; 0xffffffc4
   12bc0:	orr	r0, r1, r3
   12bc4:	ldr	r1, [fp, #16]
   12bc8:	eor	r0, r0, #1
   12bcc:	clz	r1, r1
   12bd0:	lsr	r1, r1, #5
   12bd4:	orr	r0, r1, r0
   12bd8:	str	r0, [fp, #-68]	; 0xffffffbc
   12bdc:	eor	r0, r2, #1
   12be0:	str	r0, [sp, #52]	; 0x34
   12be4:	cmn	r7, #1
   12be8:	beq	12bf8 <close@plt+0x1b6c>
   12bec:	cmp	sl, r7
   12bf0:	bne	12c04 <close@plt+0x1b78>
   12bf4:	b	13898 <close@plt+0x280c>
   12bf8:	ldrb	r0, [lr, sl]
   12bfc:	cmp	r0, #0
   12c00:	beq	138a0 <close@plt+0x2814>
   12c04:	ldr	r0, [fp, #-60]	; 0xffffffc4
   12c08:	cmp	r0, #0
   12c0c:	beq	12c6c <close@plt+0x1be0>
   12c10:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12c14:	mov	r6, r5
   12c18:	add	r5, sl, r0
   12c1c:	cmp	r0, #2
   12c20:	bcc	12c8c <close@plt+0x1c00>
   12c24:	mov	r0, #0
   12c28:	cmn	r7, #1
   12c2c:	str	r0, [fp, #-56]	; 0xffffffc8
   12c30:	bne	12c48 <close@plt+0x1bbc>
   12c34:	mov	r0, lr
   12c38:	bl	10f9c <strlen@plt>
   12c3c:	ldr	lr, [fp, #-80]	; 0xffffffb0
   12c40:	ldr	ip, [fp, #-84]	; 0xffffffac
   12c44:	mov	r7, r0
   12c48:	cmp	r5, r7
   12c4c:	bls	12c9c <close@plt+0x1c10>
   12c50:	mov	r0, #0
   12c54:	mov	r5, r6
   12c58:	str	r0, [fp, #-48]	; 0xffffffd0
   12c5c:	ldrb	r6, [lr, sl]
   12c60:	cmp	r6, #126	; 0x7e
   12c64:	bls	12cec <close@plt+0x1c60>
   12c68:	b	13248 <close@plt+0x21bc>
   12c6c:	mov	r0, #0
   12c70:	str	r0, [fp, #-56]	; 0xffffffc8
   12c74:	mov	r0, #0
   12c78:	str	r0, [fp, #-48]	; 0xffffffd0
   12c7c:	ldrb	r6, [lr, sl]
   12c80:	cmp	r6, #126	; 0x7e
   12c84:	bls	12cec <close@plt+0x1c60>
   12c88:	b	13248 <close@plt+0x21bc>
   12c8c:	mov	r0, #0
   12c90:	str	r0, [fp, #-56]	; 0xffffffc8
   12c94:	cmp	r5, r7
   12c98:	bhi	12c50 <close@plt+0x1bc4>
   12c9c:	ldr	r1, [fp, #-88]	; 0xffffffa8
   12ca0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   12ca4:	add	r0, lr, sl
   12ca8:	bl	10f90 <bcmp@plt>
   12cac:	ldr	r2, [sp, #92]	; 0x5c
   12cb0:	cmp	r0, #0
   12cb4:	mov	r1, r0
   12cb8:	mov	r5, r6
   12cbc:	movwne	r1, #1
   12cc0:	orr	r1, r1, r2
   12cc4:	tst	r1, #1
   12cc8:	beq	13960 <close@plt+0x28d4>
   12ccc:	ldr	ip, [fp, #-84]	; 0xffffffac
   12cd0:	ldr	lr, [fp, #-80]	; 0xffffffb0
   12cd4:	clz	r0, r0
   12cd8:	lsr	r0, r0, #5
   12cdc:	str	r0, [fp, #-48]	; 0xffffffd0
   12ce0:	ldrb	r6, [lr, sl]
   12ce4:	cmp	r6, #126	; 0x7e
   12ce8:	bhi	13248 <close@plt+0x21bc>
   12cec:	add	r3, pc, #16
   12cf0:	mov	r8, #1
   12cf4:	mov	r2, #110	; 0x6e
   12cf8:	mov	r0, #97	; 0x61
   12cfc:	mov	r1, #0
   12d00:	ldr	pc, [r3, r6, lsl #2]
   12d04:	andeq	r3, r1, r0
   12d08:	andeq	r3, r1, r8, asr #4
   12d0c:	andeq	r3, r1, r8, asr #4
   12d10:	andeq	r3, r1, r8, asr #4
   12d14:	andeq	r3, r1, r8, asr #4
   12d18:	andeq	r3, r1, r8, asr #4
   12d1c:	andeq	r3, r1, r8, asr #4
   12d20:	strdeq	r3, [r1], -ip
   12d24:	andeq	r2, r1, r0, ror #31
   12d28:	ldrdeq	r2, [r1], -r8
   12d2c:	andeq	r2, r1, ip, ror #31
   12d30:	andeq	r3, r1, ip, lsl r1
   12d34:	ldrdeq	r2, [r1], -r0
   12d38:	andeq	r2, r1, r8, ror #31
   12d3c:	andeq	r3, r1, r8, asr #4
   12d40:	andeq	r3, r1, r8, asr #4
   12d44:	andeq	r3, r1, r8, asr #4
   12d48:	andeq	r3, r1, r8, asr #4
   12d4c:	andeq	r3, r1, r8, asr #4
   12d50:	andeq	r3, r1, r8, asr #4
   12d54:	andeq	r3, r1, r8, asr #4
   12d58:	andeq	r3, r1, r8, asr #4
   12d5c:	andeq	r3, r1, r8, asr #4
   12d60:	andeq	r3, r1, r8, asr #4
   12d64:	andeq	r3, r1, r8, asr #4
   12d68:	andeq	r3, r1, r8, asr #4
   12d6c:	andeq	r3, r1, r8, asr #4
   12d70:	andeq	r3, r1, r8, asr #4
   12d74:	andeq	r3, r1, r8, asr #4
   12d78:	andeq	r3, r1, r8, asr #4
   12d7c:	andeq	r3, r1, r8, asr #4
   12d80:	andeq	r3, r1, r8, asr #4
   12d84:	andeq	r2, r1, r4, ror pc
   12d88:	andeq	r2, r1, r8, ror pc
   12d8c:	andeq	r2, r1, r8, ror pc
   12d90:	andeq	r2, r1, r8, ror #30
   12d94:	andeq	r2, r1, r8, ror pc
   12d98:	andeq	r2, r1, r0, lsl #30
   12d9c:	andeq	r2, r1, r8, ror pc
   12da0:	andeq	r3, r1, r4, lsr #2
   12da4:	andeq	r2, r1, r8, ror pc
   12da8:	andeq	r2, r1, r8, ror pc
   12dac:	andeq	r2, r1, r8, ror pc
   12db0:	andeq	r2, r1, r0, lsl #30
   12db4:	andeq	r2, r1, r0, lsl #30
   12db8:	andeq	r2, r1, r0, lsl #30
   12dbc:	andeq	r2, r1, r0, lsl #30
   12dc0:	andeq	r2, r1, r0, lsl #30
   12dc4:	andeq	r2, r1, r0, lsl #30
   12dc8:	andeq	r2, r1, r0, lsl #30
   12dcc:	andeq	r2, r1, r0, lsl #30
   12dd0:	andeq	r2, r1, r0, lsl #30
   12dd4:	andeq	r2, r1, r0, lsl #30
   12dd8:	andeq	r2, r1, r0, lsl #30
   12ddc:	andeq	r2, r1, r0, lsl #30
   12de0:	andeq	r2, r1, r0, lsl #30
   12de4:	andeq	r2, r1, r0, lsl #30
   12de8:	andeq	r2, r1, r0, lsl #30
   12dec:	andeq	r2, r1, r0, lsl #30
   12df0:	andeq	r2, r1, r8, ror pc
   12df4:	andeq	r2, r1, r8, ror pc
   12df8:	andeq	r2, r1, r8, ror pc
   12dfc:	andeq	r2, r1, r8, ror pc
   12e00:	andeq	r3, r1, r8, ror #1
   12e04:	andeq	r3, r1, r8, asr #4
   12e08:	andeq	r2, r1, r0, lsl #30
   12e0c:	andeq	r2, r1, r0, lsl #30
   12e10:	andeq	r2, r1, r0, lsl #30
   12e14:	andeq	r2, r1, r0, lsl #30
   12e18:	andeq	r2, r1, r0, lsl #30
   12e1c:	andeq	r2, r1, r0, lsl #30
   12e20:	andeq	r2, r1, r0, lsl #30
   12e24:	andeq	r2, r1, r0, lsl #30
   12e28:	andeq	r2, r1, r0, lsl #30
   12e2c:	andeq	r2, r1, r0, lsl #30
   12e30:	andeq	r2, r1, r0, lsl #30
   12e34:	andeq	r2, r1, r0, lsl #30
   12e38:	andeq	r2, r1, r0, lsl #30
   12e3c:	andeq	r2, r1, r0, lsl #30
   12e40:	andeq	r2, r1, r0, lsl #30
   12e44:	andeq	r2, r1, r0, lsl #30
   12e48:	andeq	r2, r1, r0, lsl #30
   12e4c:	andeq	r2, r1, r0, lsl #30
   12e50:	andeq	r2, r1, r0, lsl #30
   12e54:	andeq	r2, r1, r0, lsl #30
   12e58:	andeq	r2, r1, r0, lsl #30
   12e5c:	andeq	r2, r1, r0, lsl #30
   12e60:	andeq	r2, r1, r0, lsl #30
   12e64:	andeq	r2, r1, r0, lsl #30
   12e68:	andeq	r2, r1, r0, lsl #30
   12e6c:	andeq	r2, r1, r0, lsl #30
   12e70:	andeq	r2, r1, r8, ror pc
   12e74:	andeq	r2, r1, ip, lsr #31
   12e78:	andeq	r2, r1, r0, lsl #30
   12e7c:	andeq	r2, r1, r8, ror pc
   12e80:	andeq	r2, r1, r0, lsl #30
   12e84:	andeq	r2, r1, r8, ror pc
   12e88:	andeq	r2, r1, r0, lsl #30
   12e8c:	andeq	r2, r1, r0, lsl #30
   12e90:	andeq	r2, r1, r0, lsl #30
   12e94:	andeq	r2, r1, r0, lsl #30
   12e98:	andeq	r2, r1, r0, lsl #30
   12e9c:	andeq	r2, r1, r0, lsl #30
   12ea0:	andeq	r2, r1, r0, lsl #30
   12ea4:	andeq	r2, r1, r0, lsl #30
   12ea8:	andeq	r2, r1, r0, lsl #30
   12eac:	andeq	r2, r1, r0, lsl #30
   12eb0:	andeq	r2, r1, r0, lsl #30
   12eb4:	andeq	r2, r1, r0, lsl #30
   12eb8:	andeq	r2, r1, r0, lsl #30
   12ebc:	andeq	r2, r1, r0, lsl #30
   12ec0:	andeq	r2, r1, r0, lsl #30
   12ec4:	andeq	r2, r1, r0, lsl #30
   12ec8:	andeq	r2, r1, r0, lsl #30
   12ecc:	andeq	r2, r1, r0, lsl #30
   12ed0:	andeq	r2, r1, r0, lsl #30
   12ed4:	andeq	r2, r1, r0, lsl #30
   12ed8:	andeq	r2, r1, r0, lsl #30
   12edc:	andeq	r2, r1, r0, lsl #30
   12ee0:	andeq	r2, r1, r0, lsl #30
   12ee4:	andeq	r2, r1, r0, lsl #30
   12ee8:	andeq	r2, r1, r0, lsl #30
   12eec:	andeq	r2, r1, r0, lsl #30
   12ef0:	andeq	r2, r1, r0, asr #30
   12ef4:	andeq	r2, r1, r8, ror pc
   12ef8:	andeq	r2, r1, r0, asr #30
   12efc:	andeq	r2, r1, r8, ror #30
   12f00:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12f04:	tst	r0, #1
   12f08:	bne	131c0 <close@plt+0x2134>
   12f0c:	ldr	r1, [fp, #16]
   12f10:	ubfx	r0, r6, #5, #3
   12f14:	mov	r2, #1
   12f18:	ldr	r0, [r1, r0, lsl #2]
   12f1c:	and	r1, r6, #31
   12f20:	tst	r0, r2, lsl r1
   12f24:	beq	131c0 <close@plt+0x2134>
   12f28:	mov	r0, r6
   12f2c:	mov	r1, r8
   12f30:	ldr	r2, [fp, #-76]	; 0xffffffb4
   12f34:	tst	r2, #1
   12f38:	beq	131e0 <close@plt+0x2154>
   12f3c:	b	1393c <close@plt+0x28b0>
   12f40:	cmp	r7, #1
   12f44:	beq	12f68 <close@plt+0x1edc>
   12f48:	mov	r8, #0
   12f4c:	cmn	r7, #1
   12f50:	bne	131ac <close@plt+0x2120>
   12f54:	ldrb	r0, [lr, #1]
   12f58:	cmp	r0, #0
   12f5c:	beq	12f68 <close@plt+0x1edc>
   12f60:	mvn	r7, #0
   12f64:	b	131ac <close@plt+0x2120>
   12f68:	mov	r8, #0
   12f6c:	cmp	sl, #0
   12f70:	bne	131ac <close@plt+0x2120>
   12f74:	mov	r1, #1
   12f78:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12f7c:	cmp	r0, #2
   12f80:	bne	12f98 <close@plt+0x1f0c>
   12f84:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12f88:	mov	r8, r1
   12f8c:	tst	r0, #1
   12f90:	beq	12f00 <close@plt+0x1e74>
   12f94:	b	1393c <close@plt+0x28b0>
   12f98:	mov	r8, r1
   12f9c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12fa0:	tst	r0, #1
   12fa4:	beq	12f0c <close@plt+0x1e80>
   12fa8:	b	131c0 <close@plt+0x2134>
   12fac:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12fb0:	cmp	r0, #2
   12fb4:	bne	13274 <close@plt+0x21e8>
   12fb8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12fbc:	tst	r0, #1
   12fc0:	bne	1393c <close@plt+0x28b0>
   12fc4:	mov	r0, #0
   12fc8:	str	r0, [fp, #-56]	; 0xffffffc8
   12fcc:	b	1328c <close@plt+0x2200>
   12fd0:	mov	r0, #102	; 0x66
   12fd4:	b	132fc <close@plt+0x2270>
   12fd8:	mov	r2, #116	; 0x74
   12fdc:	b	12fec <close@plt+0x1f60>
   12fe0:	mov	r0, #98	; 0x62
   12fe4:	b	132fc <close@plt+0x2270>
   12fe8:	mov	r2, #114	; 0x72
   12fec:	ldr	r0, [sp, #64]	; 0x40
   12ff0:	tst	r0, #1
   12ff4:	mov	r0, r2
   12ff8:	bne	132fc <close@plt+0x2270>
   12ffc:	b	1393c <close@plt+0x28b0>
   13000:	ldr	r0, [sp, #88]	; 0x58
   13004:	tst	r0, #1
   13008:	beq	1331c <close@plt+0x2290>
   1300c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13010:	tst	r0, #1
   13014:	bne	13a78 <close@plt+0x29ec>
   13018:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1301c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   13020:	subs	r0, r0, #2
   13024:	movwne	r0, #1
   13028:	orr	r0, r0, r1
   1302c:	tst	r0, #1
   13030:	bne	1306c <close@plt+0x1fe0>
   13034:	cmp	r9, r5
   13038:	movcc	r0, #39	; 0x27
   1303c:	strbcc	r0, [ip, r9]
   13040:	add	r0, r9, #1
   13044:	cmp	r0, r5
   13048:	movcc	r1, #36	; 0x24
   1304c:	strbcc	r1, [ip, r0]
   13050:	add	r0, r9, #2
   13054:	add	r9, r9, #3
   13058:	cmp	r0, r5
   1305c:	movcc	r1, #39	; 0x27
   13060:	strbcc	r1, [ip, r0]
   13064:	mov	r0, #1
   13068:	str	r0, [fp, #-52]	; 0xffffffcc
   1306c:	mov	r1, #1
   13070:	cmp	r9, r5
   13074:	mov	r8, #0
   13078:	mov	r6, #48	; 0x30
   1307c:	str	r1, [fp, #-56]	; 0xffffffc8
   13080:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13084:	movcc	r0, #92	; 0x5c
   13088:	strbcc	r0, [ip, r9]
   1308c:	add	r0, r9, #1
   13090:	cmp	r1, #2
   13094:	beq	134e8 <close@plt+0x245c>
   13098:	add	r1, sl, #1
   1309c:	cmp	r1, r7
   130a0:	bcs	134e8 <close@plt+0x245c>
   130a4:	ldrb	r1, [lr, r1]
   130a8:	sub	r1, r1, #48	; 0x30
   130ac:	uxtb	r1, r1
   130b0:	cmp	r1, #9
   130b4:	bhi	134e8 <close@plt+0x245c>
   130b8:	cmp	r0, r5
   130bc:	movcc	r1, #48	; 0x30
   130c0:	strbcc	r1, [ip, r0]
   130c4:	add	r0, r9, #2
   130c8:	add	r9, r9, #3
   130cc:	cmp	r0, r5
   130d0:	movcc	r1, #48	; 0x30
   130d4:	strbcc	r1, [ip, r0]
   130d8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   130dc:	tst	r0, #1
   130e0:	beq	12f0c <close@plt+0x1e80>
   130e4:	b	131c0 <close@plt+0x2134>
   130e8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   130ec:	mov	r6, #63	; 0x3f
   130f0:	cmp	r0, #5
   130f4:	beq	134fc <close@plt+0x2470>
   130f8:	mov	r1, #0
   130fc:	cmp	r0, #2
   13100:	str	r1, [fp, #-56]	; 0xffffffc8
   13104:	bne	135c4 <close@plt+0x2538>
   13108:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1310c:	mov	r8, #0
   13110:	tst	r0, #1
   13114:	beq	12f00 <close@plt+0x1e74>
   13118:	b	1393c <close@plt+0x28b0>
   1311c:	mov	r0, #118	; 0x76
   13120:	b	132fc <close@plt+0x2270>
   13124:	mov	r0, #1
   13128:	mov	r6, #39	; 0x27
   1312c:	str	r0, [sp, #60]	; 0x3c
   13130:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13134:	cmp	r0, #2
   13138:	bne	1333c <close@plt+0x22b0>
   1313c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13140:	tst	r0, #1
   13144:	bne	1393c <close@plt+0x28b0>
   13148:	ldr	r2, [sp, #56]	; 0x38
   1314c:	clz	r1, r5
   13150:	mov	r8, #1
   13154:	lsr	r1, r1, #5
   13158:	cmp	r2, #0
   1315c:	mov	r0, r2
   13160:	movwne	r0, #1
   13164:	orrs	r0, r0, r1
   13168:	moveq	r2, r5
   1316c:	moveq	r5, r0
   13170:	cmp	r9, r5
   13174:	str	r2, [sp, #56]	; 0x38
   13178:	movcc	r0, #39	; 0x27
   1317c:	strbcc	r0, [ip, r9]
   13180:	add	r0, r9, #1
   13184:	cmp	r0, r5
   13188:	movcc	r1, #92	; 0x5c
   1318c:	strbcc	r1, [ip, r0]
   13190:	add	r0, r9, #2
   13194:	add	r9, r9, #3
   13198:	cmp	r0, r5
   1319c:	movcc	r1, #39	; 0x27
   131a0:	strbcc	r1, [ip, r0]
   131a4:	mov	r0, #0
   131a8:	str	r0, [fp, #-52]	; 0xffffffcc
   131ac:	mov	r0, #0
   131b0:	str	r0, [fp, #-56]	; 0xffffffc8
   131b4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   131b8:	tst	r0, #1
   131bc:	beq	12f0c <close@plt+0x1e80>
   131c0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   131c4:	mov	r1, r8
   131c8:	cmp	r0, #0
   131cc:	mov	r0, r6
   131d0:	beq	13294 <close@plt+0x2208>
   131d4:	ldr	r2, [fp, #-76]	; 0xffffffb4
   131d8:	tst	r2, #1
   131dc:	bne	1393c <close@plt+0x28b0>
   131e0:	ldr	r2, [fp, #-64]	; 0xffffffc0
   131e4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   131e8:	subs	r2, r2, #2
   131ec:	movwne	r2, #1
   131f0:	orr	r2, r2, r3
   131f4:	tst	r2, #1
   131f8:	bne	13234 <close@plt+0x21a8>
   131fc:	cmp	r9, r5
   13200:	movcc	r2, #39	; 0x27
   13204:	strbcc	r2, [ip, r9]
   13208:	add	r2, r9, #1
   1320c:	cmp	r2, r5
   13210:	movcc	r3, #36	; 0x24
   13214:	strbcc	r3, [ip, r2]
   13218:	add	r2, r9, #2
   1321c:	add	r9, r9, #3
   13220:	cmp	r2, r5
   13224:	movcc	r3, #39	; 0x27
   13228:	strbcc	r3, [ip, r2]
   1322c:	mov	r2, #1
   13230:	str	r2, [fp, #-52]	; 0xffffffcc
   13234:	cmp	r9, r5
   13238:	movcc	r2, #92	; 0x5c
   1323c:	strbcc	r2, [ip, r9]
   13240:	add	r9, r9, #1
   13244:	b	132dc <close@plt+0x2250>
   13248:	ldr	r0, [sp, #40]	; 0x28
   1324c:	cmp	r0, #1
   13250:	bne	13350 <close@plt+0x22c4>
   13254:	bl	10f78 <__ctype_b_loc@plt>
   13258:	ldr	r0, [r0]
   1325c:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13260:	mov	r1, #1
   13264:	add	r0, r0, r6, lsl #1
   13268:	ldrb	r0, [r0, #1]
   1326c:	ubfx	r8, r0, #6, #1
   13270:	b	136a8 <close@plt+0x261c>
   13274:	ldr	r1, [sp, #48]	; 0x30
   13278:	mov	r0, #0
   1327c:	str	r0, [fp, #-56]	; 0xffffffc8
   13280:	mov	r0, #92	; 0x5c
   13284:	cmp	r1, #0
   13288:	beq	132fc <close@plt+0x2270>
   1328c:	mov	r6, #92	; 0x5c
   13290:	mov	r8, #0
   13294:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13298:	cmp	r0, #0
   1329c:	bne	132d4 <close@plt+0x2248>
   132a0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   132a4:	tst	r0, #1
   132a8:	beq	132d4 <close@plt+0x2248>
   132ac:	cmp	r9, r5
   132b0:	movcc	r0, #39	; 0x27
   132b4:	strbcc	r0, [ip, r9]
   132b8:	add	r0, r9, #1
   132bc:	add	r9, r9, #2
   132c0:	cmp	r0, r5
   132c4:	movcc	r1, #39	; 0x27
   132c8:	strbcc	r1, [ip, r0]
   132cc:	mov	r0, #0
   132d0:	str	r0, [fp, #-52]	; 0xffffffcc
   132d4:	mov	r1, r8
   132d8:	mov	r0, r6
   132dc:	cmp	r9, r5
   132e0:	and	r4, r4, r1
   132e4:	strbcc	r0, [ip, r9]
   132e8:	add	r9, r9, #1
   132ec:	add	sl, sl, #1
   132f0:	cmn	r7, #1
   132f4:	bne	12bec <close@plt+0x1b60>
   132f8:	b	12bf8 <close@plt+0x1b6c>
   132fc:	mov	r1, #0
   13300:	mov	r8, #0
   13304:	str	r1, [fp, #-56]	; 0xffffffc8
   13308:	ldr	r1, [sp, #88]	; 0x58
   1330c:	tst	r1, #1
   13310:	mov	r1, #0
   13314:	beq	12f00 <close@plt+0x1e74>
   13318:	b	131d4 <close@plt+0x2148>
   1331c:	ldr	r0, [sp, #36]	; 0x24
   13320:	mov	r6, #0
   13324:	mov	r8, #0
   13328:	cmp	r0, #0
   1332c:	mov	r0, #0
   13330:	str	r0, [fp, #-56]	; 0xffffffc8
   13334:	bne	132ec <close@plt+0x2260>
   13338:	b	12f00 <close@plt+0x1e74>
   1333c:	mov	r8, #1
   13340:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13344:	tst	r0, #1
   13348:	beq	12f0c <close@plt+0x1e80>
   1334c:	b	131c0 <close@plt+0x2134>
   13350:	mov	r0, #0
   13354:	cmn	r7, #1
   13358:	str	r0, [fp, #-36]	; 0xffffffdc
   1335c:	str	r0, [fp, #-40]	; 0xffffffd8
   13360:	bne	13374 <close@plt+0x22e8>
   13364:	mov	r0, lr
   13368:	bl	10f9c <strlen@plt>
   1336c:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13370:	mov	r7, r0
   13374:	ldr	r0, [sp, #44]	; 0x2c
   13378:	str	r4, [sp, #84]	; 0x54
   1337c:	str	r5, [sp, #28]
   13380:	cmp	r0, #0
   13384:	beq	135d8 <close@plt+0x254c>
   13388:	ldr	r0, [sp, #80]	; 0x50
   1338c:	mov	r8, #1
   13390:	mov	r5, #0
   13394:	add	r0, r0, sl
   13398:	str	r0, [sp, #24]
   1339c:	sub	r0, fp, #40	; 0x28
   133a0:	mov	r3, r0
   133a4:	b	133e0 <close@plt+0x2354>
   133a8:	ldr	r5, [sp, #68]	; 0x44
   133ac:	add	r5, r0, r5
   133b0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   133b4:	bl	10ee8 <iswprint@plt>
   133b8:	cmp	r0, #0
   133bc:	sub	r4, fp, #40	; 0x28
   133c0:	movwne	r0, #1
   133c4:	and	r8, r8, r0
   133c8:	mov	r0, r4
   133cc:	bl	10ea0 <mbsinit@plt>
   133d0:	ldr	lr, [fp, #-80]	; 0xffffffb0
   133d4:	mov	r3, r4
   133d8:	cmp	r0, #0
   133dc:	bne	1369c <close@plt+0x2610>
   133e0:	str	r5, [sp, #68]	; 0x44
   133e4:	add	r5, r5, sl
   133e8:	sub	r0, fp, #44	; 0x2c
   133ec:	add	r1, lr, r5
   133f0:	sub	r2, r7, r5
   133f4:	bl	15434 <close@plt+0x43a8>
   133f8:	cmn	r0, #2
   133fc:	beq	1365c <close@plt+0x25d0>
   13400:	ldr	ip, [fp, #-84]	; 0xffffffac
   13404:	cmn	r0, #1
   13408:	beq	13650 <close@plt+0x25c4>
   1340c:	cmp	r0, #0
   13410:	beq	13654 <close@plt+0x25c8>
   13414:	cmp	r0, #2
   13418:	bcc	133a8 <close@plt+0x231c>
   1341c:	ldr	r1, [sp, #68]	; 0x44
   13420:	ldr	r2, [sp, #24]
   13424:	add	r1, r2, r1
   13428:	sub	r2, r0, #1
   1342c:	ldrb	r3, [r1]
   13430:	sub	r3, r3, #91	; 0x5b
   13434:	cmp	r3, #33	; 0x21
   13438:	bls	13458 <close@plt+0x23cc>
   1343c:	add	r1, r1, #1
   13440:	subs	r2, r2, #1
   13444:	beq	133a8 <close@plt+0x231c>
   13448:	ldrb	r3, [r1]
   1344c:	sub	r3, r3, #91	; 0x5b
   13450:	cmp	r3, #33	; 0x21
   13454:	bhi	1343c <close@plt+0x23b0>
   13458:	add	r5, pc, #0
   1345c:	ldr	pc, [r5, r3, lsl #2]
   13460:	andeq	r3, r1, r4, ror r9
   13464:	andeq	r3, r1, r4, ror r9
   13468:	andeq	r3, r1, ip, lsr r4
   1346c:	andeq	r3, r1, r4, ror r9
   13470:	andeq	r3, r1, ip, lsr r4
   13474:	andeq	r3, r1, r4, ror r9
   13478:	andeq	r3, r1, ip, lsr r4
   1347c:	andeq	r3, r1, ip, lsr r4
   13480:	andeq	r3, r1, ip, lsr r4
   13484:	andeq	r3, r1, ip, lsr r4
   13488:	andeq	r3, r1, ip, lsr r4
   1348c:	andeq	r3, r1, ip, lsr r4
   13490:	andeq	r3, r1, ip, lsr r4
   13494:	andeq	r3, r1, ip, lsr r4
   13498:	andeq	r3, r1, ip, lsr r4
   1349c:	andeq	r3, r1, ip, lsr r4
   134a0:	andeq	r3, r1, ip, lsr r4
   134a4:	andeq	r3, r1, ip, lsr r4
   134a8:	andeq	r3, r1, ip, lsr r4
   134ac:	andeq	r3, r1, ip, lsr r4
   134b0:	andeq	r3, r1, ip, lsr r4
   134b4:	andeq	r3, r1, ip, lsr r4
   134b8:	andeq	r3, r1, ip, lsr r4
   134bc:	andeq	r3, r1, ip, lsr r4
   134c0:	andeq	r3, r1, ip, lsr r4
   134c4:	andeq	r3, r1, ip, lsr r4
   134c8:	andeq	r3, r1, ip, lsr r4
   134cc:	andeq	r3, r1, ip, lsr r4
   134d0:	andeq	r3, r1, ip, lsr r4
   134d4:	andeq	r3, r1, ip, lsr r4
   134d8:	andeq	r3, r1, ip, lsr r4
   134dc:	andeq	r3, r1, ip, lsr r4
   134e0:	andeq	r3, r1, ip, lsr r4
   134e4:	andeq	r3, r1, r4, ror r9
   134e8:	mov	r9, r0
   134ec:	ldr	r0, [fp, #-68]	; 0xffffffbc
   134f0:	tst	r0, #1
   134f4:	beq	12f0c <close@plt+0x1e80>
   134f8:	b	131c0 <close@plt+0x2134>
   134fc:	mov	r0, #0
   13500:	str	r0, [fp, #-56]	; 0xffffffc8
   13504:	ldr	r0, [sp, #32]
   13508:	cmp	r0, #0
   1350c:	beq	135c4 <close@plt+0x2538>
   13510:	add	r0, sl, #2
   13514:	mov	r1, r7
   13518:	cmp	r0, r7
   1351c:	bcs	135c4 <close@plt+0x2538>
   13520:	add	r1, sl, lr
   13524:	ldrb	r1, [r1, #1]
   13528:	cmp	r1, #63	; 0x3f
   1352c:	bne	135c4 <close@plt+0x2538>
   13530:	ldrb	r8, [lr, r0]
   13534:	sub	r2, r8, #33	; 0x21
   13538:	cmp	r2, #29
   1353c:	bhi	135c4 <close@plt+0x2538>
   13540:	mov	r1, r4
   13544:	movw	r4, #20929	; 0x51c1
   13548:	mov	r3, #1
   1354c:	movt	r4, #14336	; 0x3800
   13550:	tst	r4, r3, lsl r2
   13554:	beq	13880 <close@plt+0x27f4>
   13558:	ldr	r2, [fp, #-76]	; 0xffffffb4
   1355c:	tst	r2, #1
   13560:	bne	1393c <close@plt+0x28b0>
   13564:	cmp	r9, r5
   13568:	mov	r6, r8
   1356c:	mov	r4, r1
   13570:	mov	sl, r0
   13574:	mov	r8, #0
   13578:	movcc	r2, #63	; 0x3f
   1357c:	strbcc	r2, [ip, r9]
   13580:	add	r2, r9, #1
   13584:	cmp	r2, r5
   13588:	movcc	r3, #34	; 0x22
   1358c:	strbcc	r3, [ip, r2]
   13590:	add	r2, r9, #2
   13594:	cmp	r2, r5
   13598:	movcc	r3, #34	; 0x22
   1359c:	strbcc	r3, [ip, r2]
   135a0:	add	r2, r9, #3
   135a4:	add	r9, r9, #4
   135a8:	cmp	r2, r5
   135ac:	movcc	r3, #63	; 0x3f
   135b0:	strbcc	r3, [ip, r2]
   135b4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   135b8:	tst	r0, #1
   135bc:	beq	12f0c <close@plt+0x1e80>
   135c0:	b	131c0 <close@plt+0x2134>
   135c4:	mov	r8, #0
   135c8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   135cc:	tst	r0, #1
   135d0:	beq	12f0c <close@plt+0x1e80>
   135d4:	b	131c0 <close@plt+0x2134>
   135d8:	mov	r8, #1
   135dc:	mov	r5, #0
   135e0:	sub	r4, fp, #40	; 0x28
   135e4:	str	r5, [sp, #68]	; 0x44
   135e8:	add	r5, r5, sl
   135ec:	sub	r0, fp, #44	; 0x2c
   135f0:	mov	r3, r4
   135f4:	add	r1, lr, r5
   135f8:	sub	r2, r7, r5
   135fc:	bl	15434 <close@plt+0x43a8>
   13600:	cmn	r0, #2
   13604:	beq	1365c <close@plt+0x25d0>
   13608:	cmn	r0, #1
   1360c:	beq	13650 <close@plt+0x25c4>
   13610:	ldr	r5, [sp, #68]	; 0x44
   13614:	cmp	r0, #0
   13618:	beq	13698 <close@plt+0x260c>
   1361c:	add	r5, r0, r5
   13620:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13624:	bl	10ee8 <iswprint@plt>
   13628:	cmp	r0, #0
   1362c:	sub	r4, fp, #40	; 0x28
   13630:	movwne	r0, #1
   13634:	and	r8, r8, r0
   13638:	mov	r0, r4
   1363c:	bl	10ea0 <mbsinit@plt>
   13640:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13644:	cmp	r0, #0
   13648:	beq	135e4 <close@plt+0x2558>
   1364c:	b	1369c <close@plt+0x2610>
   13650:	mov	r8, #0
   13654:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13658:	b	13690 <close@plt+0x2604>
   1365c:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13660:	mov	r8, #0
   13664:	cmp	r5, r7
   13668:	bcs	13690 <close@plt+0x2604>
   1366c:	ldrb	r0, [lr, r5]
   13670:	cmp	r0, #0
   13674:	beq	13690 <close@plt+0x2604>
   13678:	ldr	r0, [sp, #68]	; 0x44
   1367c:	add	r0, r0, #1
   13680:	add	r5, r0, sl
   13684:	str	r0, [sp, #68]	; 0x44
   13688:	cmp	r5, r7
   1368c:	bcc	1366c <close@plt+0x25e0>
   13690:	ldr	r5, [sp, #68]	; 0x44
   13694:	b	1369c <close@plt+0x2610>
   13698:	ldr	lr, [fp, #-80]	; 0xffffffb0
   1369c:	mov	r1, r5
   136a0:	ldr	r5, [sp, #28]
   136a4:	ldr	r4, [sp, #84]	; 0x54
   136a8:	ldr	r0, [sp, #52]	; 0x34
   136ac:	ldr	ip, [fp, #-84]	; 0xffffffac
   136b0:	cmp	r1, #1
   136b4:	orr	r2, r8, r0
   136b8:	mov	r0, r1
   136bc:	bhi	136c8 <close@plt+0x263c>
   136c0:	tst	r2, #1
   136c4:	bne	12f00 <close@plt+0x1e74>
   136c8:	add	r0, r0, sl
   136cc:	str	r2, [sp, #84]	; 0x54
   136d0:	str	r0, [fp, #-56]	; 0xffffffc8
   136d4:	mov	r0, #0
   136d8:	tst	r2, #1
   136dc:	bne	137bc <close@plt+0x2730>
   136e0:	ldr	r1, [fp, #-76]	; 0xffffffb4
   136e4:	tst	r1, #1
   136e8:	bne	1393c <close@plt+0x28b0>
   136ec:	ldr	r1, [fp, #-64]	; 0xffffffc0
   136f0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   136f4:	subs	r2, r1, #2
   136f8:	movwne	r2, #1
   136fc:	orr	r2, r2, r0
   13700:	tst	r2, #1
   13704:	bne	13740 <close@plt+0x26b4>
   13708:	cmp	r9, r5
   1370c:	add	r2, r9, #1
   13710:	mov	r0, #1
   13714:	movcc	r1, #39	; 0x27
   13718:	str	r0, [fp, #-52]	; 0xffffffcc
   1371c:	strbcc	r1, [ip, r9]
   13720:	cmp	r2, r5
   13724:	movcc	r1, #36	; 0x24
   13728:	strbcc	r1, [ip, r2]
   1372c:	add	r2, r9, #2
   13730:	add	r9, r9, #3
   13734:	cmp	r2, r5
   13738:	movcc	r1, #39	; 0x27
   1373c:	strbcc	r1, [ip, r2]
   13740:	cmp	r9, r5
   13744:	add	r2, r9, #1
   13748:	movcc	r1, #92	; 0x5c
   1374c:	strbcc	r1, [ip, r9]
   13750:	cmp	r2, r5
   13754:	bcs	13768 <close@plt+0x26dc>
   13758:	uxtb	r3, r6
   1375c:	mov	r1, #48	; 0x30
   13760:	orr	r3, r1, r3, lsr #6
   13764:	strb	r3, [ip, r2]
   13768:	add	r2, r9, #2
   1376c:	add	r9, r9, #3
   13770:	cmp	r2, r5
   13774:	lsrcc	r3, r6, #3
   13778:	movcc	r1, #6
   1377c:	bficc	r3, r1, #3, #29
   13780:	mov	r1, #6
   13784:	bfi	r6, r1, #3, #29
   13788:	strbcc	r3, [ip, r2]
   1378c:	mov	r2, #1
   13790:	b	137f0 <close@plt+0x2764>
   13794:	ldr	r1, [sp, #80]	; 0x50
   13798:	cmp	r9, r2
   1379c:	mov	r5, r2
   137a0:	ldr	r2, [sp, #84]	; 0x54
   137a4:	strbcc	r6, [ip, r9]
   137a8:	add	r9, r9, #1
   137ac:	ldrb	r6, [r1, sl]
   137b0:	mov	sl, r3
   137b4:	tst	r2, #1
   137b8:	beq	136e0 <close@plt+0x2654>
   137bc:	ldr	r1, [fp, #-48]	; 0xffffffd0
   137c0:	tst	r1, #1
   137c4:	beq	137e4 <close@plt+0x2758>
   137c8:	cmp	r9, r5
   137cc:	mov	r2, r0
   137d0:	movcc	r1, #92	; 0x5c
   137d4:	strbcc	r1, [ip, r9]
   137d8:	add	r9, r9, #1
   137dc:	mov	r1, #0
   137e0:	b	137ec <close@plt+0x2760>
   137e4:	mov	r1, #0
   137e8:	mov	r2, r0
   137ec:	str	r1, [fp, #-48]	; 0xffffffd0
   137f0:	mov	r0, r2
   137f4:	and	r1, r2, #1
   137f8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   137fc:	add	r3, sl, #1
   13800:	cmp	r2, r3
   13804:	bls	13864 <close@plt+0x27d8>
   13808:	mov	r2, r5
   1380c:	ldr	r5, [fp, #-52]	; 0xffffffcc
   13810:	cmp	r1, #0
   13814:	movwne	r1, #1
   13818:	mvn	r5, r5
   1381c:	orr	r5, r5, r1
   13820:	tst	r5, #1
   13824:	bne	13794 <close@plt+0x2708>
   13828:	cmp	r9, r2
   1382c:	movcc	r5, r4
   13830:	movcc	r4, #39	; 0x27
   13834:	strbcc	r4, [ip, r9]
   13838:	movcc	r4, r5
   1383c:	add	r5, r9, #1
   13840:	add	r9, r9, #2
   13844:	cmp	r5, r2
   13848:	movcc	r1, r4
   1384c:	movcc	r4, #39	; 0x27
   13850:	strbcc	r4, [ip, r5]
   13854:	movcc	r4, r1
   13858:	mov	r1, #0
   1385c:	str	r1, [fp, #-52]	; 0xffffffcc
   13860:	b	13794 <close@plt+0x2708>
   13864:	cmp	r1, #0
   13868:	movwne	r1, #1
   1386c:	str	r1, [fp, #-56]	; 0xffffffc8
   13870:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13874:	cmp	r0, #0
   13878:	beq	132a0 <close@plt+0x2214>
   1387c:	b	132d4 <close@plt+0x2248>
   13880:	mov	r8, #0
   13884:	mov	r4, r1
   13888:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1388c:	tst	r0, #1
   13890:	beq	12f0c <close@plt+0x1e80>
   13894:	b	131c0 <close@plt+0x2134>
   13898:	mov	r7, sl
   1389c:	b	138a4 <close@plt+0x2818>
   138a0:	mvn	r7, #0
   138a4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   138a8:	ldr	r3, [fp, #-76]	; 0xffffffb4
   138ac:	ldr	r2, [sp, #88]	; 0x58
   138b0:	eor	r0, r1, #2
   138b4:	orr	r0, r0, r9
   138b8:	clz	r0, r0
   138bc:	lsr	r0, r0, #5
   138c0:	tst	r3, r0
   138c4:	bne	1393c <close@plt+0x28b0>
   138c8:	subs	r0, r1, #2
   138cc:	movwne	r0, #1
   138d0:	orr	r0, r3, r0
   138d4:	tst	r0, #1
   138d8:	ldreq	r0, [sp, #60]	; 0x3c
   138dc:	eoreq	r0, r0, #1
   138e0:	tsteq	r0, #1
   138e4:	bne	13a18 <close@plt+0x298c>
   138e8:	tst	r4, #1
   138ec:	bne	139dc <close@plt+0x2950>
   138f0:	ldr	r6, [sp, #56]	; 0x38
   138f4:	mov	r8, #0
   138f8:	cmp	r6, #0
   138fc:	beq	13a14 <close@plt+0x2988>
   13900:	mov	r1, #0
   13904:	mov	r4, #2
   13908:	cmp	r5, #0
   1390c:	mov	r0, r2
   13910:	mov	r3, #0
   13914:	str	r1, [sp, #84]	; 0x54
   13918:	beq	12760 <close@plt+0x16d4>
   1391c:	b	13a18 <close@plt+0x298c>
   13920:	movw	r0, #24160	; 0x5e60
   13924:	movt	r0, #1
   13928:	str	r0, [sp, #76]	; 0x4c
   1392c:	mov	r9, #0
   13930:	tst	r8, #1
   13934:	beq	129f8 <close@plt+0x196c>
   13938:	b	12b38 <close@plt+0x1aac>
   1393c:	ldr	r1, [sp, #88]	; 0x58
   13940:	mov	r0, #2
   13944:	tst	r1, #1
   13948:	movwne	r0, #4
   1394c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   13950:	ldr	r1, [fp, #12]
   13954:	cmp	r2, #2
   13958:	moveq	r2, r0
   1395c:	b	13994 <close@plt+0x2908>
   13960:	ldr	ip, [fp, #-84]	; 0xffffffac
   13964:	ldr	lr, [fp, #-80]	; 0xffffffb0
   13968:	ldr	r1, [fp, #12]
   1396c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   13970:	b	13994 <close@plt+0x2908>
   13974:	ldr	r1, [sp, #88]	; 0x58
   13978:	ldr	lr, [fp, #-80]	; 0xffffffb0
   1397c:	ldr	r5, [sp, #28]
   13980:	mov	r0, #2
   13984:	tst	r1, #1
   13988:	ldr	r1, [fp, #12]
   1398c:	movwne	r0, #4
   13990:	mov	r2, r0
   13994:	mov	r0, #0
   13998:	bic	r1, r1, #2
   1399c:	str	r2, [sp]
   139a0:	mov	r2, lr
   139a4:	str	r0, [sp, #8]
   139a8:	ldr	r0, [sp, #72]	; 0x48
   139ac:	str	r1, [sp, #4]
   139b0:	mov	r1, r5
   139b4:	str	r0, [sp, #12]
   139b8:	ldr	r0, [sp, #76]	; 0x4c
   139bc:	str	r0, [sp, #16]
   139c0:	mov	r0, ip
   139c4:	mov	r3, r7
   139c8:	bl	126d4 <close@plt+0x1648>
   139cc:	mov	r9, r0
   139d0:	mov	r0, r9
   139d4:	sub	sp, fp, #28
   139d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   139dc:	mov	r0, #5
   139e0:	ldr	r1, [sp, #56]	; 0x38
   139e4:	ldr	r2, [fp, #-80]	; 0xffffffb0
   139e8:	str	r0, [sp]
   139ec:	ldr	r0, [fp, #12]
   139f0:	str	r0, [sp, #4]
   139f4:	ldr	r0, [fp, #16]
   139f8:	str	r0, [sp, #8]
   139fc:	ldr	r0, [sp, #72]	; 0x48
   13a00:	str	r0, [sp, #12]
   13a04:	ldr	r0, [sp, #76]	; 0x4c
   13a08:	str	r0, [sp, #16]
   13a0c:	ldr	r0, [fp, #-84]	; 0xffffffac
   13a10:	b	139c4 <close@plt+0x2938>
   13a14:	mov	r3, #0
   13a18:	ldr	r1, [fp, #-88]	; 0xffffffa8
   13a1c:	cmp	r1, #0
   13a20:	beq	13a5c <close@plt+0x29d0>
   13a24:	ldr	r2, [fp, #-84]	; 0xffffffac
   13a28:	tst	r3, #1
   13a2c:	bne	13a60 <close@plt+0x29d4>
   13a30:	ldrb	r0, [r1]
   13a34:	cmp	r0, #0
   13a38:	beq	13a60 <close@plt+0x29d4>
   13a3c:	add	r1, r1, #1
   13a40:	cmp	r9, r5
   13a44:	strbcc	r0, [r2, r9]
   13a48:	add	r9, r9, #1
   13a4c:	ldrb	r0, [r1], #1
   13a50:	cmp	r0, #0
   13a54:	bne	13a40 <close@plt+0x29b4>
   13a58:	b	13a60 <close@plt+0x29d4>
   13a5c:	ldr	r2, [fp, #-84]	; 0xffffffac
   13a60:	cmp	r9, r5
   13a64:	movcc	r0, #0
   13a68:	strbcc	r0, [r2, r9]
   13a6c:	mov	r0, r9
   13a70:	sub	sp, fp, #28
   13a74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13a78:	mov	r0, #4
   13a7c:	b	1394c <close@plt+0x28c0>
   13a80:	bl	11080 <abort@plt>
   13a84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13a88:	add	fp, sp, #28
   13a8c:	sub	sp, sp, #28
   13a90:	movw	r5, #29048	; 0x7178
   13a94:	cmp	r2, #0
   13a98:	mov	r4, r1
   13a9c:	mov	r7, r0
   13aa0:	str	r0, [sp, #20]
   13aa4:	movt	r5, #2
   13aa8:	movne	r5, r2
   13aac:	bl	10fa8 <__errno_location@plt>
   13ab0:	mov	sl, r0
   13ab4:	ldr	r2, [r5, #40]	; 0x28
   13ab8:	ldr	r3, [r5, #44]	; 0x2c
   13abc:	ldm	r5, {r0, r1}
   13ac0:	orr	r8, r1, #1
   13ac4:	add	r9, r5, #8
   13ac8:	mov	r1, #0
   13acc:	ldr	r6, [sl]
   13ad0:	stm	sp, {r0, r8, r9}
   13ad4:	mov	r0, #0
   13ad8:	str	r2, [sp, #12]
   13adc:	str	r3, [sp, #16]
   13ae0:	mov	r2, r7
   13ae4:	mov	r3, r4
   13ae8:	str	r6, [sp, #24]
   13aec:	mov	r6, r4
   13af0:	bl	126d4 <close@plt+0x1648>
   13af4:	add	r7, r0, #1
   13af8:	mov	r0, r7
   13afc:	bl	14b70 <close@plt+0x3ae4>
   13b00:	mov	r4, r0
   13b04:	ldr	r0, [r5]
   13b08:	ldr	r2, [r5, #44]	; 0x2c
   13b0c:	ldr	r1, [r5, #40]	; 0x28
   13b10:	mov	r3, r6
   13b14:	stm	sp, {r0, r8, r9}
   13b18:	str	r2, [sp, #16]
   13b1c:	ldr	r2, [sp, #20]
   13b20:	str	r1, [sp, #12]
   13b24:	mov	r0, r4
   13b28:	mov	r1, r7
   13b2c:	bl	126d4 <close@plt+0x1648>
   13b30:	ldr	r0, [sp, #24]
   13b34:	str	r0, [sl]
   13b38:	mov	r0, r4
   13b3c:	sub	sp, fp, #28
   13b40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13b44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13b48:	add	fp, sp, #28
   13b4c:	sub	sp, sp, #36	; 0x24
   13b50:	movw	r8, #29048	; 0x7178
   13b54:	cmp	r3, #0
   13b58:	mov	r4, r2
   13b5c:	str	r2, [sp, #24]
   13b60:	mov	r5, r1
   13b64:	mov	r6, r0
   13b68:	str	r0, [sp, #20]
   13b6c:	movt	r8, #2
   13b70:	movne	r8, r3
   13b74:	bl	10fa8 <__errno_location@plt>
   13b78:	str	r0, [sp, #28]
   13b7c:	ldr	r1, [r8, #40]	; 0x28
   13b80:	ldr	r2, [r8, #44]	; 0x2c
   13b84:	ldr	r7, [r0]
   13b88:	cmp	r4, #0
   13b8c:	add	sl, r8, #8
   13b90:	mov	r0, #0
   13b94:	ldm	r8, {r3, r9}
   13b98:	orreq	r9, r9, #1
   13b9c:	stm	sp, {r3, r9, sl}
   13ba0:	str	r1, [sp, #12]
   13ba4:	str	r2, [sp, #16]
   13ba8:	mov	r1, #0
   13bac:	mov	r2, r6
   13bb0:	mov	r3, r5
   13bb4:	str	r7, [sp, #32]
   13bb8:	mov	r7, r5
   13bbc:	bl	126d4 <close@plt+0x1648>
   13bc0:	add	r4, r0, #1
   13bc4:	mov	r5, r0
   13bc8:	mov	r0, r4
   13bcc:	bl	14b70 <close@plt+0x3ae4>
   13bd0:	mov	r6, r0
   13bd4:	ldr	r0, [r8]
   13bd8:	ldr	r2, [r8, #44]	; 0x2c
   13bdc:	ldr	r1, [r8, #40]	; 0x28
   13be0:	mov	r3, r7
   13be4:	stm	sp, {r0, r9, sl}
   13be8:	str	r2, [sp, #16]
   13bec:	ldr	r2, [sp, #20]
   13bf0:	str	r1, [sp, #12]
   13bf4:	mov	r0, r6
   13bf8:	mov	r1, r4
   13bfc:	bl	126d4 <close@plt+0x1648>
   13c00:	ldr	r0, [sp, #24]
   13c04:	ldr	r1, [sp, #32]
   13c08:	ldr	r2, [sp, #28]
   13c0c:	cmp	r0, #0
   13c10:	str	r1, [r2]
   13c14:	strne	r5, [r0]
   13c18:	mov	r0, r6
   13c1c:	sub	sp, fp, #28
   13c20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13c24:	push	{r4, r5, r6, r7, fp, lr}
   13c28:	add	fp, sp, #16
   13c2c:	movw	r4, #28968	; 0x7128
   13c30:	movt	r4, #2
   13c34:	ldrd	r6, [r4]
   13c38:	cmp	r7, #2
   13c3c:	blt	13c68 <close@plt+0x2bdc>
   13c40:	add	r5, r6, #12
   13c44:	mov	r7, #0
   13c48:	ldr	r0, [r5, r7, lsl #3]
   13c4c:	bl	123c8 <close@plt+0x133c>
   13c50:	ldr	r1, [r4, #4]
   13c54:	add	r2, r7, #2
   13c58:	add	r0, r7, #1
   13c5c:	mov	r7, r0
   13c60:	cmp	r2, r1
   13c64:	blt	13c48 <close@plt+0x2bbc>
   13c68:	ldr	r0, [r6, #4]
   13c6c:	movw	r5, #29096	; 0x71a8
   13c70:	movt	r5, #2
   13c74:	cmp	r0, r5
   13c78:	beq	13c8c <close@plt+0x2c00>
   13c7c:	bl	123c8 <close@plt+0x133c>
   13c80:	mov	r0, #256	; 0x100
   13c84:	str	r0, [r4, #8]
   13c88:	str	r5, [r4, #12]
   13c8c:	add	r5, r4, #8
   13c90:	cmp	r6, r5
   13c94:	beq	13ca4 <close@plt+0x2c18>
   13c98:	mov	r0, r6
   13c9c:	bl	123c8 <close@plt+0x133c>
   13ca0:	str	r5, [r4]
   13ca4:	mov	r0, #1
   13ca8:	str	r0, [r4, #4]
   13cac:	pop	{r4, r5, r6, r7, fp, pc}
   13cb0:	movw	r3, #29048	; 0x7178
   13cb4:	mvn	r2, #0
   13cb8:	movt	r3, #2
   13cbc:	b	13cc0 <close@plt+0x2c34>
   13cc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13cc4:	add	fp, sp, #28
   13cc8:	sub	sp, sp, #44	; 0x2c
   13ccc:	mov	r7, r3
   13cd0:	str	r2, [sp, #36]	; 0x24
   13cd4:	str	r1, [sp, #32]
   13cd8:	mov	r5, r0
   13cdc:	bl	10fa8 <__errno_location@plt>
   13ce0:	cmp	r5, #0
   13ce4:	bmi	13e4c <close@plt+0x2dc0>
   13ce8:	cmn	r5, #-2147483647	; 0x80000001
   13cec:	beq	13e4c <close@plt+0x2dc0>
   13cf0:	movw	r8, #28968	; 0x7128
   13cf4:	mov	r4, r0
   13cf8:	ldr	r0, [r0]
   13cfc:	movt	r8, #2
   13d00:	str	r4, [sp, #28]
   13d04:	ldr	r1, [r8, #4]
   13d08:	ldr	r6, [r8]
   13d0c:	str	r0, [sp, #24]
   13d10:	cmp	r1, r5
   13d14:	ble	13d20 <close@plt+0x2c94>
   13d18:	mov	sl, r6
   13d1c:	b	13d88 <close@plt+0x2cfc>
   13d20:	mov	r0, #8
   13d24:	add	r9, r8, #8
   13d28:	str	r1, [fp, #-32]	; 0xffffffe0
   13d2c:	sub	r1, r5, r1
   13d30:	mvn	r3, #-2147483648	; 0x80000000
   13d34:	str	r0, [sp]
   13d38:	subs	r0, r6, r9
   13d3c:	add	r2, r1, #1
   13d40:	sub	r1, fp, #32
   13d44:	movne	r0, r6
   13d48:	bl	14d70 <close@plt+0x3ce4>
   13d4c:	mov	sl, r0
   13d50:	cmp	r6, r9
   13d54:	str	r0, [r8]
   13d58:	bne	13d64 <close@plt+0x2cd8>
   13d5c:	ldrd	r0, [r8, #8]
   13d60:	stm	sl, {r0, r1}
   13d64:	ldr	r1, [r8, #4]
   13d68:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13d6c:	add	r0, sl, r1, lsl #3
   13d70:	sub	r1, r2, r1
   13d74:	lsl	r2, r1, #3
   13d78:	mov	r1, #0
   13d7c:	bl	10fcc <memset@plt>
   13d80:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13d84:	str	r0, [r8, #4]
   13d88:	mov	r9, sl
   13d8c:	ldm	r7, {r0, r1}
   13d90:	orr	r8, r1, #1
   13d94:	add	r1, r7, #8
   13d98:	ldr	r2, [r7, #40]	; 0x28
   13d9c:	ldr	r3, [r7, #44]	; 0x2c
   13da0:	ldr	r6, [r9, r5, lsl #3]!
   13da4:	str	r1, [sp, #20]
   13da8:	ldr	r4, [r9, #4]!
   13dac:	stm	sp, {r0, r8}
   13db0:	add	r0, sp, #8
   13db4:	stm	r0, {r1, r2, r3}
   13db8:	ldr	r2, [sp, #32]
   13dbc:	ldr	r3, [sp, #36]	; 0x24
   13dc0:	mov	r1, r6
   13dc4:	mov	r0, r4
   13dc8:	bl	126d4 <close@plt+0x1648>
   13dcc:	cmp	r6, r0
   13dd0:	bhi	13e34 <close@plt+0x2da8>
   13dd4:	add	r6, r0, #1
   13dd8:	movw	r0, #29096	; 0x71a8
   13ddc:	movt	r0, #2
   13de0:	str	r6, [sl, r5, lsl #3]
   13de4:	cmp	r4, r0
   13de8:	beq	13df4 <close@plt+0x2d68>
   13dec:	mov	r0, r4
   13df0:	bl	123c8 <close@plt+0x133c>
   13df4:	mov	r0, r6
   13df8:	bl	14b70 <close@plt+0x3ae4>
   13dfc:	str	r0, [r9]
   13e00:	mov	r4, r0
   13e04:	add	r3, sp, #8
   13e08:	ldr	r0, [r7]
   13e0c:	ldr	r1, [r7, #40]	; 0x28
   13e10:	ldr	r2, [r7, #44]	; 0x2c
   13e14:	stm	sp, {r0, r8}
   13e18:	ldr	r0, [sp, #20]
   13e1c:	stm	r3, {r0, r1, r2}
   13e20:	ldr	r2, [sp, #32]
   13e24:	ldr	r3, [sp, #36]	; 0x24
   13e28:	mov	r0, r4
   13e2c:	mov	r1, r6
   13e30:	bl	126d4 <close@plt+0x1648>
   13e34:	ldr	r1, [sp, #24]
   13e38:	ldr	r0, [sp, #28]
   13e3c:	str	r1, [r0]
   13e40:	mov	r0, r4
   13e44:	sub	sp, fp, #28
   13e48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13e4c:	bl	11080 <abort@plt>
   13e50:	movw	r3, #29048	; 0x7178
   13e54:	movt	r3, #2
   13e58:	b	13cc0 <close@plt+0x2c34>
   13e5c:	movw	r3, #29048	; 0x7178
   13e60:	mov	r1, r0
   13e64:	mov	r0, #0
   13e68:	mvn	r2, #0
   13e6c:	movt	r3, #2
   13e70:	b	13cc0 <close@plt+0x2c34>
   13e74:	movw	r3, #29048	; 0x7178
   13e78:	mov	r2, r1
   13e7c:	mov	r1, r0
   13e80:	mov	r0, #0
   13e84:	movt	r3, #2
   13e88:	b	13cc0 <close@plt+0x2c34>
   13e8c:	push	{fp, lr}
   13e90:	mov	fp, sp
   13e94:	sub	sp, sp, #48	; 0x30
   13e98:	vmov.i32	q8, #0	; 0x00000000
   13e9c:	mov	ip, #32
   13ea0:	mov	r3, sp
   13ea4:	mov	lr, r2
   13ea8:	cmp	r1, #10
   13eac:	add	r2, r3, #16
   13eb0:	vst1.64	{d16-d17}, [r3], ip
   13eb4:	vst1.64	{d16-d17}, [r2]
   13eb8:	vst1.64	{d16-d17}, [r3]
   13ebc:	beq	13edc <close@plt+0x2e50>
   13ec0:	str	r1, [sp]
   13ec4:	mov	r3, sp
   13ec8:	mov	r1, lr
   13ecc:	mvn	r2, #0
   13ed0:	bl	13cc0 <close@plt+0x2c34>
   13ed4:	mov	sp, fp
   13ed8:	pop	{fp, pc}
   13edc:	bl	11080 <abort@plt>
   13ee0:	push	{r4, sl, fp, lr}
   13ee4:	add	fp, sp, #8
   13ee8:	sub	sp, sp, #48	; 0x30
   13eec:	vmov.i32	q8, #0	; 0x00000000
   13ef0:	mov	ip, r3
   13ef4:	mov	r3, sp
   13ef8:	mov	lr, #32
   13efc:	cmp	r1, #10
   13f00:	add	r4, r3, #16
   13f04:	vst1.64	{d16-d17}, [r3], lr
   13f08:	vst1.64	{d16-d17}, [r4]
   13f0c:	vst1.64	{d16-d17}, [r3]
   13f10:	beq	13f30 <close@plt+0x2ea4>
   13f14:	str	r1, [sp]
   13f18:	mov	r1, r2
   13f1c:	mov	r3, sp
   13f20:	mov	r2, ip
   13f24:	bl	13cc0 <close@plt+0x2c34>
   13f28:	sub	sp, fp, #8
   13f2c:	pop	{r4, sl, fp, pc}
   13f30:	bl	11080 <abort@plt>
   13f34:	push	{fp, lr}
   13f38:	mov	fp, sp
   13f3c:	sub	sp, sp, #48	; 0x30
   13f40:	vmov.i32	q8, #0	; 0x00000000
   13f44:	mov	r3, sp
   13f48:	mov	ip, #32
   13f4c:	cmp	r0, #10
   13f50:	add	r2, r3, #16
   13f54:	vst1.64	{d16-d17}, [r3], ip
   13f58:	vst1.64	{d16-d17}, [r2]
   13f5c:	vst1.64	{d16-d17}, [r3]
   13f60:	beq	13f80 <close@plt+0x2ef4>
   13f64:	str	r0, [sp]
   13f68:	mov	r3, sp
   13f6c:	mov	r0, #0
   13f70:	mvn	r2, #0
   13f74:	bl	13cc0 <close@plt+0x2c34>
   13f78:	mov	sp, fp
   13f7c:	pop	{fp, pc}
   13f80:	bl	11080 <abort@plt>
   13f84:	push	{fp, lr}
   13f88:	mov	fp, sp
   13f8c:	sub	sp, sp, #48	; 0x30
   13f90:	vmov.i32	q8, #0	; 0x00000000
   13f94:	mov	r3, sp
   13f98:	mov	ip, #32
   13f9c:	cmp	r0, #10
   13fa0:	add	lr, r3, #16
   13fa4:	vst1.64	{d16-d17}, [r3], ip
   13fa8:	vst1.64	{d16-d17}, [lr]
   13fac:	vst1.64	{d16-d17}, [r3]
   13fb0:	beq	13fcc <close@plt+0x2f40>
   13fb4:	str	r0, [sp]
   13fb8:	mov	r3, sp
   13fbc:	mov	r0, #0
   13fc0:	bl	13cc0 <close@plt+0x2c34>
   13fc4:	mov	sp, fp
   13fc8:	pop	{fp, pc}
   13fcc:	bl	11080 <abort@plt>
   13fd0:	push	{r4, sl, fp, lr}
   13fd4:	add	fp, sp, #8
   13fd8:	sub	sp, sp, #48	; 0x30
   13fdc:	mov	lr, r0
   13fe0:	movw	r0, #29048	; 0x7178
   13fe4:	mov	ip, r1
   13fe8:	mov	r1, #32
   13fec:	mov	r4, #1
   13ff0:	movt	r0, #2
   13ff4:	add	r3, r0, #16
   13ff8:	vld1.64	{d16-d17}, [r0], r1
   13ffc:	vld1.64	{d20-d21}, [r0]
   14000:	vld1.64	{d18-d19}, [r3]
   14004:	mov	r3, sp
   14008:	add	r0, r3, #32
   1400c:	add	r1, r3, #16
   14010:	vst1.64	{d20-d21}, [r0]
   14014:	mov	r0, #28
   14018:	vst1.64	{d18-d19}, [r1]
   1401c:	mov	r1, r3
   14020:	and	r0, r0, r2, lsr #3
   14024:	and	r2, r2, #31
   14028:	vst1.64	{d16-d17}, [r1], r0
   1402c:	ldr	r0, [r1, #8]
   14030:	bic	r4, r4, r0, lsr r2
   14034:	eor	r0, r0, r4, lsl r2
   14038:	mov	r2, ip
   1403c:	str	r0, [r1, #8]
   14040:	mov	r0, #0
   14044:	mov	r1, lr
   14048:	bl	13cc0 <close@plt+0x2c34>
   1404c:	sub	sp, fp, #8
   14050:	pop	{r4, sl, fp, pc}
   14054:	push	{fp, lr}
   14058:	mov	fp, sp
   1405c:	sub	sp, sp, #48	; 0x30
   14060:	mov	ip, r0
   14064:	movw	r0, #29048	; 0x7178
   14068:	mov	r2, #32
   1406c:	movt	r0, #2
   14070:	add	r3, r0, #16
   14074:	vld1.64	{d16-d17}, [r0], r2
   14078:	vld1.64	{d20-d21}, [r0]
   1407c:	vld1.64	{d18-d19}, [r3]
   14080:	mov	r3, sp
   14084:	add	r0, r3, #32
   14088:	add	r2, r3, #16
   1408c:	vst1.64	{d20-d21}, [r0]
   14090:	mov	r0, #28
   14094:	vst1.64	{d18-d19}, [r2]
   14098:	mov	r2, r3
   1409c:	and	r0, r0, r1, lsr #3
   140a0:	and	r1, r1, #31
   140a4:	vst1.64	{d16-d17}, [r2], r0
   140a8:	mov	r0, #1
   140ac:	ldr	lr, [r2, #8]
   140b0:	bic	r0, r0, lr, lsr r1
   140b4:	eor	r0, lr, r0, lsl r1
   140b8:	mov	r1, ip
   140bc:	str	r0, [r2, #8]
   140c0:	mov	r0, #0
   140c4:	mvn	r2, #0
   140c8:	bl	13cc0 <close@plt+0x2c34>
   140cc:	mov	sp, fp
   140d0:	pop	{fp, pc}
   140d4:	push	{fp, lr}
   140d8:	mov	fp, sp
   140dc:	sub	sp, sp, #48	; 0x30
   140e0:	mov	r1, r0
   140e4:	movw	r0, #29048	; 0x7178
   140e8:	mov	r3, #32
   140ec:	movt	r0, #2
   140f0:	add	r2, r0, #16
   140f4:	vld1.64	{d16-d17}, [r0], r3
   140f8:	mov	r3, sp
   140fc:	vld1.64	{d18-d19}, [r2]
   14100:	vld1.64	{d20-d21}, [r0]
   14104:	add	r2, r3, #16
   14108:	add	r0, r3, #32
   1410c:	vst1.64	{d18-d19}, [r2]
   14110:	vst1.64	{d20-d21}, [r0]
   14114:	mov	r0, #12
   14118:	mov	r2, r3
   1411c:	vst1.64	{d16-d17}, [r2], r0
   14120:	ldr	r0, [r2]
   14124:	orr	r0, r0, #67108864	; 0x4000000
   14128:	str	r0, [r2]
   1412c:	mov	r0, #0
   14130:	mvn	r2, #0
   14134:	bl	13cc0 <close@plt+0x2c34>
   14138:	mov	sp, fp
   1413c:	pop	{fp, pc}
   14140:	push	{fp, lr}
   14144:	mov	fp, sp
   14148:	sub	sp, sp, #48	; 0x30
   1414c:	mov	ip, r1
   14150:	mov	r1, r0
   14154:	movw	r0, #29048	; 0x7178
   14158:	mov	r2, #32
   1415c:	movt	r0, #2
   14160:	add	r3, r0, #16
   14164:	vld1.64	{d16-d17}, [r0], r2
   14168:	vld1.64	{d18-d19}, [r3]
   1416c:	vld1.64	{d20-d21}, [r0]
   14170:	mov	r3, sp
   14174:	add	r2, r3, #16
   14178:	add	r0, r3, #32
   1417c:	vst1.64	{d18-d19}, [r2]
   14180:	vst1.64	{d20-d21}, [r0]
   14184:	mov	r0, #12
   14188:	mov	r2, r3
   1418c:	vst1.64	{d16-d17}, [r2], r0
   14190:	ldr	r0, [r2]
   14194:	orr	r0, r0, #67108864	; 0x4000000
   14198:	str	r0, [r2]
   1419c:	mov	r0, #0
   141a0:	mov	r2, ip
   141a4:	bl	13cc0 <close@plt+0x2c34>
   141a8:	mov	sp, fp
   141ac:	pop	{fp, pc}
   141b0:	push	{r4, sl, fp, lr}
   141b4:	add	fp, sp, #8
   141b8:	sub	sp, sp, #96	; 0x60
   141bc:	vmov.i32	q8, #0	; 0x00000000
   141c0:	mov	ip, r2
   141c4:	mov	r2, sp
   141c8:	mov	r4, #28
   141cc:	cmp	r1, #10
   141d0:	mov	r3, r2
   141d4:	add	lr, r2, #16
   141d8:	vst1.64	{d16-d17}, [r3], r4
   141dc:	vst1.64	{d16-d17}, [lr]
   141e0:	vst1.32	{d16-d17}, [r3]
   141e4:	beq	14234 <close@plt+0x31a8>
   141e8:	vld1.64	{d16-d17}, [r2], r4
   141ec:	vld1.64	{d18-d19}, [lr]
   141f0:	add	r3, sp, #48	; 0x30
   141f4:	vld1.32	{d20-d21}, [r2]
   141f8:	add	r2, r3, #20
   141fc:	add	r4, r3, #4
   14200:	vst1.32	{d18-d19}, [r2]
   14204:	add	r2, r3, #32
   14208:	vst1.32	{d16-d17}, [r4]
   1420c:	vst1.32	{d20-d21}, [r2]
   14210:	str	r1, [sp, #48]	; 0x30
   14214:	mvn	r2, #0
   14218:	ldr	r1, [sp, #60]	; 0x3c
   1421c:	orr	r1, r1, #67108864	; 0x4000000
   14220:	str	r1, [sp, #60]	; 0x3c
   14224:	mov	r1, ip
   14228:	bl	13cc0 <close@plt+0x2c34>
   1422c:	sub	sp, fp, #8
   14230:	pop	{r4, sl, fp, pc}
   14234:	bl	11080 <abort@plt>
   14238:	push	{r4, r5, r6, sl, fp, lr}
   1423c:	add	fp, sp, #16
   14240:	sub	sp, sp, #48	; 0x30
   14244:	mov	ip, r3
   14248:	movw	r3, #29048	; 0x7178
   1424c:	mov	r6, #32
   14250:	cmp	r1, #0
   14254:	mov	r4, sp
   14258:	movt	r3, #2
   1425c:	cmpne	r2, #0
   14260:	add	r5, r4, #16
   14264:	add	lr, r3, #16
   14268:	vld1.64	{d16-d17}, [r3], r6
   1426c:	vld1.64	{d18-d19}, [lr]
   14270:	vld1.64	{d20-d21}, [r3]
   14274:	mov	r3, #10
   14278:	vst1.64	{d16-d17}, [r4], r6
   1427c:	vst1.64	{d18-d19}, [r5]
   14280:	vst1.64	{d20-d21}, [r4]
   14284:	str	r3, [sp]
   14288:	bne	14290 <close@plt+0x3204>
   1428c:	bl	11080 <abort@plt>
   14290:	str	r2, [sp, #44]	; 0x2c
   14294:	str	r1, [sp, #40]	; 0x28
   14298:	mov	r3, sp
   1429c:	mov	r1, ip
   142a0:	mvn	r2, #0
   142a4:	bl	13cc0 <close@plt+0x2c34>
   142a8:	sub	sp, fp, #16
   142ac:	pop	{r4, r5, r6, sl, fp, pc}
   142b0:	push	{r4, r5, r6, sl, fp, lr}
   142b4:	add	fp, sp, #16
   142b8:	sub	sp, sp, #48	; 0x30
   142bc:	mov	lr, r3
   142c0:	movw	r3, #29048	; 0x7178
   142c4:	mov	r6, #32
   142c8:	cmp	r1, #0
   142cc:	mov	r4, sp
   142d0:	movt	r3, #2
   142d4:	cmpne	r2, #0
   142d8:	add	r5, r4, #16
   142dc:	add	ip, r3, #16
   142e0:	vld1.64	{d16-d17}, [r3], r6
   142e4:	vld1.64	{d18-d19}, [ip]
   142e8:	vld1.64	{d20-d21}, [r3]
   142ec:	mov	r3, #10
   142f0:	vst1.64	{d16-d17}, [r4], r6
   142f4:	vst1.64	{d18-d19}, [r5]
   142f8:	vst1.64	{d20-d21}, [r4]
   142fc:	str	r3, [sp]
   14300:	bne	14308 <close@plt+0x327c>
   14304:	bl	11080 <abort@plt>
   14308:	ldr	ip, [fp, #8]
   1430c:	str	r2, [sp, #44]	; 0x2c
   14310:	str	r1, [sp, #40]	; 0x28
   14314:	mov	r3, sp
   14318:	mov	r1, lr
   1431c:	mov	r2, ip
   14320:	bl	13cc0 <close@plt+0x2c34>
   14324:	sub	sp, fp, #16
   14328:	pop	{r4, r5, r6, sl, fp, pc}
   1432c:	push	{r4, sl, fp, lr}
   14330:	add	fp, sp, #8
   14334:	sub	sp, sp, #48	; 0x30
   14338:	movw	r3, #29048	; 0x7178
   1433c:	mov	lr, #32
   14340:	mov	ip, r2
   14344:	cmp	r0, #0
   14348:	movt	r3, #2
   1434c:	cmpne	r1, #0
   14350:	add	r2, r3, #16
   14354:	vld1.64	{d16-d17}, [r3], lr
   14358:	vld1.64	{d20-d21}, [r3]
   1435c:	vld1.64	{d18-d19}, [r2]
   14360:	mov	r2, sp
   14364:	add	r4, r2, #16
   14368:	vst1.64	{d16-d17}, [r2], lr
   1436c:	vst1.64	{d20-d21}, [r2]
   14370:	mov	r2, #10
   14374:	vst1.64	{d18-d19}, [r4]
   14378:	str	r2, [sp]
   1437c:	bne	14384 <close@plt+0x32f8>
   14380:	bl	11080 <abort@plt>
   14384:	str	r1, [sp, #44]	; 0x2c
   14388:	str	r0, [sp, #40]	; 0x28
   1438c:	mov	r3, sp
   14390:	mov	r0, #0
   14394:	mov	r1, ip
   14398:	mvn	r2, #0
   1439c:	bl	13cc0 <close@plt+0x2c34>
   143a0:	sub	sp, fp, #8
   143a4:	pop	{r4, sl, fp, pc}
   143a8:	push	{r4, r5, fp, lr}
   143ac:	add	fp, sp, #8
   143b0:	sub	sp, sp, #48	; 0x30
   143b4:	mov	ip, r3
   143b8:	movw	r3, #29048	; 0x7178
   143bc:	mov	r4, #32
   143c0:	mov	lr, r2
   143c4:	cmp	r0, #0
   143c8:	movt	r3, #2
   143cc:	cmpne	r1, #0
   143d0:	add	r2, r3, #16
   143d4:	vld1.64	{d16-d17}, [r3], r4
   143d8:	vld1.64	{d20-d21}, [r3]
   143dc:	vld1.64	{d18-d19}, [r2]
   143e0:	mov	r2, sp
   143e4:	add	r5, r2, #16
   143e8:	vst1.64	{d16-d17}, [r2], r4
   143ec:	vst1.64	{d20-d21}, [r2]
   143f0:	mov	r2, #10
   143f4:	vst1.64	{d18-d19}, [r5]
   143f8:	str	r2, [sp]
   143fc:	bne	14404 <close@plt+0x3378>
   14400:	bl	11080 <abort@plt>
   14404:	str	r1, [sp, #44]	; 0x2c
   14408:	str	r0, [sp, #40]	; 0x28
   1440c:	mov	r3, sp
   14410:	mov	r0, #0
   14414:	mov	r1, lr
   14418:	mov	r2, ip
   1441c:	bl	13cc0 <close@plt+0x2c34>
   14420:	sub	sp, fp, #8
   14424:	pop	{r4, r5, fp, pc}
   14428:	movw	r3, #28920	; 0x70f8
   1442c:	movt	r3, #2
   14430:	b	13cc0 <close@plt+0x2c34>
   14434:	movw	r3, #28920	; 0x70f8
   14438:	mov	r2, r1
   1443c:	mov	r1, r0
   14440:	mov	r0, #0
   14444:	movt	r3, #2
   14448:	b	13cc0 <close@plt+0x2c34>
   1444c:	movw	r3, #28920	; 0x70f8
   14450:	mvn	r2, #0
   14454:	movt	r3, #2
   14458:	b	13cc0 <close@plt+0x2c34>
   1445c:	movw	r3, #28920	; 0x70f8
   14460:	mov	r1, r0
   14464:	mov	r0, #0
   14468:	mvn	r2, #0
   1446c:	movt	r3, #2
   14470:	b	13cc0 <close@plt+0x2c34>
   14474:	mov	r1, #0
   14478:	mov	r2, #3
   1447c:	b	1521c <close@plt+0x4190>
   14480:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14484:	add	fp, sp, #24
   14488:	sub	sp, sp, #32
   1448c:	ldr	r6, [fp, #12]
   14490:	ldr	r7, [fp, #8]
   14494:	mov	r4, r2
   14498:	mov	r8, r0
   1449c:	cmp	r1, #0
   144a0:	beq	144c8 <close@plt+0x343c>
   144a4:	movw	r2, #24248	; 0x5eb8
   144a8:	mov	r5, r1
   144ac:	str	r3, [sp, #4]
   144b0:	str	r4, [sp]
   144b4:	mov	r0, r8
   144b8:	mov	r1, #1
   144bc:	movt	r2, #1
   144c0:	mov	r3, r5
   144c4:	b	144e0 <close@plt+0x3454>
   144c8:	movw	r2, #24260	; 0x5ec4
   144cc:	str	r3, [sp]
   144d0:	mov	r0, r8
   144d4:	mov	r1, #1
   144d8:	mov	r3, r4
   144dc:	movt	r2, #1
   144e0:	bl	10ff0 <__fprintf_chk@plt>
   144e4:	movw	r1, #24267	; 0x5ecb
   144e8:	mov	r0, #0
   144ec:	mov	r2, #5
   144f0:	movt	r1, #1
   144f4:	bl	10ec4 <dcgettext@plt>
   144f8:	movw	r2, #24985	; 0x6199
   144fc:	mov	r3, r0
   14500:	movw	r0, #2022	; 0x7e6
   14504:	mov	r1, #1
   14508:	movt	r2, #1
   1450c:	str	r0, [sp]
   14510:	mov	r0, r8
   14514:	bl	10ff0 <__fprintf_chk@plt>
   14518:	movw	r4, #23571	; 0x5c13
   1451c:	mov	r1, r8
   14520:	movt	r4, #1
   14524:	mov	r0, r4
   14528:	bl	10e40 <fputs_unlocked@plt>
   1452c:	movw	r1, #24271	; 0x5ecf
   14530:	mov	r0, #0
   14534:	mov	r2, #5
   14538:	movt	r1, #1
   1453c:	bl	10ec4 <dcgettext@plt>
   14540:	movw	r3, #24442	; 0x5f7a
   14544:	mov	r2, r0
   14548:	mov	r0, r8
   1454c:	mov	r1, #1
   14550:	movt	r3, #1
   14554:	bl	10ff0 <__fprintf_chk@plt>
   14558:	mov	r0, r4
   1455c:	mov	r1, r8
   14560:	bl	10e40 <fputs_unlocked@plt>
   14564:	cmp	r6, #9
   14568:	bhi	145a4 <close@plt+0x3518>
   1456c:	add	r0, pc, #0
   14570:	ldr	pc, [r0, r6, lsl #2]
   14574:	muleq	r1, ip, r5
   14578:			; <UNDEFINED> instruction: 0x000145b0
   1457c:	andeq	r4, r1, r0, ror #11
   14580:	andeq	r4, r1, r8, lsl #12
   14584:	andeq	r4, r1, r0, lsr r6
   14588:	andeq	r4, r1, r8, asr r6
   1458c:	andeq	r4, r1, r0, lsl #13
   14590:			; <UNDEFINED> instruction: 0x000146b8
   14594:	andeq	r4, r1, r0, ror #14
   14598:	andeq	r4, r1, r8, lsl #14
   1459c:	sub	sp, fp, #24
   145a0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   145a4:	movw	r1, #24795	; 0x60db
   145a8:	movt	r1, #1
   145ac:	b	14710 <close@plt+0x3684>
   145b0:	movw	r1, #24476	; 0x5f9c
   145b4:	mov	r0, #0
   145b8:	mov	r2, #5
   145bc:	movt	r1, #1
   145c0:	bl	10ec4 <dcgettext@plt>
   145c4:	ldr	r3, [r7]
   145c8:	mov	r2, r0
   145cc:	mov	r0, r8
   145d0:	mov	r1, #1
   145d4:	sub	sp, fp, #24
   145d8:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   145dc:	b	10ff0 <__fprintf_chk@plt>
   145e0:	movw	r1, #24492	; 0x5fac
   145e4:	mov	r0, #0
   145e8:	mov	r2, #5
   145ec:	movt	r1, #1
   145f0:	bl	10ec4 <dcgettext@plt>
   145f4:	mov	r2, r0
   145f8:	ldr	r3, [r7]
   145fc:	ldr	r0, [r7, #4]
   14600:	str	r0, [sp]
   14604:	b	146f4 <close@plt+0x3668>
   14608:	movw	r1, #24515	; 0x5fc3
   1460c:	mov	r0, #0
   14610:	mov	r2, #5
   14614:	movt	r1, #1
   14618:	bl	10ec4 <dcgettext@plt>
   1461c:	mov	r2, r0
   14620:	ldr	r3, [r7]
   14624:	ldmib	r7, {r0, r1}
   14628:	stm	sp, {r0, r1}
   1462c:	b	146f4 <close@plt+0x3668>
   14630:	movw	r1, #24543	; 0x5fdf
   14634:	mov	r0, #0
   14638:	mov	r2, #5
   1463c:	movt	r1, #1
   14640:	bl	10ec4 <dcgettext@plt>
   14644:	ldr	r3, [r7]
   14648:	mov	r2, r0
   1464c:	ldmib	r7, {r0, r1, r7}
   14650:	stm	sp, {r0, r1, r7}
   14654:	b	146f4 <close@plt+0x3668>
   14658:	movw	r1, #24575	; 0x5fff
   1465c:	mov	r0, #0
   14660:	mov	r2, #5
   14664:	movt	r1, #1
   14668:	bl	10ec4 <dcgettext@plt>
   1466c:	ldr	r3, [r7]
   14670:	mov	r2, r0
   14674:	ldmib	r7, {r0, r1, r6, r7}
   14678:	stm	sp, {r0, r1, r6, r7}
   1467c:	b	146f4 <close@plt+0x3668>
   14680:	movw	r1, #24611	; 0x6023
   14684:	mov	r0, #0
   14688:	mov	r2, #5
   1468c:	movt	r1, #1
   14690:	bl	10ec4 <dcgettext@plt>
   14694:	mov	r2, r0
   14698:	ldr	r3, [r7]
   1469c:	ldmib	r7, {r0, r1, r6}
   146a0:	ldr	r5, [r7, #16]
   146a4:	ldr	r7, [r7, #20]
   146a8:	stm	sp, {r0, r1, r6}
   146ac:	str	r5, [sp, #12]
   146b0:	str	r7, [sp, #16]
   146b4:	b	146f4 <close@plt+0x3668>
   146b8:	movw	r1, #24651	; 0x604b
   146bc:	mov	r0, #0
   146c0:	mov	r2, #5
   146c4:	movt	r1, #1
   146c8:	bl	10ec4 <dcgettext@plt>
   146cc:	mov	r2, r0
   146d0:	ldr	r3, [r7]
   146d4:	ldmib	r7, {r0, r1, r6}
   146d8:	ldr	r5, [r7, #16]
   146dc:	ldr	r4, [r7, #20]
   146e0:	ldr	r7, [r7, #24]
   146e4:	stm	sp, {r0, r1, r6}
   146e8:	str	r5, [sp, #12]
   146ec:	str	r4, [sp, #16]
   146f0:	str	r7, [sp, #20]
   146f4:	mov	r0, r8
   146f8:	mov	r1, #1
   146fc:	bl	10ff0 <__fprintf_chk@plt>
   14700:	sub	sp, fp, #24
   14704:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14708:	movw	r1, #24743	; 0x60a7
   1470c:	movt	r1, #1
   14710:	mov	r0, #0
   14714:	mov	r2, #5
   14718:	bl	10ec4 <dcgettext@plt>
   1471c:	mov	ip, r0
   14720:	ldr	r3, [r7]
   14724:	ldr	r0, [r7, #4]
   14728:	ldr	r1, [r7, #8]
   1472c:	ldr	r6, [r7, #12]
   14730:	ldr	r5, [r7, #16]
   14734:	ldr	r4, [r7, #20]
   14738:	ldr	r2, [r7, #24]
   1473c:	ldr	lr, [r7, #28]
   14740:	ldr	r7, [r7, #32]
   14744:	stm	sp, {r0, r1, r6}
   14748:	str	r5, [sp, #12]
   1474c:	str	r4, [sp, #16]
   14750:	str	r2, [sp, #20]
   14754:	str	lr, [sp, #24]
   14758:	str	r7, [sp, #28]
   1475c:	b	147a4 <close@plt+0x3718>
   14760:	movw	r1, #24695	; 0x6077
   14764:	mov	r0, #0
   14768:	mov	r2, #5
   1476c:	movt	r1, #1
   14770:	bl	10ec4 <dcgettext@plt>
   14774:	mov	ip, r0
   14778:	ldr	r3, [r7]
   1477c:	ldmib	r7, {r0, r1, r6}
   14780:	ldr	r5, [r7, #16]
   14784:	ldr	r4, [r7, #20]
   14788:	ldr	r2, [r7, #24]
   1478c:	ldr	r7, [r7, #28]
   14790:	stm	sp, {r0, r1, r6}
   14794:	str	r5, [sp, #12]
   14798:	str	r4, [sp, #16]
   1479c:	str	r2, [sp, #20]
   147a0:	str	r7, [sp, #24]
   147a4:	mov	r0, r8
   147a8:	mov	r1, #1
   147ac:	mov	r2, ip
   147b0:	bl	10ff0 <__fprintf_chk@plt>
   147b4:	sub	sp, fp, #24
   147b8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   147bc:	push	{r4, sl, fp, lr}
   147c0:	add	fp, sp, #8
   147c4:	sub	sp, sp, #8
   147c8:	ldr	ip, [fp, #8]
   147cc:	mov	lr, #0
   147d0:	ldr	r4, [ip, lr, lsl #2]
   147d4:	add	lr, lr, #1
   147d8:	cmp	r4, #0
   147dc:	bne	147d0 <close@plt+0x3744>
   147e0:	sub	r4, lr, #1
   147e4:	str	ip, [sp]
   147e8:	str	r4, [sp, #4]
   147ec:	bl	14480 <close@plt+0x33f4>
   147f0:	sub	sp, fp, #8
   147f4:	pop	{r4, sl, fp, pc}
   147f8:	push	{fp, lr}
   147fc:	mov	fp, sp
   14800:	sub	sp, sp, #48	; 0x30
   14804:	ldr	ip, [fp, #8]
   14808:	ldr	lr, [ip]
   1480c:	cmp	lr, #0
   14810:	str	lr, [sp, #8]
   14814:	beq	148b0 <close@plt+0x3824>
   14818:	ldr	lr, [ip, #4]
   1481c:	cmp	lr, #0
   14820:	str	lr, [sp, #12]
   14824:	beq	148b8 <close@plt+0x382c>
   14828:	ldr	lr, [ip, #8]
   1482c:	cmp	lr, #0
   14830:	str	lr, [sp, #16]
   14834:	beq	148c0 <close@plt+0x3834>
   14838:	ldr	lr, [ip, #12]
   1483c:	cmp	lr, #0
   14840:	str	lr, [sp, #20]
   14844:	beq	148c8 <close@plt+0x383c>
   14848:	ldr	lr, [ip, #16]
   1484c:	cmp	lr, #0
   14850:	str	lr, [sp, #24]
   14854:	beq	148d0 <close@plt+0x3844>
   14858:	ldr	lr, [ip, #20]
   1485c:	cmp	lr, #0
   14860:	str	lr, [sp, #28]
   14864:	beq	148d8 <close@plt+0x384c>
   14868:	ldr	lr, [ip, #24]
   1486c:	cmp	lr, #0
   14870:	str	lr, [sp, #32]
   14874:	beq	148e0 <close@plt+0x3854>
   14878:	ldr	lr, [ip, #28]
   1487c:	cmp	lr, #0
   14880:	str	lr, [sp, #36]	; 0x24
   14884:	beq	148e8 <close@plt+0x385c>
   14888:	ldr	lr, [ip, #32]
   1488c:	cmp	lr, #0
   14890:	str	lr, [sp, #40]	; 0x28
   14894:	beq	148f0 <close@plt+0x3864>
   14898:	ldr	lr, [ip, #36]	; 0x24
   1489c:	mov	ip, #10
   148a0:	cmp	lr, #0
   148a4:	str	lr, [sp, #44]	; 0x2c
   148a8:	movweq	ip, #9
   148ac:	b	148f4 <close@plt+0x3868>
   148b0:	mov	ip, #0
   148b4:	b	148f4 <close@plt+0x3868>
   148b8:	mov	ip, #1
   148bc:	b	148f4 <close@plt+0x3868>
   148c0:	mov	ip, #2
   148c4:	b	148f4 <close@plt+0x3868>
   148c8:	mov	ip, #3
   148cc:	b	148f4 <close@plt+0x3868>
   148d0:	mov	ip, #4
   148d4:	b	148f4 <close@plt+0x3868>
   148d8:	mov	ip, #5
   148dc:	b	148f4 <close@plt+0x3868>
   148e0:	mov	ip, #6
   148e4:	b	148f4 <close@plt+0x3868>
   148e8:	mov	ip, #7
   148ec:	b	148f4 <close@plt+0x3868>
   148f0:	mov	ip, #8
   148f4:	add	lr, sp, #8
   148f8:	str	ip, [sp, #4]
   148fc:	str	lr, [sp]
   14900:	bl	14480 <close@plt+0x33f4>
   14904:	mov	sp, fp
   14908:	pop	{fp, pc}
   1490c:	push	{fp, lr}
   14910:	mov	fp, sp
   14914:	sub	sp, sp, #56	; 0x38
   14918:	add	ip, fp, #8
   1491c:	str	ip, [sp, #12]
   14920:	ldr	lr, [fp, #8]
   14924:	cmp	lr, #0
   14928:	str	lr, [sp, #16]
   1492c:	beq	149c8 <close@plt+0x393c>
   14930:	ldr	lr, [ip, #4]
   14934:	cmp	lr, #0
   14938:	str	lr, [sp, #20]
   1493c:	beq	149d0 <close@plt+0x3944>
   14940:	ldr	lr, [ip, #8]
   14944:	cmp	lr, #0
   14948:	str	lr, [sp, #24]
   1494c:	beq	149d8 <close@plt+0x394c>
   14950:	ldr	lr, [ip, #12]
   14954:	cmp	lr, #0
   14958:	str	lr, [sp, #28]
   1495c:	beq	149e0 <close@plt+0x3954>
   14960:	ldr	lr, [ip, #16]
   14964:	cmp	lr, #0
   14968:	str	lr, [sp, #32]
   1496c:	beq	149e8 <close@plt+0x395c>
   14970:	ldr	lr, [ip, #20]
   14974:	cmp	lr, #0
   14978:	str	lr, [sp, #36]	; 0x24
   1497c:	beq	149f0 <close@plt+0x3964>
   14980:	ldr	lr, [ip, #24]
   14984:	cmp	lr, #0
   14988:	str	lr, [sp, #40]	; 0x28
   1498c:	beq	149f8 <close@plt+0x396c>
   14990:	ldr	lr, [ip, #28]
   14994:	cmp	lr, #0
   14998:	str	lr, [sp, #44]	; 0x2c
   1499c:	beq	14a00 <close@plt+0x3974>
   149a0:	ldr	lr, [ip, #32]
   149a4:	cmp	lr, #0
   149a8:	str	lr, [sp, #48]	; 0x30
   149ac:	beq	14a08 <close@plt+0x397c>
   149b0:	ldr	lr, [ip, #36]	; 0x24
   149b4:	mov	ip, #10
   149b8:	cmp	lr, #0
   149bc:	str	lr, [sp, #52]	; 0x34
   149c0:	movweq	ip, #9
   149c4:	b	14a0c <close@plt+0x3980>
   149c8:	mov	ip, #0
   149cc:	b	14a0c <close@plt+0x3980>
   149d0:	mov	ip, #1
   149d4:	b	14a0c <close@plt+0x3980>
   149d8:	mov	ip, #2
   149dc:	b	14a0c <close@plt+0x3980>
   149e0:	mov	ip, #3
   149e4:	b	14a0c <close@plt+0x3980>
   149e8:	mov	ip, #4
   149ec:	b	14a0c <close@plt+0x3980>
   149f0:	mov	ip, #5
   149f4:	b	14a0c <close@plt+0x3980>
   149f8:	mov	ip, #6
   149fc:	b	14a0c <close@plt+0x3980>
   14a00:	mov	ip, #7
   14a04:	b	14a0c <close@plt+0x3980>
   14a08:	mov	ip, #8
   14a0c:	add	lr, sp, #16
   14a10:	str	ip, [sp, #4]
   14a14:	str	lr, [sp]
   14a18:	bl	14480 <close@plt+0x33f4>
   14a1c:	mov	sp, fp
   14a20:	pop	{fp, pc}
   14a24:	push	{fp, lr}
   14a28:	mov	fp, sp
   14a2c:	movw	r0, #29012	; 0x7154
   14a30:	movt	r0, #2
   14a34:	ldr	r1, [r0]
   14a38:	movw	r0, #23571	; 0x5c13
   14a3c:	movt	r0, #1
   14a40:	bl	10e40 <fputs_unlocked@plt>
   14a44:	movw	r1, #24855	; 0x6117
   14a48:	mov	r0, #0
   14a4c:	mov	r2, #5
   14a50:	movt	r1, #1
   14a54:	bl	10ec4 <dcgettext@plt>
   14a58:	movw	r2, #24875	; 0x612b
   14a5c:	mov	r1, r0
   14a60:	mov	r0, #1
   14a64:	movt	r2, #1
   14a68:	bl	10fd8 <__printf_chk@plt>
   14a6c:	movw	r1, #24897	; 0x6141
   14a70:	mov	r0, #0
   14a74:	mov	r2, #5
   14a78:	movt	r1, #1
   14a7c:	bl	10ec4 <dcgettext@plt>
   14a80:	movw	r2, #23185	; 0x5a91
   14a84:	movw	r3, #23380	; 0x5b54
   14a88:	mov	r1, r0
   14a8c:	mov	r0, #1
   14a90:	movt	r2, #1
   14a94:	movt	r3, #1
   14a98:	bl	10fd8 <__printf_chk@plt>
   14a9c:	movw	r1, #24917	; 0x6155
   14aa0:	mov	r0, #0
   14aa4:	mov	r2, #5
   14aa8:	movt	r1, #1
   14aac:	bl	10ec4 <dcgettext@plt>
   14ab0:	movw	r2, #24956	; 0x617c
   14ab4:	mov	r1, r0
   14ab8:	mov	r0, #1
   14abc:	movt	r2, #1
   14ac0:	pop	{fp, lr}
   14ac4:	b	10fd8 <__printf_chk@plt>
   14ac8:	push	{r4, r5, r6, sl, fp, lr}
   14acc:	add	fp, sp, #16
   14ad0:	mov	r4, r2
   14ad4:	mov	r5, r1
   14ad8:	mov	r6, r0
   14adc:	bl	15498 <close@plt+0x440c>
   14ae0:	cmp	r0, #0
   14ae4:	popne	{r4, r5, r6, sl, fp, pc}
   14ae8:	cmp	r6, #0
   14aec:	beq	14b00 <close@plt+0x3a74>
   14af0:	cmp	r5, #0
   14af4:	cmpne	r4, #0
   14af8:	bne	14b00 <close@plt+0x3a74>
   14afc:	pop	{r4, r5, r6, sl, fp, pc}
   14b00:	bl	1507c <close@plt+0x3ff0>
   14b04:	push	{r4, r5, r6, sl, fp, lr}
   14b08:	add	fp, sp, #16
   14b0c:	mov	r4, r2
   14b10:	mov	r5, r1
   14b14:	mov	r6, r0
   14b18:	bl	15498 <close@plt+0x440c>
   14b1c:	cmp	r0, #0
   14b20:	popne	{r4, r5, r6, sl, fp, pc}
   14b24:	cmp	r6, #0
   14b28:	beq	14b3c <close@plt+0x3ab0>
   14b2c:	cmp	r5, #0
   14b30:	cmpne	r4, #0
   14b34:	bne	14b3c <close@plt+0x3ab0>
   14b38:	pop	{r4, r5, r6, sl, fp, pc}
   14b3c:	bl	1507c <close@plt+0x3ff0>
   14b40:	push	{fp, lr}
   14b44:	mov	fp, sp
   14b48:	bl	15114 <close@plt+0x4088>
   14b4c:	cmp	r0, #0
   14b50:	popne	{fp, pc}
   14b54:	bl	1507c <close@plt+0x3ff0>
   14b58:	push	{fp, lr}
   14b5c:	mov	fp, sp
   14b60:	bl	15114 <close@plt+0x4088>
   14b64:	cmp	r0, #0
   14b68:	popne	{fp, pc}
   14b6c:	bl	1507c <close@plt+0x3ff0>
   14b70:	push	{fp, lr}
   14b74:	mov	fp, sp
   14b78:	bl	15114 <close@plt+0x4088>
   14b7c:	cmp	r0, #0
   14b80:	popne	{fp, pc}
   14b84:	bl	1507c <close@plt+0x3ff0>
   14b88:	push	{r4, r5, fp, lr}
   14b8c:	add	fp, sp, #8
   14b90:	mov	r4, r1
   14b94:	mov	r5, r0
   14b98:	bl	15144 <close@plt+0x40b8>
   14b9c:	cmp	r0, #0
   14ba0:	popne	{r4, r5, fp, pc}
   14ba4:	cmp	r5, #0
   14ba8:	beq	14bb8 <close@plt+0x3b2c>
   14bac:	cmp	r4, #0
   14bb0:	bne	14bb8 <close@plt+0x3b2c>
   14bb4:	pop	{r4, r5, fp, pc}
   14bb8:	bl	1507c <close@plt+0x3ff0>
   14bbc:	push	{fp, lr}
   14bc0:	mov	fp, sp
   14bc4:	cmp	r1, #0
   14bc8:	orreq	r1, r1, #1
   14bcc:	bl	15144 <close@plt+0x40b8>
   14bd0:	cmp	r0, #0
   14bd4:	popne	{fp, pc}
   14bd8:	bl	1507c <close@plt+0x3ff0>
   14bdc:	push	{fp, lr}
   14be0:	mov	fp, sp
   14be4:	clz	r3, r2
   14be8:	lsr	ip, r3, #5
   14bec:	clz	r3, r1
   14bf0:	lsr	r3, r3, #5
   14bf4:	orrs	r3, r3, ip
   14bf8:	movwne	r1, #1
   14bfc:	movwne	r2, #1
   14c00:	bl	15498 <close@plt+0x440c>
   14c04:	cmp	r0, #0
   14c08:	popne	{fp, pc}
   14c0c:	bl	1507c <close@plt+0x3ff0>
   14c10:	push	{fp, lr}
   14c14:	mov	fp, sp
   14c18:	mov	r2, r1
   14c1c:	mov	r1, r0
   14c20:	mov	r0, #0
   14c24:	bl	15498 <close@plt+0x440c>
   14c28:	cmp	r0, #0
   14c2c:	popne	{fp, pc}
   14c30:	bl	1507c <close@plt+0x3ff0>
   14c34:	push	{fp, lr}
   14c38:	mov	fp, sp
   14c3c:	mov	r2, r1
   14c40:	mov	r1, r0
   14c44:	clz	r0, r2
   14c48:	clz	r3, r1
   14c4c:	lsr	r0, r0, #5
   14c50:	lsr	r3, r3, #5
   14c54:	orrs	r0, r3, r0
   14c58:	mov	r0, #0
   14c5c:	movwne	r1, #1
   14c60:	movwne	r2, #1
   14c64:	bl	15498 <close@plt+0x440c>
   14c68:	cmp	r0, #0
   14c6c:	popne	{fp, pc}
   14c70:	bl	1507c <close@plt+0x3ff0>
   14c74:	push	{r4, r5, r6, sl, fp, lr}
   14c78:	add	fp, sp, #16
   14c7c:	ldr	r5, [r1]
   14c80:	mov	r4, r1
   14c84:	mov	r6, r0
   14c88:	cmp	r0, #0
   14c8c:	beq	14ca4 <close@plt+0x3c18>
   14c90:	mov	r0, #1
   14c94:	add	r0, r0, r5, lsr #1
   14c98:	adds	r5, r5, r0
   14c9c:	bcc	14cac <close@plt+0x3c20>
   14ca0:	b	14ce8 <close@plt+0x3c5c>
   14ca4:	cmp	r5, #0
   14ca8:	movweq	r5, #64	; 0x40
   14cac:	mov	r0, r6
   14cb0:	mov	r1, r5
   14cb4:	mov	r2, #1
   14cb8:	bl	15498 <close@plt+0x440c>
   14cbc:	cmp	r5, #0
   14cc0:	mov	r1, r5
   14cc4:	movwne	r1, #1
   14cc8:	cmp	r0, #0
   14ccc:	bne	14ce0 <close@plt+0x3c54>
   14cd0:	clz	r2, r6
   14cd4:	lsr	r2, r2, #5
   14cd8:	orrs	r1, r2, r1
   14cdc:	bne	14ce8 <close@plt+0x3c5c>
   14ce0:	str	r5, [r4]
   14ce4:	pop	{r4, r5, r6, sl, fp, pc}
   14ce8:	bl	1507c <close@plt+0x3ff0>
   14cec:	push	{r4, r5, r6, r7, fp, lr}
   14cf0:	add	fp, sp, #16
   14cf4:	ldr	r5, [r1]
   14cf8:	mov	r6, r2
   14cfc:	mov	r4, r1
   14d00:	mov	r7, r0
   14d04:	cmp	r0, #0
   14d08:	beq	14d20 <close@plt+0x3c94>
   14d0c:	mov	r0, #1
   14d10:	add	r0, r0, r5, lsr #1
   14d14:	adds	r5, r5, r0
   14d18:	bcc	14d38 <close@plt+0x3cac>
   14d1c:	b	14d6c <close@plt+0x3ce0>
   14d20:	cmp	r5, #0
   14d24:	bne	14d38 <close@plt+0x3cac>
   14d28:	mov	r0, #64	; 0x40
   14d2c:	cmp	r6, #64	; 0x40
   14d30:	udiv	r5, r0, r6
   14d34:	addhi	r5, r5, #1
   14d38:	mov	r0, r7
   14d3c:	mov	r1, r5
   14d40:	mov	r2, r6
   14d44:	bl	15498 <close@plt+0x440c>
   14d48:	cmp	r0, #0
   14d4c:	bne	14d64 <close@plt+0x3cd8>
   14d50:	cmp	r7, #0
   14d54:	beq	14d6c <close@plt+0x3ce0>
   14d58:	cmp	r6, #0
   14d5c:	cmpne	r5, #0
   14d60:	bne	14d6c <close@plt+0x3ce0>
   14d64:	str	r5, [r4]
   14d68:	pop	{r4, r5, r6, r7, fp, pc}
   14d6c:	bl	1507c <close@plt+0x3ff0>
   14d70:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14d74:	add	fp, sp, #24
   14d78:	mov	r8, r1
   14d7c:	ldr	r1, [r1]
   14d80:	mov	r5, r0
   14d84:	add	r0, r1, r1, asr #1
   14d88:	cmp	r0, r1
   14d8c:	mvnvs	r0, #-2147483648	; 0x80000000
   14d90:	cmp	r0, r3
   14d94:	mov	r7, r0
   14d98:	movgt	r7, r3
   14d9c:	cmn	r3, #1
   14da0:	movle	r7, r0
   14da4:	ldr	r0, [fp, #8]
   14da8:	cmn	r0, #1
   14dac:	ble	14dd4 <close@plt+0x3d48>
   14db0:	cmp	r0, #0
   14db4:	beq	14e28 <close@plt+0x3d9c>
   14db8:	cmn	r7, #1
   14dbc:	ble	14dfc <close@plt+0x3d70>
   14dc0:	mvn	r4, #-2147483648	; 0x80000000
   14dc4:	udiv	r6, r4, r0
   14dc8:	cmp	r6, r7
   14dcc:	bge	14e28 <close@plt+0x3d9c>
   14dd0:	b	14e38 <close@plt+0x3dac>
   14dd4:	cmn	r7, #1
   14dd8:	ble	14e18 <close@plt+0x3d8c>
   14ddc:	cmn	r0, #1
   14de0:	beq	14e28 <close@plt+0x3d9c>
   14de4:	mov	r6, #-2147483648	; 0x80000000
   14de8:	mvn	r4, #-2147483648	; 0x80000000
   14dec:	sdiv	r6, r6, r0
   14df0:	cmp	r6, r7
   14df4:	bge	14e28 <close@plt+0x3d9c>
   14df8:	b	14e38 <close@plt+0x3dac>
   14dfc:	beq	14e28 <close@plt+0x3d9c>
   14e00:	mov	r6, #-2147483648	; 0x80000000
   14e04:	mvn	r4, #-2147483648	; 0x80000000
   14e08:	sdiv	r6, r6, r7
   14e0c:	cmp	r6, r0
   14e10:	bge	14e28 <close@plt+0x3d9c>
   14e14:	b	14e38 <close@plt+0x3dac>
   14e18:	mvn	r4, #-2147483648	; 0x80000000
   14e1c:	sdiv	r6, r4, r0
   14e20:	cmp	r7, r6
   14e24:	blt	14e38 <close@plt+0x3dac>
   14e28:	mul	r6, r7, r0
   14e2c:	mov	r4, #64	; 0x40
   14e30:	cmp	r6, #63	; 0x3f
   14e34:	bgt	14e40 <close@plt+0x3db4>
   14e38:	sdiv	r7, r4, r0
   14e3c:	mul	r6, r7, r0
   14e40:	cmp	r5, #0
   14e44:	moveq	r4, #0
   14e48:	streq	r4, [r8]
   14e4c:	sub	r4, r7, r1
   14e50:	cmp	r4, r2
   14e54:	bge	14f00 <close@plt+0x3e74>
   14e58:	add	r7, r1, r2
   14e5c:	mov	r6, #0
   14e60:	mov	r2, #0
   14e64:	cmp	r7, r3
   14e68:	movwgt	r6, #1
   14e6c:	cmn	r3, #1
   14e70:	movwgt	r2, #1
   14e74:	cmp	r7, r1
   14e78:	bvs	14f34 <close@plt+0x3ea8>
   14e7c:	ands	r1, r2, r6
   14e80:	bne	14f34 <close@plt+0x3ea8>
   14e84:	cmn	r0, #1
   14e88:	ble	14eb0 <close@plt+0x3e24>
   14e8c:	cmp	r0, #0
   14e90:	beq	14efc <close@plt+0x3e70>
   14e94:	cmn	r7, #1
   14e98:	ble	14ed4 <close@plt+0x3e48>
   14e9c:	mvn	r1, #-2147483648	; 0x80000000
   14ea0:	udiv	r1, r1, r0
   14ea4:	cmp	r1, r7
   14ea8:	bge	14efc <close@plt+0x3e70>
   14eac:	b	14f34 <close@plt+0x3ea8>
   14eb0:	cmn	r7, #1
   14eb4:	ble	14eec <close@plt+0x3e60>
   14eb8:	cmn	r0, #1
   14ebc:	beq	14efc <close@plt+0x3e70>
   14ec0:	mov	r1, #-2147483648	; 0x80000000
   14ec4:	sdiv	r1, r1, r0
   14ec8:	cmp	r1, r7
   14ecc:	bge	14efc <close@plt+0x3e70>
   14ed0:	b	14f34 <close@plt+0x3ea8>
   14ed4:	beq	14efc <close@plt+0x3e70>
   14ed8:	mov	r1, #-2147483648	; 0x80000000
   14edc:	sdiv	r1, r1, r7
   14ee0:	cmp	r1, r0
   14ee4:	bge	14efc <close@plt+0x3e70>
   14ee8:	b	14f34 <close@plt+0x3ea8>
   14eec:	mvn	r1, #-2147483648	; 0x80000000
   14ef0:	sdiv	r1, r1, r0
   14ef4:	cmp	r7, r1
   14ef8:	blt	14f34 <close@plt+0x3ea8>
   14efc:	mul	r6, r7, r0
   14f00:	mov	r0, r5
   14f04:	mov	r1, r6
   14f08:	bl	15144 <close@plt+0x40b8>
   14f0c:	cmp	r6, #0
   14f10:	movwne	r6, #1
   14f14:	cmp	r0, #0
   14f18:	bne	14f2c <close@plt+0x3ea0>
   14f1c:	clz	r1, r5
   14f20:	lsr	r1, r1, #5
   14f24:	orrs	r1, r1, r6
   14f28:	bne	14f34 <close@plt+0x3ea8>
   14f2c:	str	r7, [r8]
   14f30:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14f34:	bl	1507c <close@plt+0x3ff0>
   14f38:	push	{fp, lr}
   14f3c:	mov	fp, sp
   14f40:	mov	r1, #1
   14f44:	bl	150c0 <close@plt+0x4034>
   14f48:	cmp	r0, #0
   14f4c:	popne	{fp, pc}
   14f50:	bl	1507c <close@plt+0x3ff0>
   14f54:	push	{fp, lr}
   14f58:	mov	fp, sp
   14f5c:	bl	150c0 <close@plt+0x4034>
   14f60:	cmp	r0, #0
   14f64:	popne	{fp, pc}
   14f68:	bl	1507c <close@plt+0x3ff0>
   14f6c:	push	{fp, lr}
   14f70:	mov	fp, sp
   14f74:	mov	r1, #1
   14f78:	bl	150c0 <close@plt+0x4034>
   14f7c:	cmp	r0, #0
   14f80:	popne	{fp, pc}
   14f84:	bl	1507c <close@plt+0x3ff0>
   14f88:	push	{fp, lr}
   14f8c:	mov	fp, sp
   14f90:	bl	150c0 <close@plt+0x4034>
   14f94:	cmp	r0, #0
   14f98:	popne	{fp, pc}
   14f9c:	bl	1507c <close@plt+0x3ff0>
   14fa0:	push	{r4, r5, fp, lr}
   14fa4:	add	fp, sp, #8
   14fa8:	mov	r5, r0
   14fac:	mov	r0, r1
   14fb0:	mov	r4, r1
   14fb4:	bl	15114 <close@plt+0x4088>
   14fb8:	cmp	r0, #0
   14fbc:	beq	14fd0 <close@plt+0x3f44>
   14fc0:	mov	r1, r5
   14fc4:	mov	r2, r4
   14fc8:	pop	{r4, r5, fp, lr}
   14fcc:	b	10e94 <memcpy@plt>
   14fd0:	bl	1507c <close@plt+0x3ff0>
   14fd4:	push	{r4, r5, fp, lr}
   14fd8:	add	fp, sp, #8
   14fdc:	mov	r5, r0
   14fe0:	mov	r0, r1
   14fe4:	mov	r4, r1
   14fe8:	bl	15114 <close@plt+0x4088>
   14fec:	cmp	r0, #0
   14ff0:	beq	15004 <close@plt+0x3f78>
   14ff4:	mov	r1, r5
   14ff8:	mov	r2, r4
   14ffc:	pop	{r4, r5, fp, lr}
   15000:	b	10e94 <memcpy@plt>
   15004:	bl	1507c <close@plt+0x3ff0>
   15008:	push	{r4, r5, fp, lr}
   1500c:	add	fp, sp, #8
   15010:	mov	r5, r0
   15014:	add	r0, r1, #1
   15018:	mov	r4, r1
   1501c:	bl	15114 <close@plt+0x4088>
   15020:	cmp	r0, #0
   15024:	beq	15040 <close@plt+0x3fb4>
   15028:	mov	r1, #0
   1502c:	mov	r2, r4
   15030:	strb	r1, [r0, r4]
   15034:	mov	r1, r5
   15038:	pop	{r4, r5, fp, lr}
   1503c:	b	10e94 <memcpy@plt>
   15040:	bl	1507c <close@plt+0x3ff0>
   15044:	push	{r4, r5, fp, lr}
   15048:	add	fp, sp, #8
   1504c:	mov	r4, r0
   15050:	bl	10f9c <strlen@plt>
   15054:	add	r5, r0, #1
   15058:	mov	r0, r5
   1505c:	bl	15114 <close@plt+0x4088>
   15060:	cmp	r0, #0
   15064:	beq	15078 <close@plt+0x3fec>
   15068:	mov	r1, r4
   1506c:	mov	r2, r5
   15070:	pop	{r4, r5, fp, lr}
   15074:	b	10e94 <memcpy@plt>
   15078:	bl	1507c <close@plt+0x3ff0>
   1507c:	push	{fp, lr}
   15080:	mov	fp, sp
   15084:	movw	r0, #28912	; 0x70f0
   15088:	movw	r1, #25032	; 0x61c8
   1508c:	mov	r2, #5
   15090:	movt	r0, #2
   15094:	movt	r1, #1
   15098:	ldr	r4, [r0]
   1509c:	mov	r0, #0
   150a0:	bl	10ec4 <dcgettext@plt>
   150a4:	movw	r2, #23974	; 0x5da6
   150a8:	mov	r3, r0
   150ac:	mov	r0, r4
   150b0:	mov	r1, #0
   150b4:	movt	r2, #1
   150b8:	bl	10f30 <error@plt>
   150bc:	bl	11080 <abort@plt>
   150c0:	clz	r2, r1
   150c4:	clz	r3, r0
   150c8:	lsr	r2, r2, #5
   150cc:	lsr	r3, r3, #5
   150d0:	orrs	r2, r3, r2
   150d4:	movwne	r1, #1
   150d8:	movwne	r0, #1
   150dc:	cmp	r1, #0
   150e0:	beq	15110 <close@plt+0x4084>
   150e4:	mvn	r2, #-2147483648	; 0x80000000
   150e8:	udiv	r2, r2, r1
   150ec:	cmp	r2, r0
   150f0:	bcs	15110 <close@plt+0x4084>
   150f4:	push	{fp, lr}
   150f8:	mov	fp, sp
   150fc:	bl	10fa8 <__errno_location@plt>
   15100:	mov	r1, #12
   15104:	str	r1, [r0]
   15108:	mov	r0, #0
   1510c:	pop	{fp, pc}
   15110:	b	10e34 <calloc@plt>
   15114:	cmp	r0, #0
   15118:	movweq	r0, #1
   1511c:	cmn	r0, #1
   15120:	ble	15128 <close@plt+0x409c>
   15124:	b	10f3c <malloc@plt>
   15128:	push	{fp, lr}
   1512c:	mov	fp, sp
   15130:	bl	10fa8 <__errno_location@plt>
   15134:	mov	r1, #12
   15138:	str	r1, [r0]
   1513c:	mov	r0, #0
   15140:	pop	{fp, pc}
   15144:	push	{fp, lr}
   15148:	mov	fp, sp
   1514c:	cmp	r0, #0
   15150:	beq	1516c <close@plt+0x40e0>
   15154:	cmp	r1, #0
   15158:	beq	15178 <close@plt+0x40ec>
   1515c:	cmn	r1, #1
   15160:	ble	15184 <close@plt+0x40f8>
   15164:	pop	{fp, lr}
   15168:	b	10ed0 <realloc@plt>
   1516c:	mov	r0, r1
   15170:	pop	{fp, lr}
   15174:	b	15114 <close@plt+0x4088>
   15178:	bl	123c8 <close@plt+0x133c>
   1517c:	mov	r0, #0
   15180:	pop	{fp, pc}
   15184:	bl	10fa8 <__errno_location@plt>
   15188:	mov	r1, #12
   1518c:	str	r1, [r0]
   15190:	mov	r0, #0
   15194:	pop	{fp, pc}
   15198:	push	{r4, r5, r6, sl, fp, lr}
   1519c:	add	fp, sp, #16
   151a0:	mov	r4, r0
   151a4:	bl	10f18 <__fpending@plt>
   151a8:	ldr	r6, [r4]
   151ac:	mov	r5, r0
   151b0:	mov	r0, r4
   151b4:	bl	12220 <close@plt+0x1194>
   151b8:	tst	r6, #32
   151bc:	bne	151f4 <close@plt+0x4168>
   151c0:	cmp	r0, #0
   151c4:	mov	r4, r0
   151c8:	mvnne	r4, #0
   151cc:	cmp	r5, #0
   151d0:	bne	15200 <close@plt+0x4174>
   151d4:	cmp	r0, #0
   151d8:	beq	15200 <close@plt+0x4174>
   151dc:	bl	10fa8 <__errno_location@plt>
   151e0:	ldr	r0, [r0]
   151e4:	subs	r4, r0, #9
   151e8:	mvnne	r4, #0
   151ec:	mov	r0, r4
   151f0:	pop	{r4, r5, r6, sl, fp, pc}
   151f4:	mvn	r4, #0
   151f8:	cmp	r0, #0
   151fc:	beq	15208 <close@plt+0x417c>
   15200:	mov	r0, r4
   15204:	pop	{r4, r5, r6, sl, fp, pc}
   15208:	bl	10fa8 <__errno_location@plt>
   1520c:	mov	r1, #0
   15210:	str	r1, [r0]
   15214:	mov	r0, r4
   15218:	pop	{r4, r5, r6, sl, fp, pc}
   1521c:	sub	sp, sp, #8
   15220:	push	{r4, r5, r6, r7, fp, lr}
   15224:	add	fp, sp, #16
   15228:	sub	sp, sp, #8
   1522c:	mov	r5, r0
   15230:	add	r0, fp, #8
   15234:	cmp	r1, #11
   15238:	str	r2, [fp, #8]
   1523c:	str	r3, [fp, #12]
   15240:	str	r0, [sp, #4]
   15244:	bhi	15280 <close@plt+0x41f4>
   15248:	mov	r0, #1
   1524c:	movw	r2, #1300	; 0x514
   15250:	tst	r2, r0, lsl r1
   15254:	bne	15340 <close@plt+0x42b4>
   15258:	movw	r2, #2570	; 0xa0a
   1525c:	tst	r2, r0, lsl r1
   15260:	bne	152a8 <close@plt+0x421c>
   15264:	cmp	r1, #0
   15268:	bne	15280 <close@plt+0x41f4>
   1526c:	ldr	r0, [sp, #4]
   15270:	add	r1, r0, #4
   15274:	str	r1, [sp, #4]
   15278:	mov	r1, #0
   1527c:	b	1534c <close@plt+0x42c0>
   15280:	sub	r0, r1, #1024	; 0x400
   15284:	cmp	r0, #10
   15288:	bhi	15340 <close@plt+0x42b4>
   1528c:	mov	r2, #1
   15290:	movw	r3, #645	; 0x285
   15294:	tst	r3, r2, lsl r0
   15298:	bne	15340 <close@plt+0x42b4>
   1529c:	movw	r3, #1282	; 0x502
   152a0:	tst	r3, r2, lsl r0
   152a4:	beq	152b4 <close@plt+0x4228>
   152a8:	mov	r0, r5
   152ac:	bl	11014 <fcntl64@plt>
   152b0:	b	15358 <close@plt+0x42cc>
   152b4:	cmp	r0, #6
   152b8:	bne	15340 <close@plt+0x42b4>
   152bc:	ldr	r0, [sp, #4]
   152c0:	movw	r7, #29352	; 0x72a8
   152c4:	movt	r7, #2
   152c8:	add	r1, r0, #4
   152cc:	str	r1, [sp, #4]
   152d0:	ldr	r6, [r0]
   152d4:	ldr	r0, [r7]
   152d8:	cmp	r0, #0
   152dc:	bmi	1537c <close@plt+0x42f0>
   152e0:	mov	r0, r5
   152e4:	movw	r1, #1030	; 0x406
   152e8:	mov	r2, r6
   152ec:	bl	11014 <fcntl64@plt>
   152f0:	mov	r4, r0
   152f4:	cmn	r0, #1
   152f8:	bgt	15370 <close@plt+0x42e4>
   152fc:	bl	10fa8 <__errno_location@plt>
   15300:	ldr	r0, [r0]
   15304:	cmp	r0, #22
   15308:	bne	15370 <close@plt+0x42e4>
   1530c:	mov	r0, r5
   15310:	mov	r1, #0
   15314:	mov	r2, r6
   15318:	bl	11014 <fcntl64@plt>
   1531c:	mov	r4, r0
   15320:	cmp	r0, #0
   15324:	bmi	1535c <close@plt+0x42d0>
   15328:	mvn	r0, #0
   1532c:	str	r0, [r7]
   15330:	mov	r0, #1
   15334:	cmp	r0, #0
   15338:	bne	153a8 <close@plt+0x431c>
   1533c:	b	1535c <close@plt+0x42d0>
   15340:	ldr	r0, [sp, #4]
   15344:	add	r2, r0, #4
   15348:	str	r2, [sp, #4]
   1534c:	ldr	r2, [r0]
   15350:	mov	r0, r5
   15354:	bl	11014 <fcntl64@plt>
   15358:	mov	r4, r0
   1535c:	mov	r0, r4
   15360:	sub	sp, fp, #16
   15364:	pop	{r4, r5, r6, r7, fp, lr}
   15368:	add	sp, sp, #8
   1536c:	bx	lr
   15370:	mov	r0, #1
   15374:	str	r0, [r7]
   15378:	b	1535c <close@plt+0x42d0>
   1537c:	mov	r0, r5
   15380:	mov	r1, #0
   15384:	mov	r2, r6
   15388:	bl	11014 <fcntl64@plt>
   1538c:	mov	r4, r0
   15390:	ldr	r0, [r7]
   15394:	add	r0, r0, #1
   15398:	clz	r0, r0
   1539c:	lsr	r0, r0, #5
   153a0:	cmp	r0, #0
   153a4:	beq	1535c <close@plt+0x42d0>
   153a8:	cmp	r4, #0
   153ac:	bmi	1535c <close@plt+0x42d0>
   153b0:	mov	r0, r4
   153b4:	mov	r1, #1
   153b8:	bl	11014 <fcntl64@plt>
   153bc:	cmp	r0, #0
   153c0:	bmi	153dc <close@plt+0x4350>
   153c4:	orr	r2, r0, #1
   153c8:	mov	r0, r4
   153cc:	mov	r1, #2
   153d0:	bl	11014 <fcntl64@plt>
   153d4:	cmn	r0, #1
   153d8:	bne	1535c <close@plt+0x42d0>
   153dc:	bl	10fa8 <__errno_location@plt>
   153e0:	ldr	r6, [r0]
   153e4:	mov	r5, r0
   153e8:	mov	r0, r4
   153ec:	bl	1108c <close@plt>
   153f0:	str	r6, [r5]
   153f4:	mvn	r4, #0
   153f8:	b	1535c <close@plt+0x42d0>
   153fc:	push	{fp, lr}
   15400:	mov	fp, sp
   15404:	mov	r0, #14
   15408:	bl	11044 <nl_langinfo@plt>
   1540c:	movw	r1, #23572	; 0x5c14
   15410:	cmp	r0, #0
   15414:	movt	r1, #1
   15418:	movne	r1, r0
   1541c:	movw	r0, #25049	; 0x61d9
   15420:	ldrb	r2, [r1]
   15424:	movt	r0, #1
   15428:	cmp	r2, #0
   1542c:	movne	r0, r1
   15430:	pop	{fp, pc}
   15434:	push	{r4, r5, r6, r7, fp, lr}
   15438:	add	fp, sp, #16
   1543c:	sub	sp, sp, #8
   15440:	cmp	r0, #0
   15444:	add	r5, sp, #4
   15448:	mov	r7, r2
   1544c:	mov	r4, r1
   15450:	movne	r5, r0
   15454:	mov	r0, r5
   15458:	bl	10f24 <mbrtowc@plt>
   1545c:	mov	r6, r0
   15460:	cmp	r7, #0
   15464:	beq	1548c <close@plt+0x4400>
   15468:	cmn	r6, #2
   1546c:	bcc	1548c <close@plt+0x4400>
   15470:	mov	r0, #0
   15474:	bl	154d4 <close@plt+0x4448>
   15478:	cmp	r0, #0
   1547c:	bne	1548c <close@plt+0x4400>
   15480:	ldrb	r0, [r4]
   15484:	mov	r6, #1
   15488:	str	r0, [r5]
   1548c:	mov	r0, r6
   15490:	sub	sp, fp, #16
   15494:	pop	{r4, r5, r6, r7, fp, pc}
   15498:	cmp	r2, #0
   1549c:	beq	154cc <close@plt+0x4440>
   154a0:	mvn	r3, #0
   154a4:	udiv	r3, r3, r2
   154a8:	cmp	r3, r1
   154ac:	bcs	154cc <close@plt+0x4440>
   154b0:	push	{fp, lr}
   154b4:	mov	fp, sp
   154b8:	bl	10fa8 <__errno_location@plt>
   154bc:	mov	r1, #12
   154c0:	str	r1, [r0]
   154c4:	mov	r0, #0
   154c8:	pop	{fp, pc}
   154cc:	mul	r1, r2, r1
   154d0:	b	15144 <close@plt+0x40b8>
   154d4:	push	{r4, sl, fp, lr}
   154d8:	add	fp, sp, #8
   154dc:	sub	sp, sp, #264	; 0x108
   154e0:	add	r1, sp, #7
   154e4:	movw	r2, #257	; 0x101
   154e8:	bl	15540 <close@plt+0x44b4>
   154ec:	mov	r4, #0
   154f0:	cmp	r0, #0
   154f4:	bne	15534 <close@plt+0x44a8>
   154f8:	movw	r1, #25055	; 0x61df
   154fc:	add	r0, sp, #7
   15500:	mov	r2, #2
   15504:	movt	r1, #1
   15508:	bl	10f90 <bcmp@plt>
   1550c:	cmp	r0, #0
   15510:	beq	15534 <close@plt+0x44a8>
   15514:	movw	r1, #25057	; 0x61e1
   15518:	add	r0, sp, #7
   1551c:	mov	r2, #6
   15520:	movt	r1, #1
   15524:	bl	10f90 <bcmp@plt>
   15528:	cmp	r0, #0
   1552c:	mov	r4, r0
   15530:	movwne	r4, #1
   15534:	mov	r0, r4
   15538:	sub	sp, fp, #8
   1553c:	pop	{r4, sl, fp, pc}
   15540:	push	{r4, r5, r6, r7, fp, lr}
   15544:	add	fp, sp, #16
   15548:	mov	r4, r1
   1554c:	mov	r1, #0
   15550:	mov	r6, r2
   15554:	bl	1102c <setlocale@plt>
   15558:	cmp	r0, #0
   1555c:	beq	1558c <close@plt+0x4500>
   15560:	mov	r7, r0
   15564:	bl	10f9c <strlen@plt>
   15568:	cmp	r0, r6
   1556c:	bcs	155a8 <close@plt+0x451c>
   15570:	add	r2, r0, #1
   15574:	mov	r0, r4
   15578:	mov	r1, r7
   1557c:	bl	10e94 <memcpy@plt>
   15580:	mov	r5, #0
   15584:	mov	r0, r5
   15588:	pop	{r4, r5, r6, r7, fp, pc}
   1558c:	mov	r5, #22
   15590:	cmp	r6, #0
   15594:	beq	155d0 <close@plt+0x4544>
   15598:	mov	r0, #0
   1559c:	strb	r0, [r4]
   155a0:	mov	r0, r5
   155a4:	pop	{r4, r5, r6, r7, fp, pc}
   155a8:	mov	r5, #34	; 0x22
   155ac:	cmp	r6, #0
   155b0:	beq	155d0 <close@plt+0x4544>
   155b4:	sub	r6, r6, #1
   155b8:	mov	r0, r4
   155bc:	mov	r1, r7
   155c0:	mov	r2, r6
   155c4:	bl	10e94 <memcpy@plt>
   155c8:	mov	r0, #0
   155cc:	strb	r0, [r4, r6]
   155d0:	mov	r0, r5
   155d4:	pop	{r4, r5, r6, r7, fp, pc}
   155d8:	mov	r1, #0
   155dc:	b	1102c <setlocale@plt>
   155e0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   155e4:	mov	r7, r0
   155e8:	ldr	r6, [pc, #72]	; 15638 <close@plt+0x45ac>
   155ec:	ldr	r5, [pc, #72]	; 1563c <close@plt+0x45b0>
   155f0:	add	r6, pc, r6
   155f4:	add	r5, pc, r5
   155f8:	sub	r6, r6, r5
   155fc:	mov	r8, r1
   15600:	mov	r9, r2
   15604:	bl	10e08 <fdopen@plt-0x20>
   15608:	asrs	r6, r6, #2
   1560c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15610:	mov	r4, #0
   15614:	add	r4, r4, #1
   15618:	ldr	r3, [r5], #4
   1561c:	mov	r2, r9
   15620:	mov	r1, r8
   15624:	mov	r0, r7
   15628:	blx	r3
   1562c:	cmp	r6, r4
   15630:	bne	15614 <close@plt+0x4588>
   15634:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15638:	andeq	r1, r1, r4, lsl r9
   1563c:	andeq	r1, r1, ip, lsl #18
   15640:	bx	lr
   15644:	ldr	r3, [pc, #12]	; 15658 <close@plt+0x45cc>
   15648:	mov	r1, #0
   1564c:	add	r3, pc, r3
   15650:	ldr	r2, [r3]
   15654:	b	10fb4 <__cxa_atexit@plt>
   15658:	muleq	r1, r0, sl

Disassembly of section .fini:

0001565c <.fini>:
   1565c:	push	{r3, lr}
   15660:	pop	{r3, pc}
