<dec f='linux/include/uapi/drm/i915_drm.h' l='1087' type='__u32'/>
<offset>32</offset>
<doc f='linux/include/uapi/drm/i915_drm.h' l='1081'>/**
	 * Cacheing level to apply or return value
	 *
	 * bits0-15 are for generic caching control (i.e. the above defined
	 * values). bits16-31 are reserved for platform-specific variations
	 * (e.g. l3$ caching on gen7). */</doc>
<use f='linux/drivers/gpu/drm/i915/i915_gem.c' l='3801' u='w' c='i915_gem_get_caching_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem.c' l='3805' u='w' c='i915_gem_get_caching_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem.c' l='3809' u='w' c='i915_gem_get_caching_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem.c' l='3826' u='r' c='i915_gem_set_caching_ioctl'/>
