---
layout: archive
title: "CV"
permalink: /cv/
author_profile: true
redirect_from:
  - /resume
---

{% include base_path %}

Education
======
* B.S. Computer Engineering, Minor Mathematics, University of California San Diego, 2020-2024

Work experience 
======
* June 2022 - September 2022: CAD Intern
  * Lattice Semiconductor
  * In-house FPGA physical design flow

* June 2023 - September 2023: Software Intern
  * Cadence Design Systems
  * Quantus RC Extraction

* June 2022 - September 2022: Logic Design Engineer Intern
  * Lawrence Berkeley National Laboratory
  * Physical design of an open source ASIC/FPGA architecture for accelerated machine learning

* June 2022 - September 2022: Software Intern
  * Google Summer of Code
  * IRSIM dynamic power analysis tool and other improvements

* June 2021 - Present: Undergraduate Researcher
  * UCSD Duarte Lab
  * Model optimization for MLPerf Tiny benchmark, ingesting QONNX into hls4ml-FINN workflow

Publications
======
  <ul>{% for post in site.publications %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>
  
Service and leadership
======
* UCSD IEEE Co-Professional Chair (October 2021 - Present)
