<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-pxa › include › mach › regs-u2d.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-u2d.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ASM_ARCH_PXA3xx_U2D_H</span>
<span class="cp">#define __ASM_ARCH_PXA3xx_U2D_H</span>

<span class="cp">#include &lt;mach/bitfield.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * USB2 device controller registers and bits definitions</span>
<span class="cm"> */</span>
<span class="cp">#define U2DCR		(0x0000)	</span><span class="cm">/* U2D Control Register */</span><span class="cp"></span>
<span class="cp">#define U2DCR_NDC	(1   &lt;&lt; 31)	</span><span class="cm">/* NAK During Config */</span><span class="cp"></span>
<span class="cp">#define U2DCR_HSTC	(0x7 &lt;&lt; 28)	</span><span class="cm">/* High Speed Timeout Calibration */</span><span class="cp"></span>
<span class="cp">#define U2DCR_SPEOREN	(1   &lt;&lt; 27)	</span><span class="cm">/* Short Packet EOR INTR generation Enable */</span><span class="cp"></span>
<span class="cp">#define U2DCR_FSTC	(0x7 &lt;&lt; 24)	</span><span class="cm">/* Full Speed Timeout Calibration */</span><span class="cp"></span>
<span class="cp">#define U2DCR_UCLKOVR	(1   &lt;&lt; 22)	</span><span class="cm">/* UTM Clock Override */</span><span class="cp"></span>
<span class="cp">#define U2DCR_ABP	(1   &lt;&lt; 21)	</span><span class="cm">/* Application Bus Power */</span><span class="cp"></span>
<span class="cp">#define U2DCR_ADD	(1   &lt;&lt; 20)	</span><span class="cm">/* Application Device Disconnect */</span><span class="cp"></span>
<span class="cp">#define U2DCR_CC	(1   &lt;&lt; 19)	</span><span class="cm">/* Configuration Change */</span><span class="cp"></span>
<span class="cp">#define U2DCR_HS	(1   &lt;&lt; 18)	</span><span class="cm">/* High Speed USB Detection */</span><span class="cp"></span>
<span class="cp">#define U2DCR_SMAC	(1   &lt;&lt; 17)	</span><span class="cm">/* Switch Endpoint Memory to Active Configuration */</span><span class="cp"></span>
<span class="cp">#define U2DCR_DWRE	(1   &lt;&lt; 16)	</span><span class="cm">/* Device Remote Wake-up Feature */</span><span class="cp"></span>
<span class="cp">#define U2DCR_ACN	(0xf &lt;&lt; 12)	</span><span class="cm">/* Active U2D Configuration Number */</span><span class="cp"></span>
<span class="cp">#define U2DCR_AIN	(0xf &lt;&lt; 8)	</span><span class="cm">/* Active U2D Interface Number */</span><span class="cp"></span>
<span class="cp">#define U2DCR_AAISN	(0xf &lt;&lt; 4)	</span><span class="cm">/* Active U2D Alternate Interface Setting Number */</span><span class="cp"></span>
<span class="cp">#define U2DCR_EMCE	(1   &lt;&lt; 3)	</span><span class="cm">/* Endpoint Memory Configuration Error */</span><span class="cp"></span>
<span class="cp">#define U2DCR_UDR	(1   &lt;&lt; 2)	</span><span class="cm">/* U2D Resume */</span><span class="cp"></span>
<span class="cp">#define U2DCR_UDA	(1   &lt;&lt; 1)	</span><span class="cm">/* U2D Active */</span><span class="cp"></span>
<span class="cp">#define U2DCR_UDE	(1   &lt;&lt; 0)	</span><span class="cm">/* U2D Enable */</span><span class="cp"></span>

<span class="cp">#define U2DICR			(0x0004)	</span><span class="cm">/* U2D Interrupt Control Register */</span><span class="cp"></span>
<span class="cp">#define U2DISR			(0x000C)	</span><span class="cm">/* U2D Interrupt Status Register */</span><span class="cp"></span>
<span class="cp">#define U2DINT_CC		(1 &lt;&lt; 31)	</span><span class="cm">/* Interrupt - Configuration Change */</span><span class="cp"></span>
<span class="cp">#define U2DINT_SOF		(1 &lt;&lt; 30)	</span><span class="cm">/* Interrupt - SOF */</span><span class="cp"></span>
<span class="cp">#define U2DINT_USOF		(1 &lt;&lt; 29)	</span><span class="cm">/* Interrupt - micro SOF */</span><span class="cp"></span>
<span class="cp">#define U2DINT_RU		(1 &lt;&lt; 28)	</span><span class="cm">/* Interrupt - Resume */</span><span class="cp"></span>
<span class="cp">#define U2DINT_SU		(1 &lt;&lt; 27)	</span><span class="cm">/* Interrupt - Suspend */</span><span class="cp"></span>
<span class="cp">#define U2DINT_RS		(1 &lt;&lt; 26)	</span><span class="cm">/* Interrupt - Reset */</span><span class="cp"></span>
<span class="cp">#define U2DINT_DPE		(1 &lt;&lt; 25)	</span><span class="cm">/* Interrupt - Data Packet Error */</span><span class="cp"></span>
<span class="cp">#define U2DINT_FIFOERR		(0x4)		</span><span class="cm">/* Interrupt - endpoint FIFO error */</span><span class="cp"></span>
<span class="cp">#define U2DINT_PACKETCMP	(0x2)		</span><span class="cm">/* Interrupt - endpoint packet complete */</span><span class="cp"></span>
<span class="cp">#define U2DINT_SPACKETCMP	(0x1)		</span><span class="cm">/* Interrupt - endpoint short packet complete */</span><span class="cp"></span>

<span class="cp">#define U2DFNR			(0x0014)	</span><span class="cm">/* U2D Frame Number Register */</span><span class="cp"></span>

<span class="cp">#define U2DINT(n, intr)		(((intr) &amp; 0x07) &lt;&lt; (((n) &amp; 0x07) * 3))</span>
<span class="cp">#define U2DICR2			(0x0008)	</span><span class="cm">/* U2D Interrupt Control Register 2 */</span><span class="cp"></span>
<span class="cp">#define U2DISR2			(0x0010)	</span><span class="cm">/* U2D Interrupt Status Register 2 */</span><span class="cp"></span>

<span class="cp">#define U2DOTGCR		(0x0020)	</span><span class="cm">/* U2D OTG Control Register */</span><span class="cp"></span>
<span class="cp">#define U2DOTGCR_OTGEN		(1 &lt;&lt; 31)	</span><span class="cm">/* On-The-Go Enable */</span><span class="cp"></span>
<span class="cp">#define U2DOTGCR_AALTHNP	(1 &lt;&lt; 30)	</span><span class="cm">/* A-device Alternate Host Negotiation Protocal Port Support */</span><span class="cp"></span>
<span class="cp">#define U2DOTGCR_AHNP		(1 &lt;&lt; 29)	</span><span class="cm">/* A-device Host Negotiation Protocal Support */</span><span class="cp"></span>
<span class="cp">#define U2DOTGCR_BHNP		(1 &lt;&lt; 28)	</span><span class="cm">/* B-device Host Negotiation Protocal Enable */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_CPU_PXA930</span>
<span class="cp">#define U2DOTGCR_LPA		(1 &lt;&lt; 15)	</span><span class="cm">/* ULPI low power mode active */</span><span class="cp"></span>
<span class="cp">#define U2DOTGCR_IESI		(1 &lt;&lt; 13)	</span><span class="cm">/* OTG interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define U2DOTGCR_ISSI		(1 &lt;&lt; 12)	</span><span class="cm">/* OTG interrupt status */</span><span class="cp"></span>
<span class="cp">#endif</span>

<span class="cp">#define U2DOTGCR_CKAF	(1 &lt;&lt; 5)	</span><span class="cm">/* Carkit Mode Alternate Function Select */</span><span class="cp"></span>
<span class="cp">#define U2DOTGCR_UTMID	(1 &lt;&lt; 4)	</span><span class="cm">/* UTMI Interface Disable */</span><span class="cp"></span>
<span class="cp">#define U2DOTGCR_ULAF	(1 &lt;&lt; 3)	</span><span class="cm">/* ULPI Mode Alternate Function Select */</span><span class="cp"></span>
<span class="cp">#define U2DOTGCR_SMAF	(1 &lt;&lt; 2)	</span><span class="cm">/* Serial Mode Alternate Function Select */</span><span class="cp"></span>
<span class="cp">#define U2DOTGCR_RTSM	(1 &lt;&lt; 1)	</span><span class="cm">/* Return to Synchronous Mode (ULPI Mode) */</span><span class="cp"></span>
<span class="cp">#define U2DOTGCR_ULE	(1 &lt;&lt; 0)	</span><span class="cm">/* ULPI Wrapper Enable */</span><span class="cp"></span>

<span class="cp">#define U2DOTGICR	(0x0024)	</span><span class="cm">/* U2D OTG Interrupt Control Register */</span><span class="cp"></span>
<span class="cp">#define U2DOTGISR	(0x0028)	</span><span class="cm">/* U2D OTG Interrupt Status Register */</span><span class="cp"></span>

<span class="cp">#define U2DOTGINT_SF	(1 &lt;&lt; 17)	</span><span class="cm">/* OTG Set Feature Command Received */</span><span class="cp"></span>
<span class="cp">#define U2DOTGINT_SI	(1 &lt;&lt; 16)	</span><span class="cm">/* OTG Interrupt */</span><span class="cp"></span>
<span class="cp">#define U2DOTGINT_RLS1	(1 &lt;&lt; 14)	</span><span class="cm">/* RXCMD Linestate[1] Change Interrupt Rise */</span><span class="cp"></span>
<span class="cp">#define U2DOTGINT_RLS0	(1 &lt;&lt; 13)	</span><span class="cm">/* RXCMD Linestate[0] Change Interrupt Rise */</span><span class="cp"></span>
<span class="cp">#define U2DOTGINT_RID	(1 &lt;&lt; 12)	</span><span class="cm">/* RXCMD OTG ID Change Interrupt Rise */</span><span class="cp"></span>
<span class="cp">#define U2DOTGINT_RSE	(1 &lt;&lt; 11)	</span><span class="cm">/* RXCMD OTG Session End Interrupt Rise */</span><span class="cp"></span>
<span class="cp">#define U2DOTGINT_RSV	(1 &lt;&lt; 10)	</span><span class="cm">/* RXCMD OTG Session Valid Interrupt Rise */</span><span class="cp"></span>
<span class="cp">#define U2DOTGINT_RVV	(1 &lt;&lt; 9)	</span><span class="cm">/* RXCMD OTG Vbus Valid Interrupt Rise */</span><span class="cp"></span>
<span class="cp">#define U2DOTGINT_RCK	(1 &lt;&lt; 8)	</span><span class="cm">/* RXCMD Carkit Interrupt Rise */</span><span class="cp"></span>
<span class="cp">#define U2DOTGINT_FLS1	(1 &lt;&lt; 6)	</span><span class="cm">/* RXCMD Linestate[1] Change Interrupt Fall */</span><span class="cp"></span>
<span class="cp">#define U2DOTGINT_FLS0	(1 &lt;&lt; 5)	</span><span class="cm">/* RXCMD Linestate[0] Change Interrupt Fall */</span><span class="cp"></span>
<span class="cp">#define U2DOTGINT_FID	(1 &lt;&lt; 4)	</span><span class="cm">/* RXCMD OTG ID Change Interrupt Fall */</span><span class="cp"></span>
<span class="cp">#define U2DOTGINT_FSE	(1 &lt;&lt; 3)	</span><span class="cm">/* RXCMD OTG Session End Interrupt Fall */</span><span class="cp"></span>
<span class="cp">#define U2DOTGINT_FSV	(1 &lt;&lt; 2)	</span><span class="cm">/* RXCMD OTG Session Valid Interrupt Fall */</span><span class="cp"></span>
<span class="cp">#define U2DOTGINT_FVV	(1 &lt;&lt; 1)	</span><span class="cm">/* RXCMD OTG Vbus Valid Interrupt Fall */</span><span class="cp"></span>
<span class="cp">#define U2DOTGINT_FCK	(1 &lt;&lt; 0)	</span><span class="cm">/* RXCMD Carkit Interrupt Fall */</span><span class="cp"></span>

<span class="cp">#define U2DOTGUSR	(0x002C)	</span><span class="cm">/* U2D OTG ULPI Status Register */</span><span class="cp"></span>
<span class="cp">#define U2DOTGUSR_LPA	(1 &lt;&lt; 31)	</span><span class="cm">/* ULPI Low Power Mode Active */</span><span class="cp"></span>
<span class="cp">#define U2DOTGUSR_S6A	(1 &lt;&lt; 30)	</span><span class="cm">/* ULPI Serial Mode (6-pin) Active */</span><span class="cp"></span>
<span class="cp">#define U2DOTGUSR_S3A	(1 &lt;&lt; 29)	</span><span class="cm">/* ULPI Serial Mode (3-pin) Active */</span><span class="cp"></span>
<span class="cp">#define U2DOTGUSR_CKA	(1 &lt;&lt; 28)	</span><span class="cm">/* ULPI Car Kit Mode Active */</span><span class="cp"></span>
<span class="cp">#define U2DOTGUSR_LS1	(1 &lt;&lt; 6)	</span><span class="cm">/* RXCMD Linestate 1 Status */</span><span class="cp"></span>
<span class="cp">#define U2DOTGUSR_LS0	(1 &lt;&lt; 5)	</span><span class="cm">/* RXCMD Linestate 0 Status */</span><span class="cp"></span>
<span class="cp">#define U2DOTGUSR_ID	(1 &lt;&lt; 4)	</span><span class="cm">/* OTG IDGnd Status */</span><span class="cp"></span>
<span class="cp">#define U2DOTGUSR_SE	(1 &lt;&lt; 3)	</span><span class="cm">/* OTG Session End Status */</span><span class="cp"></span>
<span class="cp">#define U2DOTGUSR_SV	(1 &lt;&lt; 2)	</span><span class="cm">/* OTG Session Valid Status */</span><span class="cp"></span>
<span class="cp">#define U2DOTGUSR_VV	(1 &lt;&lt; 1)	</span><span class="cm">/* OTG Vbus Valid Status */</span><span class="cp"></span>
<span class="cp">#define U2DOTGUSR_CK	(1 &lt;&lt; 0)	</span><span class="cm">/* Carkit Interrupt Status */</span><span class="cp"></span>

<span class="cp">#define U2DOTGUCR	(0x0030)	</span><span class="cm">/* U2D OTG ULPI Control Register */</span><span class="cp"></span>
<span class="cp">#define U2DOTGUCR_RUN	(1    &lt;&lt; 25)	</span><span class="cm">/* RUN */</span><span class="cp"></span>
<span class="cp">#define U2DOTGUCR_RNW	(1    &lt;&lt; 24)	</span><span class="cm">/* Read or Write operation */</span><span class="cp"></span>
<span class="cp">#define U2DOTGUCR_ADDR	(0x3f &lt;&lt; 16)	</span><span class="cm">/* Address of the ULPI PHY register */</span><span class="cp"></span>
<span class="cp">#define U2DOTGUCR_WDATA	(0xff &lt;&lt; 8)	</span><span class="cm">/* The data for a WRITE command */</span><span class="cp"></span>
<span class="cp">#define U2DOTGUCR_RDATA	(0xff &lt;&lt; 0)	</span><span class="cm">/* The data for a READ command */</span><span class="cp"></span>

<span class="cp">#define U2DP3CR		(0x0034)	</span><span class="cm">/* U2D Port 3 Control Register */</span><span class="cp"></span>
<span class="cp">#define U2DP3CR_P2SS	(0x3 &lt;&lt; 8)	</span><span class="cm">/* Host Port 2 Serial Mode Select */</span><span class="cp"></span>
<span class="cp">#define U2DP3CR_P3SS	(0x7 &lt;&lt; 4)	</span><span class="cm">/* Host Port 3 Serial Mode Select */</span><span class="cp"></span>
<span class="cp">#define U2DP3CR_VPVMBEN	(0x1 &lt;&lt; 2)	</span><span class="cm">/* Host Port 3 Vp/Vm Block Enable */</span><span class="cp"></span>
<span class="cp">#define U2DP3CR_CFG	(0x3 &lt;&lt; 0)	</span><span class="cm">/* Host Port 3 Configuration */</span><span class="cp"></span>

<span class="cp">#define U2DCSR0		(0x0100)	</span><span class="cm">/* U2D Control/Status Register - Endpoint 0 */</span><span class="cp"></span>
<span class="cp">#define U2DCSR0_IPA	(1 &lt;&lt; 8)	</span><span class="cm">/* IN Packet Adjusted */</span><span class="cp"></span>
<span class="cp">#define U2DCSR0_SA	(1 &lt;&lt; 7)	</span><span class="cm">/* SETUP Active */</span><span class="cp"></span>
<span class="cp">#define U2DCSR0_RNE	(1 &lt;&lt; 6)	</span><span class="cm">/* Receive FIFO Not Empty */</span><span class="cp"></span>
<span class="cp">#define U2DCSR0_FST	(1 &lt;&lt; 5)	</span><span class="cm">/* Force Stall */</span><span class="cp"></span>
<span class="cp">#define U2DCSR0_SST	(1 &lt;&lt; 4)	</span><span class="cm">/* Send Stall */</span><span class="cp"></span>
<span class="cp">#define U2DCSR0_DME	(1 &lt;&lt; 3)	</span><span class="cm">/* DMA Enable */</span><span class="cp"></span>
<span class="cp">#define U2DCSR0_FTF	(1 &lt;&lt; 2)	</span><span class="cm">/* Flush Transmit FIFO */</span><span class="cp"></span>
<span class="cp">#define U2DCSR0_IPR	(1 &lt;&lt; 1)	</span><span class="cm">/* IN Packet Ready */</span><span class="cp"></span>
<span class="cp">#define U2DCSR0_OPC	(1 &lt;&lt; 0)	</span><span class="cm">/* OUT Packet Complete */</span><span class="cp"></span>

<span class="cp">#define U2DCSR(x)	(0x0100 + ((x) &lt;&lt; 2))	</span><span class="cm">/* U2D Control/Status Register - Endpoint x */</span><span class="cp"></span>
<span class="cp">#define U2DCSR_BF	(1 &lt;&lt; 10)	</span><span class="cm">/* Buffer Full, for OUT eps */</span><span class="cp"></span>
<span class="cp">#define U2DCSR_BE	(1 &lt;&lt; 10)	</span><span class="cm">/* Buffer Empty, for IN eps */</span><span class="cp"></span>
<span class="cp">#define U2DCSR_DPE	(1 &lt;&lt; 9)	</span><span class="cm">/* Data Packet Error, for ISO eps only */</span><span class="cp"></span>
<span class="cp">#define U2DCSR_FEF	(1 &lt;&lt; 8)	</span><span class="cm">/* Flush Endpoint FIFO */</span><span class="cp"></span>
<span class="cp">#define U2DCSR_SP	(1 &lt;&lt; 7)	</span><span class="cm">/* Short Packet Control/Status, for OUT eps only, readonly */</span><span class="cp"></span>
<span class="cp">#define U2DCSR_BNE	(1 &lt;&lt; 6)	</span><span class="cm">/* Buffer Not Empty, for OUT eps */</span><span class="cp"></span>
<span class="cp">#define U2DCSR_BNF	(1 &lt;&lt; 6)	</span><span class="cm">/* Buffer Not Full, for IN eps */</span><span class="cp"></span>
<span class="cp">#define U2DCSR_FST	(1 &lt;&lt; 5)	</span><span class="cm">/* Force STALL, write 1 set */</span><span class="cp"></span>
<span class="cp">#define U2DCSR_SST	(1 &lt;&lt; 4)	</span><span class="cm">/* Sent STALL, write 1 clear */</span><span class="cp"></span>
<span class="cp">#define U2DCSR_DME	(1 &lt;&lt; 3)	</span><span class="cm">/* DMA Enable */</span><span class="cp"></span>
<span class="cp">#define U2DCSR_TRN	(1 &lt;&lt; 2)	</span><span class="cm">/* Tx/Rx NAK, write 1 clear */</span><span class="cp"></span>
<span class="cp">#define U2DCSR_PC	(1 &lt;&lt; 1)	</span><span class="cm">/* Packet Complete, write 1 clear */</span><span class="cp"></span>
<span class="cp">#define U2DCSR_FS	(1 &lt;&lt; 0)	</span><span class="cm">/* FIFO needs Service */</span><span class="cp"></span>

<span class="cp">#define U2DBCR0		(0x0200)		</span><span class="cm">/* U2D Byte Count Register - Endpoint 0 */</span><span class="cp"></span>
<span class="cp">#define U2DBCR(x)	(0x0200 + ((x) &lt;&lt; 2))	</span><span class="cm">/* U2D Byte Count Register - Endpoint x */</span><span class="cp"></span>

<span class="cp">#define U2DDR0		(0x0300)		</span><span class="cm">/* U2D Data Register - Endpoint 0 */</span><span class="cp"></span>

<span class="cp">#define U2DEPCR(x)	(0x0400 + ((x) &lt;&lt; 2))	</span><span class="cm">/* U2D Configuration Register - Endpoint x */</span><span class="cp"></span>
<span class="cp">#define U2DEPCR_EE	(1 &lt;&lt; 0)		</span><span class="cm">/* Endpoint Enable */</span><span class="cp"></span>
<span class="cp">#define U2DEPCR_BS_MASK	(0x3FE)			</span><span class="cm">/* Buffer Size, BS*8=FIFO size, max 8184B = 8KB */</span><span class="cp"></span>

<span class="cp">#define U2DSCA		(0x0500)		</span><span class="cm">/* U2D Setup Command Address */</span><span class="cp"></span>
<span class="cp">#define U2DSCA_VALUE	(0x0120)</span>

<span class="cp">#define U2DEN0		(0x0504)		</span><span class="cm">/* U2D Endpoint Information Register - Endpoint 0 */</span><span class="cp"></span>
<span class="cp">#define U2DEN(x)	(0x0504 + ((x) &lt;&lt; 2))	</span><span class="cm">/* U2D Endpoint Information Register - Endpoint x */</span><span class="cp"></span>

<span class="cm">/* U2DMA registers */</span>
<span class="cp">#define U2DMACSR0		(0x1000)	</span><span class="cm">/* U2DMA Control/Status Register - Channel 0 */</span><span class="cp"></span>
<span class="cp">#define U2DMACSR(x)		(0x1000 + ((x) &lt;&lt; 2))	</span><span class="cm">/* U2DMA Control/Status Register - Channel x */</span><span class="cp"></span>
<span class="cp">#define U2DMACSR_RUN		(1 &lt;&lt; 31)	</span><span class="cm">/* Run Bit (read / write) */</span><span class="cp"></span>
<span class="cp">#define U2DMACSR_STOPIRQEN	(1 &lt;&lt; 29)	</span><span class="cm">/* Stop Interrupt Enable (read / write) */</span><span class="cp"></span>
<span class="cp">#define U2DMACSR_EORIRQEN	(1 &lt;&lt; 28)	</span><span class="cm">/* End of Receive Interrupt Enable (R/W) */</span><span class="cp"></span>
<span class="cp">#define U2DMACSR_EORJMPEN	(1 &lt;&lt; 27)	</span><span class="cm">/* Jump to next descriptor on EOR */</span><span class="cp"></span>
<span class="cp">#define U2DMACSR_EORSTOPEN	(1 &lt;&lt; 26)	</span><span class="cm">/* STOP on an EOR */</span><span class="cp"></span>
<span class="cp">#define U2DMACSR_RASIRQEN	(1 &lt;&lt; 23)	</span><span class="cm">/* Request After Cnannel Stopped Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define U2DMACSR_MASKRUN	(1 &lt;&lt; 22)	</span><span class="cm">/* Mask Run */</span><span class="cp"></span>
<span class="cp">#define U2DMACSR_SCEMC		(3 &lt;&lt; 18)	</span><span class="cm">/* System Bus Split Completion Error Message Class */</span><span class="cp"></span>
<span class="cp">#define U2DMACSR_SCEMI		(0x1f &lt;&lt; 13)	</span><span class="cm">/* System Bus Split Completion Error Message Index */</span><span class="cp"></span>
<span class="cp">#define U2DMACSR_BUSERRTYPE	(7 &lt;&lt; 10)	</span><span class="cm">/* PX Bus Error Type */</span><span class="cp"></span>
<span class="cp">#define U2DMACSR_EORINTR	(1 &lt;&lt; 9)	</span><span class="cm">/* End Of Receive */</span><span class="cp"></span>
<span class="cp">#define U2DMACSR_REQPEND	(1 &lt;&lt; 8)	</span><span class="cm">/* Request Pending */</span><span class="cp"></span>
<span class="cp">#define U2DMACSR_RASINTR	(1 &lt;&lt; 4)	</span><span class="cm">/* Request After Channel Stopped (read / write 1 clear) */</span><span class="cp"></span>
<span class="cp">#define U2DMACSR_STOPINTR	(1 &lt;&lt; 3)	</span><span class="cm">/* Stop Interrupt (read only) */</span><span class="cp"></span>
<span class="cp">#define U2DMACSR_ENDINTR	(1 &lt;&lt; 2)	</span><span class="cm">/* End Interrupt (read / write 1 clear) */</span><span class="cp"></span>
<span class="cp">#define U2DMACSR_STARTINTR	(1 &lt;&lt; 1)	</span><span class="cm">/* Start Interrupt (read / write 1 clear) */</span><span class="cp"></span>
<span class="cp">#define U2DMACSR_BUSERRINTR	(1 &lt;&lt; 0)	</span><span class="cm">/* Bus Error Interrupt (read / write 1 clear) */</span><span class="cp"></span>

<span class="cp">#define U2DMACR		(0x1080)		</span><span class="cm">/* U2DMA Control Register */</span><span class="cp"></span>
<span class="cp">#define U2DMAINT	(0x10F0)		</span><span class="cm">/* U2DMA Interrupt Register */</span><span class="cp"></span>

<span class="cp">#define U2DMABR0	(0x1100)		</span><span class="cm">/* U2DMA Branch Register - Channel 0 */</span><span class="cp"></span>
<span class="cp">#define U2DMABR(x)      (0x1100 + (x) &lt;&lt; 2)	</span><span class="cm">/* U2DMA Branch Register - Channel x */</span><span class="cp"></span>

<span class="cp">#define U2DMADADR0      (0x1200)		</span><span class="cm">/* U2DMA Descriptor Address Register - Channel 0 */</span><span class="cp"></span>
<span class="cp">#define U2DMADADR(x)    (0x1200 + (x) * 0x10)	</span><span class="cm">/* U2DMA Descriptor Address Register - Channel x */</span><span class="cp"></span>

<span class="cp">#define U2DMADADR_STOP	(1U &lt;&lt; 0)</span>

<span class="cp">#define U2DMASADR0	(0x1204)		</span><span class="cm">/* U2DMA Source Address Register - Channel 0 */</span><span class="cp"></span>
<span class="cp">#define U2DMASADR(x)	(0x1204 + (x) * 0x10)	</span><span class="cm">/* U2DMA Source Address Register - Channel x */</span><span class="cp"></span>
<span class="cp">#define U2DMATADR0	(0x1208)		</span><span class="cm">/* U2DMA Target Address Register - Channel 0 */</span><span class="cp"></span>
<span class="cp">#define U2DMATADR(x)	(0x1208 + (x) * 0x10)	</span><span class="cm">/* U2DMA Target Address Register - Channel x */</span><span class="cp"></span>

<span class="cp">#define U2DMACMDR0	(0x120C)		</span><span class="cm">/* U2DMA Command Address Register - Channel 0 */</span><span class="cp"></span>
<span class="cp">#define U2DMACMDR(x)	(0x120C + (x) * 0x10)	</span><span class="cm">/* U2DMA Command Address Register - Channel x */</span><span class="cp"></span>

<span class="cp">#define U2DMACMDR_XFRDIS	(1 &lt;&lt; 31)	</span><span class="cm">/* Transfer Direction */</span><span class="cp"></span>
<span class="cp">#define U2DMACMDR_STARTIRQEN	(1 &lt;&lt; 22)	</span><span class="cm">/* Start Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define U2DMACMDR_ENDIRQEN	(1 &lt;&lt; 21)	</span><span class="cm">/* End Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define U2DMACMDR_PACKCOMP	(1 &lt;&lt; 13)	</span><span class="cm">/* Packet Complete */</span><span class="cp"></span>
<span class="cp">#define U2DMACMDR_LEN		(0x07ff)	</span><span class="cm">/* length mask (max = 2K - 1) */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARCH_PXA3xx_U2D_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
