// Generated by CIRCT firtool-1.128.0
module Queue2_MemoryPacket(	// src/main/scala/chisel3/util/Queue.scala:60:7
  input         clock,	// src/main/scala/chisel3/util/Queue.scala:60:7
                reset,	// src/main/scala/chisel3/util/Queue.scala:60:7
  output        io_enq_ready,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input  [31:0] io_enq_bits_pc,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_inst,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_dnpc,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_enq_bits_wbData,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input  [4:0]  io_enq_bits_rdAddr,	// src/main/scala/chisel3/util/Queue.scala:72:14
  input         io_enq_bits_regWen,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output [31:0] io_deq_bits_pc,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_inst,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_dnpc,	// src/main/scala/chisel3/util/Queue.scala:72:14
                io_deq_bits_wbData,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output [4:0]  io_deq_bits_rdAddr,	// src/main/scala/chisel3/util/Queue.scala:72:14
  output        io_deq_bits_regWen	// src/main/scala/chisel3/util/Queue.scala:72:14
);

  wire [133:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Queue.scala:73:91
  reg          enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          maybe_full;	// src/main/scala/chisel3/util/Queue.scala:76:27
  wire         ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Queue.scala:77:33
  wire         empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Queue.scala:76:27, :77:33, :78:{25,28}
  wire         full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Queue.scala:76:27, :77:33, :79:24
  wire         do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Queue.scala:79:24, :103:19, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Queue.scala:60:7
    if (reset) begin	// src/main/scala/chisel3/util/Queue.scala:60:7
      enq_ptr_value <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Queue.scala:76:27
    end
    else begin	// src/main/scala/chisel3/util/Queue.scala:60:7
      if (do_enq)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
        enq_ptr_value <= enq_ptr_value - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~empty)	// src/main/scala/chisel3/util/Queue.scala:78:25
        deq_ptr_value <= deq_ptr_value - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_enq != ~empty)	// src/main/scala/chisel3/util/Queue.scala:76:27, :78:25, :93:{15,27}, :94:16, :102:19, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Queue.scala:76:27, src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
    end
  end // always @(posedge)
  ram_2x134 ram_ext (	// src/main/scala/chisel3/util/Queue.scala:73:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_pc,
        io_enq_bits_inst,
        io_enq_bits_dnpc,
        io_enq_bits_wbData,
        io_enq_bits_rdAddr,
        io_enq_bits_regWen})	// src/main/scala/chisel3/util/Queue.scala:73:91
  );	// src/main/scala/chisel3/util/Queue.scala:73:91
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Queue.scala:60:7, :79:24, :103:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Queue.scala:60:7, :78:25, :102:19
  assign io_deq_bits_pc = _ram_ext_R0_data[133:102];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_inst = _ram_ext_R0_data[101:70];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_dnpc = _ram_ext_R0_data[69:38];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_wbData = _ram_ext_R0_data[37:6];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_rdAddr = _ram_ext_R0_data[5:1];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
  assign io_deq_bits_regWen = _ram_ext_R0_data[0];	// src/main/scala/chisel3/util/Queue.scala:60:7, :73:91
endmodule

