
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010426                       # Number of seconds simulated
sim_ticks                                 10425762276                       # Number of ticks simulated
final_tick                               538201138821                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 197551                       # Simulator instruction rate (inst/s)
host_op_rate                                   257200                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 262489                       # Simulator tick rate (ticks/s)
host_mem_usage                               67349640                       # Number of bytes of host memory used
host_seconds                                 39718.84                       # Real time elapsed on the host
sim_insts                                  7846504966                       # Number of instructions simulated
sim_ops                                   10215681885                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       127360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       186112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       107648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       186624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       267904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       183296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       124928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       183680                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1401856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34304                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       429568                       # Number of bytes written to this memory
system.physmem.bytes_written::total            429568                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          995                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1454                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          841                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1458                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         2093                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1432                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          976                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1435                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10952                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3356                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3356                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       466537                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12215893                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       441982                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17851165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       454259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10325192                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       356041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17900274                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       454259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     25696347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       343764                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     17581065                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       441982                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     11982625                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       331487                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     17617896                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               134460768                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       466537                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       441982                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       454259                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       356041                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       454259                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       343764                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       441982                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       331487                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3290311                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41202551                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41202551                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41202551                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       466537                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12215893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       441982                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17851165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       454259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10325192                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       356041                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17900274                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       454259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     25696347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       343764                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     17581065                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       441982                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     11982625                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       331487                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     17617896                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              175663319                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25001829                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2068728                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1692594                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204209                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       867637                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          814462                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213939                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9341                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19946100                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11558782                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2068728                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1028401                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2414158                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         556602                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        414912                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221641                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       204337                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23124938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.956590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20710780     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          112556      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          179389      0.78%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          242330      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          248989      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          210409      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          117359      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          175510      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1127616      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23124938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082743                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462317                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19745736                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       617249                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2409767                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2672                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        349509                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340336                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14187271                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1520                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        349509                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19799345                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         130205                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       364336                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2359579                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       121959                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14181973                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         16600                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        53128                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19790081                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     65968935                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     65968935                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17153383                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2636683                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3464                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1777                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           368210                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1330619                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       718917                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8559                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       212247                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14164456                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3473                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13456549                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1975                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1563274                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3728112                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           75                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23124938                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581906                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270858                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17397600     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2381966     10.30%     85.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1199928      5.19%     90.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       881012      3.81%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       695079      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       283314      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       180137      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        93233      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        12669      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23124938                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2532     11.19%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8262     36.51%     47.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        11837     52.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11317285     84.10%     84.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200071      1.49%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1220974      9.07%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       716532      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13456549                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.538223                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              22631                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001682                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50062642                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     15731260                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13249742                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13479180                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        27564                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       216068                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         9867                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        349509                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         102730                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        11945                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14167948                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1730                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1330619                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       718917                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1776                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10105                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118854                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114186                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233040                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13266522                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1147851                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       190027                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1864312                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1885569                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            716461                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.530622                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13249871                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13249742                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7606605                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20498044                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529951                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371089                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12305296                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1862656                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206537                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22775429                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540288                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.384115                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17700134     77.72%     77.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2528318     11.10%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       942971      4.14%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       450293      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       396864      1.74%     96.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       218483      0.96%     97.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       180233      0.79%     98.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86176      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       271957      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22775429                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12305296                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1823601                       # Number of memory references committed
system.switch_cpus0.commit.loads              1114551                       # Number of loads committed
system.switch_cpus0.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1774541                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11086908                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253435                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       271957                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36671359                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           28685431                       # The number of ROB writes
system.switch_cpus0.timesIdled                 304112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1876891                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12305296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.500182                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.500182                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.399971                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.399971                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59710866                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18457066                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13148747                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3394                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                25001829                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2041355                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1673406                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201862                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       840913                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          796088                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          209568                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9118                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19510088                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11614819                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2041355                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1005656                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2553492                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         575827                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        588357                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1203809                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       200402                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23022628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.968946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20469136     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          276729      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          319870      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          175627      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          201896      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          111375      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           76018      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          197368      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1194609      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23022628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081648                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464559                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19346188                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       755596                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2531545                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        20749                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        368549                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       331550                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2142                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14175914                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        11255                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        368549                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19378194                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         252368                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       415403                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2521483                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        86622                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14166172                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         21346                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        40893                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     19682559                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     65967962                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     65967962                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16764967                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2917569                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3719                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2083                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           233995                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1355913                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       738632                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19671                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       163039                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14142383                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3727                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13351898                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18874                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1795464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4162975                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          437                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23022628                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579947                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269576                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17397441     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2262321      9.83%     85.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1215579      5.28%     90.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       841997      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       735080      3.19%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       375709      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        91904      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        58637      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        43960      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23022628                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3418     11.75%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         12540     43.10%     54.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        13140     45.16%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11171080     83.67%     83.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       208928      1.56%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1633      0.01%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1237837      9.27%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       732420      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13351898                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534037                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              29098                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002179                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     49774396                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15941712                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13125269                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13380996                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        33447                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       243987                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        18716                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          816                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        368549                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         204672                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        14113                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14146130                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         6342                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1355913                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       738632                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2084                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10118                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          139                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       116266                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       113949                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       230215                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13151233                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1161434                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       200665                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1893610                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1839288                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            732176                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526011                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13125584                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13125269                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7801456                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         20432864                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524972                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381809                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9847680                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12082076                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2064190                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3290                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202903                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22654079                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533329                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.352073                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17718144     78.21%     78.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2288317     10.10%     88.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       959999      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       576354      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       398905      1.76%     96.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       257839      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       134315      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       107654      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       212552      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22654079                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9847680                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12082076                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1831825                       # Number of memory references committed
system.switch_cpus1.commit.loads              1111916                       # Number of loads committed
system.switch_cpus1.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1729034                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10892720                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       245863                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       212552                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            36587728                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           28661119                       # The number of ROB writes
system.switch_cpus1.timesIdled                 301406                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1979201                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9847680                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12082076                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9847680                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.538855                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.538855                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.393878                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.393878                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59332296                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18212407                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13233344                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3286                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                25001829                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2268672                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1889035                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       208374                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       895706                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          830556                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          244067                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9705                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19760100                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              12447060                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2268672                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1074623                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2594566                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         579141                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        622487                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1228458                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       199183                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23346040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.655194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.030553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20751474     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          158715      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          201128      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          320183      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          133309      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          171452      0.73%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          201027      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           92006      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1316746      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23346040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090740                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.497846                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19644859                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       749045                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2582284                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1230                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        368615                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       344879                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          272                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      15212128                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1628                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        368615                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19664931                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          63189                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       630811                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2563448                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        55040                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      15119040                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          7943                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        38245                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     21118909                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     70309770                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     70309770                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17658303                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3460556                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3693                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1941                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           194486                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1415736                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       739794                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8253                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       167851                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14762040                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3704                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14159443                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        14801                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1800162                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3667268                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          176                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23346040                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.606503                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.327264                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17344898     74.29%     74.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2739163     11.73%     86.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1117413      4.79%     90.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       627486      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       848570      3.63%     97.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       261925      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       257890      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       137809      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        10886      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23346040                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          98054     79.17%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         13127     10.60%     89.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12670     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11928035     84.24%     84.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       193552      1.37%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1751      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1298985      9.17%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       737120      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14159443                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.566336                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             123851                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008747                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     51803578                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16565989                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13788899                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14283294                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        10443                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       267958                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10328                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        368615                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          48488                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         6287                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14765748                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        11057                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1415736                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       739794                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1942                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          5493                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           85                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       123669                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       116256                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       239925                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13911908                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1276999                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       247535                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2014031                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1966936                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            737032                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.556436                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13788985                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13788899                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8260110                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         22191534                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.551516                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372219                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10273437                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12659433                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2106312                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3527                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       209927                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22977425                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.550951                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.371104                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17618199     76.68%     76.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2715761     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       987297      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       490832      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       449279      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       188935      0.82%     97.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       186647      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        88891      0.39%     98.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       251584      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22977425                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10273437                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12659433                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1877219                       # Number of memory references committed
system.switch_cpus2.commit.loads              1147765                       # Number of loads committed
system.switch_cpus2.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1834937                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11397675                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       261436                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       251584                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            37491521                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           29900179                       # The number of ROB writes
system.switch_cpus2.timesIdled                 301810                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1655789                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10273437                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12659433                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10273437                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.433638                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.433638                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.410907                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.410907                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62598571                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19269795                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       14069817                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3524                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus3.numCycles                25001829                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1897926                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1698509                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       153445                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1286338                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1251192                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          111263                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4622                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20150112                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10793423                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1897926                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1362455                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2405945                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         504938                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        272951                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1220583                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       150243                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23179673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.520480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.760232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20773728     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          370705      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          182260      0.79%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          365854      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          113645      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          340226      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           52266      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           85443      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          895546      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23179673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.075911                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.431705                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19920049                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       507991                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2400902                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2004                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        348726                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       175459                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1939                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12042374                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4579                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        348726                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19946542                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         300748                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       128395                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2376490                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        78765                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12024350                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          9081                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        62545                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     15722760                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     54448354                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     54448354                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     12701019                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3021715                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1574                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          800                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           172553                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2201809                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       343797                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         2995                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        78222                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          11960972                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1579                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         11181442                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7175                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2194432                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4529038                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23179673                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.482381                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.093453                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18275536     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1529724      6.60%     85.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1657875      7.15%     92.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       957999      4.13%     96.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       487993      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       122276      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       142042      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3457      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         2771      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23179673                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          18313     57.49%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          7375     23.15%     80.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         6165     19.35%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8748474     78.24%     78.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        85547      0.77%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          776      0.01%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      2006119     17.94%     96.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       340526      3.05%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      11181442                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.447225                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              31853                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002849                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     45581585                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14157016                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     10893759                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      11213295                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         8314                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       455553                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         8752                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        348726                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         199038                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9911                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     11962560                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          887                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2201809                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       343797                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          798                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4136                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       103288                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        58902                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       162190                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11040850                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1977818                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       140592                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2318305                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1679767                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            340487                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.441602                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              10896499                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             10893759                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6599728                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14254736                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.435718                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.462985                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8684423                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      9750415                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2212564                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1563                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       152308                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22830947                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.427070                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.298333                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     19213745     84.16%     84.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1411529      6.18%     90.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       915778      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       286718      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       482946      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        92003      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        58655      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        53137      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       316436      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22830947                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8684423                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       9750415                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2081294                       # Number of memory references committed
system.switch_cpus3.commit.loads              1746249                       # Number of loads committed
system.switch_cpus3.commit.membars                780                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1498177                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          8513099                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       119291                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       316436                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            34477464                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           24274968                       # The number of ROB writes
system.switch_cpus3.timesIdled                 452698                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1822156                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8684423                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              9750415                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8684423                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.878928                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.878928                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.347352                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.347352                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        51364901                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       14165581                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12833230                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1562                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                25001829                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2040570                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1669120                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       201413                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       836152                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          801183                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          208763                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8977                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19777064                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11585189                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2040570                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1009946                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2426373                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         588129                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        339326                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines          1218430                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       202859                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     22925166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.970322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20498793     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          132448      0.58%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          206709      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          330301      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          136569      0.60%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          152286      0.66%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          162389      0.71%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          106000      0.46%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1199671      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     22925166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081617                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463374                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19598239                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       520059                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2418343                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         6418                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        382103                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       334216                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14146301                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1648                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        382103                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19629674                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         165729                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       267759                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2393730                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        86167                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14136782                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents         1792                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         24532                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        32942                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         2415                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     19623554                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     65759696                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     65759696                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16688719                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2934835                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3558                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1944                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           265313                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1349700                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       723020                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        21584                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       164315                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14113721                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3569                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13328935                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        17007                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1838335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4134465                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          315                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     22925166                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.581411                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.273871                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17309452     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2252127      9.82%     85.33% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1230594      5.37%     90.70% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       841841      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       787207      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       225438      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       177099      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        59779      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        41629      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     22925166                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3163     12.42%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         10096     39.64%     52.05% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12213     47.95%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11165733     83.77%     83.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       211080      1.58%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1613      0.01%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1231914      9.24%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       718595      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13328935                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.533118                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              25472                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001911                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     49625515                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15955777                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13109858                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13354407                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        39562                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       248288                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        22772                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          846                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        382103                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         117920                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        12162                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14117317                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         6234                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1349700                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       723020                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1944                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          8998                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       116202                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       116148                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       232350                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13135719                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1157820                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       193216                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1876099                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1847021                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            718279                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.525390                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13110066                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13109858                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7666399                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         20038853                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.524356                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382577                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9802912                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12015629                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2101716                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3254                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       205366                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22543063                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533008                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.386176                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17662179     78.35%     78.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2365246     10.49%     88.84% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       921361      4.09%     92.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       494427      2.19%     95.12% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       370725      1.64%     96.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       206560      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       128917      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       114006      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       279642      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22543063                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9802912                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12015629                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1801660                       # Number of memory references committed
system.switch_cpus4.commit.loads              1101412                       # Number of loads committed
system.switch_cpus4.commit.membars               1624                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1724684                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10827017                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       244072                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       279642                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            36380701                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           28616819                       # The number of ROB writes
system.switch_cpus4.timesIdled                 320656                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2076663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9802912                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12015629                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9802912                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.550449                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.550449                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392088                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392088                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        59228305                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18174067                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13189219                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3250                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                25001829                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1899164                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1699558                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       153093                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1285446                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1251561                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          111392                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4579                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20156210                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10801471                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1899164                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1362953                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2407555                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         503709                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        272459                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1220624                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       149921                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23186013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.520729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.760639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20778458     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          370663      1.60%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          182576      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          366202      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          113511      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          340426      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           52479      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           85416      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          896282      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23186013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.075961                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.432027                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19930326                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       503275                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2402526                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2039                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        347846                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       175529                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         1943                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      12051756                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         4588                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        347846                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19956297                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         295411                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       129711                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2378433                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        78308                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      12033996                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          9393                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        61729                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     15737205                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     54495237                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     54495237                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     12717940                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3019240                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1588                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          812                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           172476                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      2202103                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       344535                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3159                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        78443                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          11970582                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1593                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         11192870                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7259                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2191551                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4523137                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23186013                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.482742                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.093952                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18278193     78.83%     78.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1529622      6.60%     85.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1659770      7.16%     92.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       959055      4.14%     96.72% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       488057      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       122598      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       142473      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3473      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         2772      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23186013                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          18389     57.57%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          7387     23.13%     80.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         6165     19.30%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8757368     78.24%     78.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        85724      0.77%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          778      0.01%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      2007778     17.94%     96.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       341222      3.05%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      11192870                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.447682                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              31941                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002854                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     45610950                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14163754                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     10904831                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      11224811                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         8602                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       454287                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         8881                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        347846                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         195775                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         9639                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     11972181                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1051                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      2202103                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       344535                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          809                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          4052                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          175                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           30                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       103134                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        58822                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       161956                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     11051672                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1978871                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       141195                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2320043                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1681288                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            341172                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.442035                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              10907630                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             10904831                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6606528                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         14275385                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.436161                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.462792                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8694921                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      9762835                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2209759                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1568                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       151954                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22838167                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.427479                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.298940                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     19216423     84.14%     84.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1413046      6.19%     90.33% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       917520      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       286972      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       483291      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        92083      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        58596      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        53210      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       317026      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22838167                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8694921                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       9762835                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2083470                       # Number of memory references committed
system.switch_cpus5.commit.loads              1747816                       # Number of loads committed
system.switch_cpus5.commit.membars                782                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1500009                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          8524146                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       119500                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       317026                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            34493709                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           24293305                       # The number of ROB writes
system.switch_cpus5.timesIdled                 452338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1815816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8694921                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              9762835                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8694921                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.875452                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.875452                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.347771                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.347771                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        51415310                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       14180763                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       12843034                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1568                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                25001829                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2068159                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1692092                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       204513                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       868527                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          814457                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          213953                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9294                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19952110                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11557555                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2068159                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1028410                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2414099                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         557327                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        411605                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1222164                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       204598                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23127995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.613939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.956392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20713896     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          112676      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          179248      0.78%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          242554      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          248638      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          210072      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          117986      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          175879      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1127046      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23127995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.082720                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.462268                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19751392                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       614304                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2409683                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2692                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        349919                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       340295                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14186196                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1528                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        349919                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19804922                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         129778                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       361936                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2359551                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       121884                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14180876                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         16657                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        53057                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19790333                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     65965400                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     65965400                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17150141                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2640192                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3464                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1777                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           367638                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1331233                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       718766                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         8526                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       163336                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14163702                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3474                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13455090                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1984                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1565516                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3735684                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           76                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23127995                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581766                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.273346                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17438460     75.40%     75.40% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2337113     10.11%     85.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1185779      5.13%     90.63% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       894811      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       702048      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       283681      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       180148      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        93139      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        12816      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23127995                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           2518     11.13%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          8266     36.55%     47.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        11830     52.31%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11315521     84.10%     84.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       199887      1.49%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.58% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1221559      9.08%     94.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       716436      5.32%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13455090                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.538164                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              22614                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001681                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     50062773                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15732748                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13247546                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13477704                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        26974                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       216871                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         9820                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        349919                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         102520                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        11765                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14167201                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1895                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1331233                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       718766                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1777                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9919                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       119217                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       114140                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       233357                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13264183                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1147556                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       190907                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1863936                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1885116                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            716380                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.530529                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13247663                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13247546                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7604649                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         20495700                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.529863                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371036                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9998159                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12303045                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1864170                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       206846                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22778076                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.540127                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.389552                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17735416     77.86%     77.86% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2496593     10.96%     88.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       946703      4.16%     92.98% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       449635      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       377304      1.66%     96.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       217543      0.96%     97.56% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       193012      0.85%     98.41% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        85822      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       276048      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22778076                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9998159                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12303045                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1823308                       # Number of memory references committed
system.switch_cpus6.commit.loads              1114362                       # Number of loads committed
system.switch_cpus6.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1774200                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11084907                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       253395                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       276048                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            36669178                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           28684361                       # The number of ROB writes
system.switch_cpus6.timesIdled                 304466                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1873834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9998159                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12303045                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9998159                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.500643                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.500643                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.399897                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.399897                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        59700206                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18455283                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13147351                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3394                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus7.numCycles                25001829                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1898467                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1699086                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       153248                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      1285809                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         1250773                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          111191                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         4598                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20156660                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10798554                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1898467                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1361964                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2407086                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         504337                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        274759                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1220655                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       150103                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23188766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.520531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.760344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20781680     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          371017      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          182216      0.79%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          366037      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          113505      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          340588      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           52412      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           85007      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          896304      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23188766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.075933                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.431911                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19929508                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       506858                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2402086                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1992                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        348321                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       175377                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         1940                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      12048561                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         4562                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        348321                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19955760                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         298623                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       129989                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2377756                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        78310                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      12030769                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          9152                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        61897                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     15731959                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     54479570                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     54479570                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     12710208                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3021745                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1579                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          804                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           171974                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      2201648                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       344351                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3120                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        78138                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          11966939                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1584                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         11188595                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         7391                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      2193776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4521698                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23188766                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.482501                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.093730                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18283042     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1528886      6.59%     85.44% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1658923      7.15%     92.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       958285      4.13%     96.72% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       488562      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       122627      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       142231      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         3441      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         2769      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23188766                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          18481     57.61%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          7424     23.14%     80.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         6175     19.25%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      8754690     78.25%     78.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        85597      0.77%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          777      0.01%     79.02% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.02% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.02% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.02% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      2006524     17.93%     96.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       341007      3.05%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      11188595                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.447511                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              32080                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002867                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     45605427                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14162332                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     10900979                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      11220675                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         8658                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       454361                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         9027                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        348321                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         198435                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         9613                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     11968532                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          878                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      2201648                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       344351                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          801                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          3966                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents          166                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       102968                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        59127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       162095                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     11047435                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1978241                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       141160                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2319208                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1680584                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            340967                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.441865                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              10903714                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             10900979                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          6604271                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         14267154                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.436007                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.462900                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      8690397                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      9757195                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2211772                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1567                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       152112                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22840445                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.427189                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.298643                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     19221448     84.16%     84.16% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1411825      6.18%     90.34% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       916279      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       286954      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       483469      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        91848      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        58523      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        53096      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       317003      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22840445                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      8690397                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       9757195                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2082607                       # Number of memory references committed
system.switch_cpus7.commit.loads              1747283                       # Number of loads committed
system.switch_cpus7.commit.membars                782                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1499168                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          8519073                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       119376                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       317003                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            34492383                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           24286520                       # The number of ROB writes
system.switch_cpus7.timesIdled                 452438                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1813063                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            8690397                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              9757195                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      8690397                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.876949                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.876949                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.347590                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.347590                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        51397227                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       14174716                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12839788                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1566                       # number of misc regfile writes
system.l2.replacements                          10952                       # number of replacements
system.l2.tagsinuse                      32764.912643                       # Cycle average of tags in use
system.l2.total_refs                          1227434                       # Total number of references to valid blocks.
system.l2.sampled_refs                          43720                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.074886                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           381.990497                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     31.411110                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    462.644344                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     28.426870                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    732.771976                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     30.726953                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    411.002589                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     24.566985                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    682.386143                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     31.338312                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   1068.113579                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     23.999046                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    670.329659                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     29.364263                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    451.246567                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     23.474330                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    669.433641                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2598.599668                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3233.122757                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2029.463188                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4127.787229                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4145.072891                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4134.372789                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2612.528768                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4130.738488                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011657                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000959                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.014119                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000868                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.022362                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000938                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.012543                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000750                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.020825                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000956                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.032596                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000732                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.020457                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000896                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.013771                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000716                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.020429                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.079303                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.098667                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.061934                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.125970                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.126498                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.126171                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.079728                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.126060                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999906                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3039                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4170                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2888                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4056                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         5000                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         4077                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         3060                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         4071                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   30373                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             8295                       # number of Writeback hits
system.l2.Writeback_hits::total                  8295                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    88                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3054                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4185                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2899                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4062                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         5014                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         4083                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3075                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         4077                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30461                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3054                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4185                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2899                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4062                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         5014                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         4083                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3075                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         4077                       # number of overall hits
system.l2.overall_hits::total                   30461                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          995                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1451                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          841                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1458                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         2093                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         1432                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          976                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         1435                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10949                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          995                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1454                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          841                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1458                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         2093                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1432                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          976                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         1435                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10952                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          995                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1454                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          841                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1458                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         2093                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1432                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          976                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         1435                       # number of overall misses
system.l2.overall_misses::total                 10952                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5753660                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    150823837                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5443983                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    219312014                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5650273                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    127994745                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4199674                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    220478334                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5554326                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    317342463                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      4152611                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    216850139                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5533599                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    147670989                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4043487                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    215939872                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1656744006                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       450416                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        450416                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5753660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    150823837                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5443983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    219762430                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5650273                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    127994745                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4199674                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    220478334                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5554326                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    317342463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      4152611                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    216850139                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5533599                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    147670989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4043487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    215939872                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1657194422                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5753660                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    150823837                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5443983                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    219762430                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5650273                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    127994745                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4199674                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    220478334                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5554326                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    317342463                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      4152611                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    216850139                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5533599                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    147670989                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4043487                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    215939872                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1657194422                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         4034                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5621                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3729                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5514                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         7093                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         5509                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         4036                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         5506                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               41322                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         8295                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              8295                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                91                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4049                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5639                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3740                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5520                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         7107                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         5515                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         4051                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         5512                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                41413                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4049                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5639                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3740                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5520                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         7107                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         5515                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         4051                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         5512                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               41413                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.246653                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.258139                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.948718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.225530                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.966667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.264418                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.295080                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.965517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.259938                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.923077                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.241824                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.260625                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.264968                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.032967                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.245740                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.257847                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.224866                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.264130                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.294498                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.259655                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.923077                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.240928                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.260341                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.264458                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.245740                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.257847                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.224866                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.264130                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.294498                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.259655                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.923077                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.240928                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.260341                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.264458                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151412.105263                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151581.745729                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151221.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151145.426602                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 152710.081081                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 152193.513674                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 144816.344828                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151219.707819                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150116.918919                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151620.861443                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 148307.535714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151431.661313                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 153711.083333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151302.242828                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 149758.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150480.747038                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151314.641154                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 150138.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 150138.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151412.105263                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151581.745729                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151221.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151143.349381                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 152710.081081                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 152193.513674                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 144816.344828                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151219.707819                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150116.918919                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151620.861443                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 148307.535714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151431.661313                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 153711.083333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151302.242828                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 149758.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150480.747038                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151314.319028                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151412.105263                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151581.745729                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151221.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151143.349381                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 152710.081081                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 152193.513674                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 144816.344828                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151219.707819                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150116.918919                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151620.861443                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 148307.535714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151431.661313                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 153711.083333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151302.242828                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 149758.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150480.747038                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151314.319028                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3356                       # number of writebacks
system.l2.writebacks::total                      3356                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          995                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1451                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          841                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1458                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         2093                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         1432                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          976                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         1435                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10949                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          995                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1454                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         2093                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         1432                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         1435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10952                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          995                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1454                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         2093                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         1432                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         1435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10952                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3541862                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     92883732                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3346206                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    134790825                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3495472                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     79004647                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2508209                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    135524243                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3399558                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    195417772                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2524514                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    133411941                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3438774                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     90844438                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2471132                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    132322038                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1018925363                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       274926                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       274926                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3541862                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     92883732                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3346206                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    135065751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3495472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     79004647                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2508209                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    135524243                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3399558                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    195417772                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2524514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    133411941                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3438774                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     90844438                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2471132                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    132322038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1019200289                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3541862                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     92883732                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3346206                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    135065751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3495472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     79004647                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2508209                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    135524243                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3399558                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    195417772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2524514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    133411941                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3438774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     90844438                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2471132                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    132322038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1019200289                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.246653                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.258139                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.225530                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.264418                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.295080                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.259938                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.923077                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.241824                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.260625                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.264968                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.032967                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.245740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.257847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.224866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.264130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.294498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.259655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.923077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.240928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.260341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.264458                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.245740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.257847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.224866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.264130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.294498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.259655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.923077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.240928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.260341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.264458                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93206.894737                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93350.484422                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92950.166667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92895.124052                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94472.216216                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93941.316290                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 86489.965517                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92952.155693                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 91879.945946                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93367.306259                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 90161.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93164.763268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 95521.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93078.317623                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 91523.407407                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92210.479443                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93061.043292                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        91642                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        91642                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93206.894737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93350.484422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 92950.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92892.538514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94472.216216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93941.316290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 86489.965517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92952.155693                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 91879.945946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93367.306259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 90161.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93164.763268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 95521.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93078.317623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 91523.407407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92210.479443                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93060.654584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93206.894737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93350.484422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 92950.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92892.538514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94472.216216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93941.316290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 86489.965517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92952.155693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 91879.945946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93367.306259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 90161.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93164.763268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 95521.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93078.317623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 91523.407407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92210.479443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93060.654584                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               508.333857                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001229687                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1944135.314563                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    33.333857                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.053420                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.814638                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221591                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221591                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221591                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221591                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221591                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221591                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           50                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           50                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           50                       # number of overall misses
system.cpu0.icache.overall_misses::total           50                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7656314                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7656314                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7656314                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7656314                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7656314                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7656314                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221641                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221641                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221641                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221641                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221641                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221641                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 153126.280000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 153126.280000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 153126.280000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 153126.280000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 153126.280000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 153126.280000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6324902                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6324902                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6324902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6324902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6324902                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6324902                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 158122.550000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 158122.550000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 158122.550000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 158122.550000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 158122.550000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 158122.550000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4049                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               152643122                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4305                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35457.171196                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.910008                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.089992                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.862930                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.137070                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       839569                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         839569                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       705705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        705705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1758                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1758                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1545274                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1545274                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1545274                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1545274                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12949                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12949                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           85                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        13034                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13034                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        13034                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13034                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1424073575                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1424073575                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6845252                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6845252                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1430918827                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1430918827                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1430918827                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1430918827                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       852518                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       852518                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1558308                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1558308                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1558308                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1558308                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015189                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015189                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000120                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000120                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008364                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008364                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008364                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008364                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109975.563750                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109975.563750                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 80532.376471                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80532.376471                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109783.552785                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109783.552785                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109783.552785                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109783.552785                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          848                       # number of writebacks
system.cpu0.dcache.writebacks::total              848                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8915                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8915                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8985                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8985                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8985                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8985                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4034                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4034                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4049                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4049                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4049                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4049                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    360869510                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    360869510                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       988733                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       988733                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    361858243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    361858243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    361858243                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    361858243                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89456.993059                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89456.993059                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65915.533333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65915.533333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89369.780934                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89369.780934                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89369.780934                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89369.780934                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.270359                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002527914                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1931653.013487                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    29.270359                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.046908                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.819344                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1203763                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1203763                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1203763                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1203763                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1203763                       # number of overall hits
system.cpu1.icache.overall_hits::total        1203763                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           46                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           46                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           46                       # number of overall misses
system.cpu1.icache.overall_misses::total           46                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7295192                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7295192                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7295192                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7295192                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7295192                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7295192                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1203809                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1203809                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1203809                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1203809                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1203809                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1203809                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 158591.130435                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 158591.130435                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 158591.130435                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 158591.130435                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 158591.130435                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 158591.130435                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5921346                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5921346                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5921346                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5921346                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5921346                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5921346                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160036.378378                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160036.378378                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160036.378378                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160036.378378                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160036.378378                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160036.378378                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5639                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158555778                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5895                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26896.654453                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.940751                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.059249                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886487                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113513                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       848559                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         848559                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       715850                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        715850                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1686                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1686                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1643                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1643                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1564409                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1564409                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1564409                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1564409                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19399                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19399                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          500                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          500                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19899                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19899                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19899                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19899                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2263125085                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2263125085                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     57964961                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     57964961                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2321090046                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2321090046                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2321090046                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2321090046                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       867958                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       867958                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       716350                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       716350                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1643                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1643                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1584308                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1584308                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1584308                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1584308                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.022350                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022350                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000698                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000698                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012560                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012560                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012560                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012560                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 116661.945719                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 116661.945719                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 115929.922000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 115929.922000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 116643.552239                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 116643.552239                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 116643.552239                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 116643.552239                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2210                       # number of writebacks
system.cpu1.dcache.writebacks::total             2210                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13778                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13778                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          482                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          482                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14260                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14260                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14260                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14260                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5621                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5621                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5639                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5639                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5639                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5639                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    509347900                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    509347900                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1474030                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1474030                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    510821930                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    510821930                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    510821930                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    510821930                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006476                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006476                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003559                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003559                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003559                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003559                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90615.175236                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90615.175236                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 81890.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81890.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90587.325767                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90587.325767                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90587.325767                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90587.325767                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               487.571884                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004327846                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2033052.319838                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    32.571884                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.052199                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.781365                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1228406                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1228406                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1228406                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1228406                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1228406                       # number of overall hits
system.cpu2.icache.overall_hits::total        1228406                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8000121                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8000121                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8000121                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8000121                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8000121                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8000121                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1228458                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1228458                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1228458                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1228458                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1228458                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1228458                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 153848.480769                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 153848.480769                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 153848.480769                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 153848.480769                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 153848.480769                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 153848.480769                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6147213                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6147213                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6147213                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6147213                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6147213                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6147213                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157620.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157620.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157620.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157620.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157620.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157620.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3739                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148943560                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3995                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              37282.493116                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   219.375203                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    36.624797                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.856934                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.143066                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       977963                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         977963                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       725843                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        725843                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1911                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1911                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1762                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1762                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1703806                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1703806                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1703806                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1703806                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9514                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9514                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           53                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           53                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9567                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9567                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9567                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9567                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    928086104                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    928086104                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      3876881                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3876881                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    931962985                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    931962985                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    931962985                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    931962985                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       987477                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       987477                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       725896                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       725896                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1713373                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1713373                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1713373                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1713373                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009635                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009635                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000073                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000073                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005584                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005584                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005584                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005584                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 97549.516922                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 97549.516922                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 73148.698113                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 73148.698113                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 97414.339396                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97414.339396                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 97414.339396                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97414.339396                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          832                       # number of writebacks
system.cpu2.dcache.writebacks::total              832                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         5785                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         5785                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           42                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           42                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         5827                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         5827                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         5827                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         5827                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3729                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3729                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           11                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3740                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3740                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3740                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3740                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    325933144                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    325933144                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       741952                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       741952                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    326675096                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    326675096                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    326675096                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    326675096                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003776                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003776                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002183                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002183                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002183                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002183                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87404.972915                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87404.972915                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 67450.181818                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 67450.181818                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 87346.282353                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87346.282353                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 87346.282353                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87346.282353                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               551.566867                       # Cycle average of tags in use
system.cpu3.icache.total_refs               921365579                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1654157.233393                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    25.398343                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   526.168524                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.040702                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.843219                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.883921                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1220547                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1220547                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1220547                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1220547                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1220547                       # number of overall hits
system.cpu3.icache.overall_hits::total        1220547                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.cpu3.icache.overall_misses::total           36                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5309170                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5309170                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5309170                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5309170                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5309170                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5309170                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1220583                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1220583                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1220583                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1220583                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1220583                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1220583                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000029                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000029                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 147476.944444                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 147476.944444                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 147476.944444                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 147476.944444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 147476.944444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 147476.944444                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           30                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           30                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4583838                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4583838                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4583838                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4583838                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4583838                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4583838                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 152794.600000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 152794.600000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 152794.600000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 152794.600000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 152794.600000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 152794.600000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5520                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               205505018                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5776                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35579.123615                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   194.676574                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    61.323426                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.760455                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.239545                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1812191                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1812191                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       333437                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        333437                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          789                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          789                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          781                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          781                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2145628                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2145628                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2145628                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2145628                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        18469                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        18469                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           30                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        18499                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         18499                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        18499                       # number of overall misses
system.cpu3.dcache.overall_misses::total        18499                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1860512215                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1860512215                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2526513                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2526513                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1863038728                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1863038728                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1863038728                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1863038728                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1830660                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1830660                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       333467                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       333467                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          781                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          781                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2164127                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2164127                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2164127                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2164127                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010089                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010089                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000090                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000090                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008548                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008548                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008548                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008548                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 100737.030429                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 100737.030429                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84217.100000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84217.100000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 100710.239905                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 100710.239905                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 100710.239905                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 100710.239905                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          726                       # number of writebacks
system.cpu3.dcache.writebacks::total              726                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        12955                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        12955                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        12979                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        12979                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        12979                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        12979                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5514                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5514                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5520                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5520                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5520                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5520                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    502581181                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    502581181                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       405357                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       405357                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    502986538                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    502986538                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    502986538                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    502986538                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002551                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002551                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002551                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002551                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91146.387559                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 91146.387559                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 67559.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67559.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 91120.749638                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91120.749638                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 91120.749638                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91120.749638                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               522.535747                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1006993705                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1907185.047348                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    32.535747                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.052141                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.837397                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1218380                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1218380                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1218380                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1218380                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1218380                       # number of overall hits
system.cpu4.icache.overall_hits::total        1218380                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           50                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           50                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           50                       # number of overall misses
system.cpu4.icache.overall_misses::total           50                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7381695                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7381695                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7381695                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7381695                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7381695                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7381695                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1218430                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1218430                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1218430                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1218430                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1218430                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1218430                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 147633.900000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 147633.900000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 147633.900000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 147633.900000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 147633.900000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 147633.900000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5983999                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5983999                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5983999                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5983999                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5983999                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5983999                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 157473.657895                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 157473.657895                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 157473.657895                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 157473.657895                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 157473.657895                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 157473.657895                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  7107                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               167405583                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  7363                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              22736.056363                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   227.208791                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    28.791209                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.887534                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.112466                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       842950                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         842950                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       696887                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        696887                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1889                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1889                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1625                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1625                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1539837                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1539837                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1539837                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1539837                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        18211                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        18211                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           78                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           78                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        18289                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         18289                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        18289                       # number of overall misses
system.cpu4.dcache.overall_misses::total        18289                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1986241963                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1986241963                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      6309242                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      6309242                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1992551205                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1992551205                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1992551205                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1992551205                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       861161                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       861161                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       696965                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       696965                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1889                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1889                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1558126                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1558126                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1558126                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1558126                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021147                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021147                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000112                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000112                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011738                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011738                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011738                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011738                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 109068.253418                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 109068.253418                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 80887.717949                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 80887.717949                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 108948.067418                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 108948.067418                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 108948.067418                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 108948.067418                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1353                       # number of writebacks
system.cpu4.dcache.writebacks::total             1353                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        11118                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        11118                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           64                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           64                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        11182                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        11182                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        11182                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        11182                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         7093                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         7093                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           14                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         7107                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         7107                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         7107                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         7107                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    668899082                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    668899082                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       915019                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       915019                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    669814101                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    669814101                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    669814101                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    669814101                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008237                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008237                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004561                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004561                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004561                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004561                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94304.114197                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 94304.114197                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65358.500000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65358.500000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 94247.094555                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94247.094555                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 94247.094555                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94247.094555                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               550.998933                       # Cycle average of tags in use
system.cpu5.icache.total_refs               921365621                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1657132.411871                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    24.830564                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.168369                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.039793                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.843219                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.883011                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1220589                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1220589                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1220589                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1220589                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1220589                       # number of overall hits
system.cpu5.icache.overall_hits::total        1220589                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.cpu5.icache.overall_misses::total           35                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5259539                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5259539                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5259539                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5259539                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5259539                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5259539                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1220624                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1220624                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1220624                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1220624                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1220624                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1220624                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000029                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000029                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 150272.542857                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 150272.542857                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 150272.542857                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 150272.542857                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 150272.542857                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 150272.542857                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            6                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            6                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           29                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           29                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4513341                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4513341                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4513341                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4513341                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4513341                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4513341                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 155632.448276                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 155632.448276                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 155632.448276                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 155632.448276                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 155632.448276                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 155632.448276                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5515                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               205506135                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5771                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              35610.142956                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   193.153971                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    62.846029                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.754508                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.245492                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1812691                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1812691                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       334043                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        334043                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          797                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          797                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          784                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          784                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2146734                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2146734                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2146734                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2146734                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18423                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18423                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           28                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18451                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18451                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18451                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18451                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1848639061                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1848639061                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2449928                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2449928                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1851088989                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1851088989                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1851088989                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1851088989                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1831114                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1831114                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       334071                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       334071                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          784                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          784                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2165185                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2165185                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2165185                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2165185                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010061                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010061                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000084                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000084                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008522                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008522                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008522                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008522                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 100344.084080                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 100344.084080                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 87497.428571                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 87497.428571                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 100324.588857                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 100324.588857                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 100324.588857                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 100324.588857                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          733                       # number of writebacks
system.cpu5.dcache.writebacks::total              733                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        12914                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        12914                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           22                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        12936                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        12936                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        12936                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        12936                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5509                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5509                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5515                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5515                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5515                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5515                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    501077929                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    501077929                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       410178                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       410178                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    501488107                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    501488107                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    501488107                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    501488107                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003009                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003009                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002547                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002547                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002547                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002547                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 90956.240516                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 90956.240516                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        68363                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        68363                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 90931.660381                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 90931.660381                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 90931.660381                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 90931.660381                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               506.661542                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1001230213                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1947918.702335                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    31.661542                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.050740                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.811958                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1222117                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1222117                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1222117                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1222117                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1222117                       # number of overall hits
system.cpu6.icache.overall_hits::total        1222117                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           47                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           47                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           47                       # number of overall misses
system.cpu6.icache.overall_misses::total           47                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7524656                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7524656                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7524656                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7524656                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7524656                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7524656                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1222164                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1222164                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1222164                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1222164                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1222164                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1222164                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 160099.063830                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 160099.063830                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 160099.063830                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 160099.063830                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 160099.063830                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 160099.063830                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6180865                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6180865                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6180865                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6180865                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6180865                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6180865                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 158483.717949                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 158483.717949                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 158483.717949                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 158483.717949                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 158483.717949                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 158483.717949                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  4051                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               152643413                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  4307                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              35440.773857                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   220.918675                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    35.081325                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.862964                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.137036                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       839963                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         839963                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       705602                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        705602                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1758                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1758                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1697                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1545565                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1545565                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1545565                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1545565                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        12923                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        12923                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           84                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        13007                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         13007                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        13007                       # number of overall misses
system.cpu6.dcache.overall_misses::total        13007                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1414786768                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1414786768                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      7008176                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      7008176                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1421794944                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1421794944                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1421794944                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1421794944                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       852886                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       852886                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       705686                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       705686                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1558572                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1558572                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1558572                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1558572                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015152                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015152                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000119                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000119                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008345                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008345                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008345                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008345                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 109478.199180                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 109478.199180                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 83430.666667                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 83430.666667                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 109309.982625                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 109309.982625                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 109309.982625                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 109309.982625                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          848                       # number of writebacks
system.cpu6.dcache.writebacks::total              848                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         8887                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         8887                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           69                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         8956                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         8956                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         8956                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         8956                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         4036                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         4036                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         4051                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         4051                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         4051                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         4051                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    358557930                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    358557930                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1023238                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1023238                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    359581168                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    359581168                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    359581168                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    359581168                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002599                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002599                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002599                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002599                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 88839.923191                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 88839.923191                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68215.866667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68215.866667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 88763.556653                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 88763.556653                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 88763.556653                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 88763.556653                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               550.733814                       # Cycle average of tags in use
system.cpu7.icache.total_refs               921365652                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   555                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1660118.291892                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    24.565726                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   526.168087                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.039368                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.843218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.882586                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1220620                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1220620                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1220620                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1220620                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1220620                       # number of overall hits
system.cpu7.icache.overall_hits::total        1220620                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.cpu7.icache.overall_misses::total           35                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5311746                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5311746                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5311746                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5311746                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5311746                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5311746                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1220655                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1220655                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1220655                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1220655                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1220655                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1220655                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000029                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000029                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 151764.171429                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 151764.171429                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 151764.171429                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 151764.171429                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 151764.171429                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 151764.171429                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4443453                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4443453                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4443453                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4443453                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4443453                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4443453                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 158694.750000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 158694.750000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 158694.750000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 158694.750000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 158694.750000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 158694.750000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  5512                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               205505279                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  5768                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              35628.515777                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   192.784106                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    63.215894                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.753063                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.246937                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1812171                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1812171                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       333713                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        333713                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          792                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          792                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          783                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          783                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      2145884                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         2145884                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      2145884                       # number of overall hits
system.cpu7.dcache.overall_hits::total        2145884                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        18452                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        18452                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           30                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        18482                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         18482                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        18482                       # number of overall misses
system.cpu7.dcache.overall_misses::total        18482                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1843962115                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1843962115                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2502459                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2502459                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1846464574                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1846464574                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1846464574                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1846464574                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1830623                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1830623                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       333743                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       333743                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          783                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          783                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      2164366                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      2164366                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      2164366                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      2164366                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010080                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010080                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000090                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000090                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008539                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008539                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008539                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008539                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 99932.913234                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 99932.913234                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 83415.300000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 83415.300000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 99906.101829                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 99906.101829                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 99906.101829                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 99906.101829                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          745                       # number of writebacks
system.cpu7.dcache.writebacks::total              745                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        12946                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        12946                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           24                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        12970                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        12970                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        12970                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        12970                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         5506                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         5506                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         5512                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5512                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         5512                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5512                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    499418198                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    499418198                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       398550                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       398550                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    499816748                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    499816748                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    499816748                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    499816748                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003008                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003008                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002547                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002547                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002547                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002547                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 90704.358518                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 90704.358518                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        66425                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        66425                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 90677.929608                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 90677.929608                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 90677.929608                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 90677.929608                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
