#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Oct 11 13:36:46 2018
# Process ID: 26735
# Current directory: /usr/local/src/floorplan/simulator/fp_visualizer
# Command line: vivado
# Log file: /usr/local/src/floorplan/simulator/fp_visualizer/vivado.log
# Journal file: /usr/local/src/floorplan/simulator/fp_visualizer/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /usr/local/src/xilinx/home/holmes/xilinx/xilinx_16/verilog_projects/dummy_7z015/dummy_7z015.xpr
INFO: [Project 1-313] Project file moved from '/home/holmes/xilinx/xilinx_16/verilog_projects/dummy_7z015' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z015clg485-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/usr/local/src/floorplan/simulator/fp_visualizer/.Xil/Vivado-26735-sholmes-System-Product-Name/dcp/top_level.xdc]
Finished Parsing XDC File [/usr/local/src/floorplan/simulator/fp_visualizer/.Xil/Vivado-26735-sholmes-System-Product-Name/dcp/top_level.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6193.844 ; gain = 0.000 ; free physical = 8050 ; free virtual = 27957
Restored from archive | CPU: 0.010000 secs | Memory: 0.077347 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6193.844 ; gain = 0.000 ; free physical = 8050 ; free virtual = 27957
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_project
open_project /usr/local/src/xilinx/home/holmes/xilinx/xilinx_16/verilog_projects/dummy_7z014/dummy_7z014.xpr
INFO: [Project 1-313] Project file moved from '/home/holmes/xilinx/xilinx_16/verilog_projects/dummy_7z014' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z014sclg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/usr/local/src/floorplan/simulator/fp_visualizer/.Xil/Vivado-26735-sholmes-System-Product-Name/dcp/top_level.xdc]
Finished Parsing XDC File [/usr/local/src/floorplan/simulator/fp_visualizer/.Xil/Vivado-26735-sholmes-System-Product-Name/dcp/top_level.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6689.734 ; gain = 0.000 ; free physical = 7467 ; free virtual = 27410
Restored from archive | CPU: 0.000000 secs | Memory: 0.062958 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6689.734 ; gain = 0.000 ; free physical = 7467 ; free virtual = 27410
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_project
open_project /usr/local/src/xilinx/home/holmes/xilinx/xilinx_16/verilog_projects/dummy_kintex_7046/dummy_kintex_7046.xpr
INFO: [Project 1-313] Project file moved from '/home/holmes/xilinx/xilinx_16/verilog_projects/dummy_kintex_7046' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z045fbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/usr/local/src/floorplan/simulator/fp_visualizer/.Xil/Vivado-26735-sholmes-System-Product-Name/dcp/top_level.xdc]
Finished Parsing XDC File [/usr/local/src/floorplan/simulator/fp_visualizer/.Xil/Vivado-26735-sholmes-System-Product-Name/dcp/top_level.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7195.570 ; gain = 0.000 ; free physical = 6935 ; free virtual = 26894
Restored from archive | CPU: 0.030000 secs | Memory: 1.321609 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7195.570 ; gain = 0.000 ; free physical = 6935 ; free virtual = 26894
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_project
open_project /usr/local/src/xilinx/home/holmes/xilinx/xilinx_16/blink_led/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from '/home/holmes/xilinx/xilinx_16/blink_led/project_1' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:zybo:part0:1.0. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'blink_led.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
blink_led_axi_gpio_0_0
blink_led_rst_ps7_0_100M_0
blink_led_processing_system7_0_0

open_run impl_1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'blink_led_i/axi_gpio_0/gpio_io_t[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/holmes/xilinx/xilinx_16/blink_led/project_1/project_1.runs/impl_1/.Xil/Vivado-12606-Holmes/dcp_2/blink_led_axi_gpio_0_0.edf:3847]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'blink_led_i/axi_gpio_0/gpio_io_t[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/holmes/xilinx/xilinx_16/blink_led/project_1/project_1.runs/impl_1/.Xil/Vivado-12606-Holmes/dcp_2/blink_led_axi_gpio_0_0.edf:3854]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'blink_led_i/axi_gpio_0/gpio_io_t[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/holmes/xilinx/xilinx_16/blink_led/project_1/project_1.runs/impl_1/.Xil/Vivado-12606-Holmes/dcp_2/blink_led_axi_gpio_0_0.edf:3861]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'blink_led_i/axi_gpio_0/gpio_io_t[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/holmes/xilinx/xilinx_16/blink_led/project_1/project_1.runs/impl_1/.Xil/Vivado-12606-Holmes/dcp_2/blink_led_axi_gpio_0_0.edf:3868]
Parsing XDC File [/usr/local/src/floorplan/simulator/fp_visualizer/.Xil/Vivado-26735-sholmes-System-Product-Name/dcp/blink_led_wrapper_early.xdc]
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [/usr/local/src/xilinx/home/holmes/xilinx/xilinx_16/blink_led/project_1/project_1.srcs/sources_1/bd/blink_led/ip/blink_led_axi_gpio_0_0/blink_led_axi_gpio_0_0_board.xdc:3]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [/usr/local/src/xilinx/home/holmes/xilinx/xilinx_16/blink_led/project_1/project_1.srcs/sources_1/bd/blink_led/ip/blink_led_axi_gpio_0_0/blink_led_axi_gpio_0_0_board.xdc:5]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [/usr/local/src/xilinx/home/holmes/xilinx/xilinx_16/blink_led/project_1/project_1.srcs/sources_1/bd/blink_led/ip/blink_led_axi_gpio_0_0/blink_led_axi_gpio_0_0_board.xdc:7]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [/usr/local/src/xilinx/home/holmes/xilinx/xilinx_16/blink_led/project_1/project_1.srcs/sources_1/bd/blink_led/ip/blink_led_axi_gpio_0_0/blink_led_axi_gpio_0_0_board.xdc:9]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
Finished Parsing XDC File [/usr/local/src/floorplan/simulator/fp_visualizer/.Xil/Vivado-26735-sholmes-System-Product-Name/dcp/blink_led_wrapper_early.xdc]
Parsing XDC File [/usr/local/src/floorplan/simulator/fp_visualizer/.Xil/Vivado-26735-sholmes-System-Product-Name/dcp/blink_led_wrapper.xdc]
Finished Parsing XDC File [/usr/local/src/floorplan/simulator/fp_visualizer/.Xil/Vivado-26735-sholmes-System-Product-Name/dcp/blink_led_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 7720.062 ; gain = 0.000 ; free physical = 6235 ; free virtual = 26258
Restored from archive | CPU: 0.150000 secs | Memory: 2.307228 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 7720.062 ; gain = 0.000 ; free physical = 6235 ; free virtual = 26258
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

close_project
open_project /usr/local/src/xilinx/home/holmes/xilinx/xilinx_16/verilog_projects/dummy_kintex_7046/dummy_kintex_7046.xpr
INFO: [Project 1-313] Project file moved from '/home/holmes/xilinx/xilinx_16/verilog_projects/dummy_kintex_7046' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z045fbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/usr/local/src/floorplan/simulator/fp_visualizer/.Xil/Vivado-26735-sholmes-System-Product-Name/dcp/top_level.xdc]
Finished Parsing XDC File [/usr/local/src/floorplan/simulator/fp_visualizer/.Xil/Vivado-26735-sholmes-System-Product-Name/dcp/top_level.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8138.508 ; gain = 0.000 ; free physical = 5645 ; free virtual = 25675
Restored from archive | CPU: 0.010000 secs | Memory: 0.065048 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8138.508 ; gain = 0.000 ; free physical = 5645 ; free virtual = 25675
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_hw
