Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Fri Nov 16 12:21:27 2018
| Host         : SIRAWIT-DELL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_test_timing_summary_routed.rpt -pb display_test_timing_summary_routed.pb -rpx display_test_timing_summary_routed.rpx -warn_on_violation
| Design       : display_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.400        0.000                      0                  144        0.259        0.000                      0                  144        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.400        0.000                      0                  144        0.259        0.000                      0                  144        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            select_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 4.477ns (55.239%)  route 3.628ns (44.761%))
  Logic Levels:           15  (CARRY4=12 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.789     5.310    clock_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  j_reg[0]/Q
                         net (fo=11, routed)          0.722     6.488    j_reg[0]
    SLICE_X1Y125         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.068 r  select_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.068    select_reg_i_35_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  select_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.182    select_reg_i_36_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  select_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.296    select_reg_i_34_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  select_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.410    select_reg_i_33_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  select_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.524    select_reg_i_27_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  select_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.638    select_reg_i_26_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.951 f  select_reg_i_20/O[3]
                         net (fo=3, routed)           0.816     8.768    j2[28]
    SLICE_X2Y132         LUT2 (Prop_lut2_I1_O)        0.306     9.074 r  j[0]_i_13/O
                         net (fo=1, routed)           0.000     9.074    j[0]_i_13_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.648 f  j_reg[0]_i_7/CO[2]
                         net (fo=50, routed)          0.890    10.538    load
    SLICE_X1Y124         LUT3 (Prop_lut3_I0_O)        0.310    10.848 r  select_i_28/O
                         net (fo=1, routed)           0.364    11.212    select_i_28_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.807 r  select_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.807    select_reg_i_21_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.924 r  select_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.924    select_reg_i_14_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.041 r  select_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.041    select_reg_i_9_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.270 r  select_reg_i_3/CO[2]
                         net (fo=1, routed)           0.448    12.718    data0
    SLICE_X5Y129         LUT2 (Prop_lut2_I0_O)        0.310    13.028 r  select_i_1/O
                         net (fo=1, routed)           0.387    13.415    select2_out
    SLICE_X5Y129         FDRE                                         r  select_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.671    15.012    clock_IBUF_BUFG
    SLICE_X5Y129         FDRE                                         r  select_reg/C
                         clock pessimism              0.267    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y129         FDRE (Setup_fdre_C_R)       -0.429    14.815    select_reg
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -13.415    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 4.449ns (59.575%)  route 3.019ns (40.425%))
  Logic Levels:           16  (CARRY4=14 LUT2=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.789     5.310    clock_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  j_reg[0]/Q
                         net (fo=11, routed)          0.722     6.488    j_reg[0]
    SLICE_X1Y125         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.068 r  select_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.068    select_reg_i_35_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  select_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.182    select_reg_i_36_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  select_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.296    select_reg_i_34_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  select_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.410    select_reg_i_33_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  select_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.524    select_reg_i_27_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  select_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.638    select_reg_i_26_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.951 f  select_reg_i_20/O[3]
                         net (fo=3, routed)           0.816     8.768    j2[28]
    SLICE_X2Y132         LUT2 (Prop_lut2_I1_O)        0.306     9.074 r  j[0]_i_13/O
                         net (fo=1, routed)           0.000     9.074    j[0]_i_13_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.648 f  j_reg[0]_i_7/CO[2]
                         net (fo=50, routed)          1.481    11.128    load
    SLICE_X0Y127         LUT2 (Prop_lut2_I1_O)        0.310    11.438 r  j[8]_i_4/O
                         net (fo=1, routed)           0.000    11.438    j[8]_i_4_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.988 r  j_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.988    j_reg[8]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  j_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.102    j_reg[12]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  j_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    j_reg[16]_i_1_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  j_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    j_reg[20]_i_1_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  j_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.444    j_reg[24]_i_1_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.778 r  j_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.778    j_reg[28]_i_1_n_6
    SLICE_X0Y132         FDRE                                         r  j_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.675    15.016    clock_IBUF_BUFG
    SLICE_X0Y132         FDRE                                         r  j_reg[29]/C
                         clock pessimism              0.281    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y132         FDRE (Setup_fdre_C_D)        0.062    15.324    j_reg[29]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -12.778    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 4.428ns (59.461%)  route 3.019ns (40.539%))
  Logic Levels:           16  (CARRY4=14 LUT2=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.789     5.310    clock_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  j_reg[0]/Q
                         net (fo=11, routed)          0.722     6.488    j_reg[0]
    SLICE_X1Y125         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.068 r  select_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.068    select_reg_i_35_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  select_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.182    select_reg_i_36_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  select_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.296    select_reg_i_34_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  select_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.410    select_reg_i_33_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  select_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.524    select_reg_i_27_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  select_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.638    select_reg_i_26_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.951 f  select_reg_i_20/O[3]
                         net (fo=3, routed)           0.816     8.768    j2[28]
    SLICE_X2Y132         LUT2 (Prop_lut2_I1_O)        0.306     9.074 r  j[0]_i_13/O
                         net (fo=1, routed)           0.000     9.074    j[0]_i_13_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.648 f  j_reg[0]_i_7/CO[2]
                         net (fo=50, routed)          1.481    11.128    load
    SLICE_X0Y127         LUT2 (Prop_lut2_I1_O)        0.310    11.438 r  j[8]_i_4/O
                         net (fo=1, routed)           0.000    11.438    j[8]_i_4_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.988 r  j_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.988    j_reg[8]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  j_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.102    j_reg[12]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  j_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    j_reg[16]_i_1_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  j_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    j_reg[20]_i_1_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  j_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.444    j_reg[24]_i_1_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.757 r  j_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.757    j_reg[28]_i_1_n_4
    SLICE_X0Y132         FDRE                                         r  j_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.675    15.016    clock_IBUF_BUFG
    SLICE_X0Y132         FDRE                                         r  j_reg[31]/C
                         clock pessimism              0.281    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y132         FDRE (Setup_fdre_C_D)        0.062    15.324    j_reg[31]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -12.757    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.373ns  (logic 4.354ns (59.054%)  route 3.019ns (40.946%))
  Logic Levels:           16  (CARRY4=14 LUT2=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.789     5.310    clock_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  j_reg[0]/Q
                         net (fo=11, routed)          0.722     6.488    j_reg[0]
    SLICE_X1Y125         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.068 r  select_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.068    select_reg_i_35_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  select_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.182    select_reg_i_36_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  select_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.296    select_reg_i_34_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  select_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.410    select_reg_i_33_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  select_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.524    select_reg_i_27_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  select_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.638    select_reg_i_26_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.951 f  select_reg_i_20/O[3]
                         net (fo=3, routed)           0.816     8.768    j2[28]
    SLICE_X2Y132         LUT2 (Prop_lut2_I1_O)        0.306     9.074 r  j[0]_i_13/O
                         net (fo=1, routed)           0.000     9.074    j[0]_i_13_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.648 f  j_reg[0]_i_7/CO[2]
                         net (fo=50, routed)          1.481    11.128    load
    SLICE_X0Y127         LUT2 (Prop_lut2_I1_O)        0.310    11.438 r  j[8]_i_4/O
                         net (fo=1, routed)           0.000    11.438    j[8]_i_4_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.988 r  j_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.988    j_reg[8]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  j_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.102    j_reg[12]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  j_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    j_reg[16]_i_1_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  j_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    j_reg[20]_i_1_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  j_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.444    j_reg[24]_i_1_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.683 r  j_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.683    j_reg[28]_i_1_n_5
    SLICE_X0Y132         FDRE                                         r  j_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.675    15.016    clock_IBUF_BUFG
    SLICE_X0Y132         FDRE                                         r  j_reg[30]/C
                         clock pessimism              0.281    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y132         FDRE (Setup_fdre_C_D)        0.062    15.324    j_reg[30]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -12.683    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 4.338ns (58.965%)  route 3.019ns (41.035%))
  Logic Levels:           16  (CARRY4=14 LUT2=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.789     5.310    clock_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  j_reg[0]/Q
                         net (fo=11, routed)          0.722     6.488    j_reg[0]
    SLICE_X1Y125         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.068 r  select_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.068    select_reg_i_35_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  select_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.182    select_reg_i_36_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  select_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.296    select_reg_i_34_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  select_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.410    select_reg_i_33_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  select_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.524    select_reg_i_27_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  select_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.638    select_reg_i_26_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.951 f  select_reg_i_20/O[3]
                         net (fo=3, routed)           0.816     8.768    j2[28]
    SLICE_X2Y132         LUT2 (Prop_lut2_I1_O)        0.306     9.074 r  j[0]_i_13/O
                         net (fo=1, routed)           0.000     9.074    j[0]_i_13_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.648 f  j_reg[0]_i_7/CO[2]
                         net (fo=50, routed)          1.481    11.128    load
    SLICE_X0Y127         LUT2 (Prop_lut2_I1_O)        0.310    11.438 r  j[8]_i_4/O
                         net (fo=1, routed)           0.000    11.438    j[8]_i_4_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.988 r  j_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.988    j_reg[8]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  j_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.102    j_reg[12]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  j_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    j_reg[16]_i_1_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  j_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    j_reg[20]_i_1_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  j_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.444    j_reg[24]_i_1_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.667 r  j_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.667    j_reg[28]_i_1_n_7
    SLICE_X0Y132         FDRE                                         r  j_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.675    15.016    clock_IBUF_BUFG
    SLICE_X0Y132         FDRE                                         r  j_reg[28]/C
                         clock pessimism              0.281    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y132         FDRE (Setup_fdre_C_D)        0.062    15.324    j_reg[28]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -12.667    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 4.335ns (58.948%)  route 3.019ns (41.052%))
  Logic Levels:           15  (CARRY4=13 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.789     5.310    clock_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  j_reg[0]/Q
                         net (fo=11, routed)          0.722     6.488    j_reg[0]
    SLICE_X1Y125         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.068 r  select_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.068    select_reg_i_35_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  select_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.182    select_reg_i_36_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  select_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.296    select_reg_i_34_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  select_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.410    select_reg_i_33_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  select_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.524    select_reg_i_27_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  select_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.638    select_reg_i_26_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.951 f  select_reg_i_20/O[3]
                         net (fo=3, routed)           0.816     8.768    j2[28]
    SLICE_X2Y132         LUT2 (Prop_lut2_I1_O)        0.306     9.074 r  j[0]_i_13/O
                         net (fo=1, routed)           0.000     9.074    j[0]_i_13_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.648 f  j_reg[0]_i_7/CO[2]
                         net (fo=50, routed)          1.481    11.128    load
    SLICE_X0Y127         LUT2 (Prop_lut2_I1_O)        0.310    11.438 r  j[8]_i_4/O
                         net (fo=1, routed)           0.000    11.438    j[8]_i_4_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.988 r  j_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.988    j_reg[8]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  j_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.102    j_reg[12]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  j_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    j_reg[16]_i_1_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  j_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    j_reg[20]_i_1_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.664 r  j_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.664    j_reg[24]_i_1_n_6
    SLICE_X0Y131         FDRE                                         r  j_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.673    15.014    clock_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  j_reg[25]/C
                         clock pessimism              0.281    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)        0.062    15.322    j_reg[25]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -12.664    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.333ns  (logic 4.314ns (58.830%)  route 3.019ns (41.170%))
  Logic Levels:           15  (CARRY4=13 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.789     5.310    clock_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  j_reg[0]/Q
                         net (fo=11, routed)          0.722     6.488    j_reg[0]
    SLICE_X1Y125         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.068 r  select_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.068    select_reg_i_35_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  select_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.182    select_reg_i_36_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  select_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.296    select_reg_i_34_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  select_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.410    select_reg_i_33_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  select_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.524    select_reg_i_27_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  select_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.638    select_reg_i_26_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.951 f  select_reg_i_20/O[3]
                         net (fo=3, routed)           0.816     8.768    j2[28]
    SLICE_X2Y132         LUT2 (Prop_lut2_I1_O)        0.306     9.074 r  j[0]_i_13/O
                         net (fo=1, routed)           0.000     9.074    j[0]_i_13_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.648 f  j_reg[0]_i_7/CO[2]
                         net (fo=50, routed)          1.481    11.128    load
    SLICE_X0Y127         LUT2 (Prop_lut2_I1_O)        0.310    11.438 r  j[8]_i_4/O
                         net (fo=1, routed)           0.000    11.438    j[8]_i_4_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.988 r  j_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.988    j_reg[8]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  j_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.102    j_reg[12]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  j_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    j_reg[16]_i_1_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  j_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    j_reg[20]_i_1_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.643 r  j_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.643    j_reg[24]_i_1_n_4
    SLICE_X0Y131         FDRE                                         r  j_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.673    15.014    clock_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  j_reg[27]/C
                         clock pessimism              0.281    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)        0.062    15.322    j_reg[27]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -12.643    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 4.240ns (58.411%)  route 3.019ns (41.589%))
  Logic Levels:           15  (CARRY4=13 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.789     5.310    clock_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  j_reg[0]/Q
                         net (fo=11, routed)          0.722     6.488    j_reg[0]
    SLICE_X1Y125         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.068 r  select_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.068    select_reg_i_35_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  select_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.182    select_reg_i_36_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  select_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.296    select_reg_i_34_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  select_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.410    select_reg_i_33_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  select_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.524    select_reg_i_27_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  select_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.638    select_reg_i_26_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.951 f  select_reg_i_20/O[3]
                         net (fo=3, routed)           0.816     8.768    j2[28]
    SLICE_X2Y132         LUT2 (Prop_lut2_I1_O)        0.306     9.074 r  j[0]_i_13/O
                         net (fo=1, routed)           0.000     9.074    j[0]_i_13_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.648 f  j_reg[0]_i_7/CO[2]
                         net (fo=50, routed)          1.481    11.128    load
    SLICE_X0Y127         LUT2 (Prop_lut2_I1_O)        0.310    11.438 r  j[8]_i_4/O
                         net (fo=1, routed)           0.000    11.438    j[8]_i_4_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.988 r  j_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.988    j_reg[8]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  j_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.102    j_reg[12]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  j_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    j_reg[16]_i_1_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  j_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    j_reg[20]_i_1_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.569 r  j_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.569    j_reg[24]_i_1_n_5
    SLICE_X0Y131         FDRE                                         r  j_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.673    15.014    clock_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  j_reg[26]/C
                         clock pessimism              0.281    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)        0.062    15.322    j_reg[26]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -12.569    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.243ns  (logic 4.224ns (58.319%)  route 3.019ns (41.681%))
  Logic Levels:           15  (CARRY4=13 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.789     5.310    clock_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  j_reg[0]/Q
                         net (fo=11, routed)          0.722     6.488    j_reg[0]
    SLICE_X1Y125         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.068 r  select_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.068    select_reg_i_35_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  select_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.182    select_reg_i_36_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  select_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.296    select_reg_i_34_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  select_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.410    select_reg_i_33_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  select_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.524    select_reg_i_27_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  select_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.638    select_reg_i_26_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.951 f  select_reg_i_20/O[3]
                         net (fo=3, routed)           0.816     8.768    j2[28]
    SLICE_X2Y132         LUT2 (Prop_lut2_I1_O)        0.306     9.074 r  j[0]_i_13/O
                         net (fo=1, routed)           0.000     9.074    j[0]_i_13_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.648 f  j_reg[0]_i_7/CO[2]
                         net (fo=50, routed)          1.481    11.128    load
    SLICE_X0Y127         LUT2 (Prop_lut2_I1_O)        0.310    11.438 r  j[8]_i_4/O
                         net (fo=1, routed)           0.000    11.438    j[8]_i_4_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.988 r  j_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.988    j_reg[8]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  j_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.102    j_reg[12]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  j_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    j_reg[16]_i_1_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  j_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.330    j_reg[20]_i_1_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.553 r  j_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.553    j_reg[24]_i_1_n_7
    SLICE_X0Y131         FDRE                                         r  j_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.673    15.014    clock_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  j_reg[24]/C
                         clock pessimism              0.281    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)        0.062    15.322    j_reg[24]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -12.553    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.240ns  (logic 4.221ns (58.302%)  route 3.019ns (41.698%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.789     5.310    clock_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  j_reg[0]/Q
                         net (fo=11, routed)          0.722     6.488    j_reg[0]
    SLICE_X1Y125         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.068 r  select_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.068    select_reg_i_35_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  select_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.182    select_reg_i_36_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  select_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.296    select_reg_i_34_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  select_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.410    select_reg_i_33_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  select_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.524    select_reg_i_27_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  select_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.638    select_reg_i_26_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.951 f  select_reg_i_20/O[3]
                         net (fo=3, routed)           0.816     8.768    j2[28]
    SLICE_X2Y132         LUT2 (Prop_lut2_I1_O)        0.306     9.074 r  j[0]_i_13/O
                         net (fo=1, routed)           0.000     9.074    j[0]_i_13_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.648 f  j_reg[0]_i_7/CO[2]
                         net (fo=50, routed)          1.481    11.128    load
    SLICE_X0Y127         LUT2 (Prop_lut2_I1_O)        0.310    11.438 r  j[8]_i_4/O
                         net (fo=1, routed)           0.000    11.438    j[8]_i_4_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.988 r  j_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.988    j_reg[8]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  j_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.102    j_reg[12]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  j_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.216    j_reg[16]_i_1_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.550 r  j_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.550    j_reg[20]_i_1_n_6
    SLICE_X0Y130         FDRE                                         r  j_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.672    15.013    clock_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  j_reg[21]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.062    15.321    j_reg[21]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -12.550    
  -------------------------------------------------------------------
                         slack                                  2.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.274%)  route 0.199ns (51.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.662     1.546    clock_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  j_reg[0]/Q
                         net (fo=11, routed)          0.199     1.886    j_reg[0]
    SLICE_X0Y124         LUT3 (Prop_lut3_I2_O)        0.045     1.931 r  data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.931    data[3]_i_1_n_0
    SLICE_X0Y124         FDRE                                         r  data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.934     2.062    clock_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  data_reg[3]/C
                         clock pessimism             -0.482     1.580    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.092     1.672    data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.665     1.549    clock_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  i_reg[15]/Q
                         net (fo=5, routed)           0.170     1.860    i_reg[15]
    SLICE_X3Y127         LUT6 (Prop_lut6_I5_O)        0.045     1.905 r  i[12]_i_2/O
                         net (fo=1, routed)           0.000     1.905    i[12]_i_2_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.968 r  i_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.968    i_reg[12]_i_1_n_4
    SLICE_X3Y127         FDRE                                         r  i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.937     2.065    clock_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  i_reg[15]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X3Y127         FDRE (Hold_fdre_C_D)         0.105     1.654    i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.662     1.546    clock_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  i_reg[3]/Q
                         net (fo=3, routed)           0.170     1.857    i_reg[3]
    SLICE_X3Y124         LUT6 (Prop_lut6_I5_O)        0.045     1.902 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     1.902    i[0]_i_3_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.965 r  i_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.965    i_reg[0]_i_2_n_4
    SLICE_X3Y124         FDRE                                         r  i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.934     2.062    clock_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  i_reg[3]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.105     1.651    i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.662     1.546    clock_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  i_reg[7]/Q
                         net (fo=4, routed)           0.170     1.857    i_reg[7]
    SLICE_X3Y125         LUT6 (Prop_lut6_I5_O)        0.045     1.902 r  i[4]_i_2/O
                         net (fo=1, routed)           0.000     1.902    i[4]_i_2_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.965 r  i_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.965    i_reg[4]_i_1_n_4
    SLICE_X3Y125         FDRE                                         r  i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.934     2.062    clock_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  i_reg[7]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X3Y125         FDRE (Hold_fdre_C_D)         0.105     1.651    i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 j_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.669     1.553    clock_IBUF_BUFG
    SLICE_X0Y132         FDRE                                         r  j_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  j_reg[31]/Q
                         net (fo=2, routed)           0.173     1.867    j_reg[31]
    SLICE_X0Y132         LUT2 (Prop_lut2_I0_O)        0.045     1.912 r  j[28]_i_2/O
                         net (fo=1, routed)           0.000     1.912    j[28]_i_2_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.975 r  j_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.975    j_reg[28]_i_1_n_4
    SLICE_X0Y132         FDRE                                         r  j_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.942     2.070    clock_IBUF_BUFG
    SLICE_X0Y132         FDRE                                         r  j_reg[31]/C
                         clock pessimism             -0.517     1.553    
    SLICE_X0Y132         FDRE (Hold_fdre_C_D)         0.105     1.658    j_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 j_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.667     1.551    clock_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  j_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  j_reg[23]/Q
                         net (fo=3, routed)           0.173     1.865    j_reg[23]
    SLICE_X0Y130         LUT2 (Prop_lut2_I0_O)        0.045     1.910 r  j[20]_i_2/O
                         net (fo=1, routed)           0.000     1.910    j[20]_i_2_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.973 r  j_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.973    j_reg[20]_i_1_n_4
    SLICE_X0Y130         FDRE                                         r  j_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.940     2.068    clock_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  j_reg[23]/C
                         clock pessimism             -0.517     1.551    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.105     1.656    j_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.187ns (40.699%)  route 0.272ns (59.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.662     1.546    clock_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  j_reg[1]/Q
                         net (fo=9, routed)           0.272     1.959    j_reg[1]
    SLICE_X1Y124         LUT4 (Prop_lut4_I1_O)        0.046     2.005 r  data[6]_i_2/O
                         net (fo=1, routed)           0.000     2.005    data[6]_i_2_n_0
    SLICE_X1Y124         FDRE                                         r  data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.934     2.062    clock_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  data_reg[6]/C
                         clock pessimism             -0.482     1.580    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.107     1.687    data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.663     1.547    clock_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  i_reg[8]/Q
                         net (fo=5, routed)           0.168     1.856    i_reg[8]
    SLICE_X3Y126         LUT6 (Prop_lut6_I5_O)        0.045     1.901 r  i[8]_i_5/O
                         net (fo=1, routed)           0.000     1.901    i[8]_i_5_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.971 r  i_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.971    i_reg[8]_i_1_n_7
    SLICE_X3Y126         FDRE                                         r  i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.935     2.063    clock_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  i_reg[8]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X3Y126         FDRE (Hold_fdre_C_D)         0.105     1.652    i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.665     1.549    clock_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  i_reg[12]/Q
                         net (fo=6, routed)           0.168     1.858    i_reg[12]
    SLICE_X3Y127         LUT6 (Prop_lut6_I5_O)        0.045     1.903 r  i[12]_i_5/O
                         net (fo=1, routed)           0.000     1.903    i[12]_i_5_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.973 r  i_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.973    i_reg[12]_i_1_n_7
    SLICE_X3Y127         FDRE                                         r  i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.937     2.065    clock_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  i_reg[12]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X3Y127         FDRE (Hold_fdre_C_D)         0.105     1.654    i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.665     1.549    clock_IBUF_BUFG
    SLICE_X3Y128         FDRE                                         r  i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  i_reg[16]/Q
                         net (fo=6, routed)           0.168     1.858    i_reg[16]
    SLICE_X3Y128         LUT5 (Prop_lut5_I4_O)        0.045     1.903 r  i[16]_i_5/O
                         net (fo=1, routed)           0.000     1.903    i[16]_i_5_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.973 r  i_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.973    i_reg[16]_i_1_n_7
    SLICE_X3Y128         FDRE                                         r  i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.938     2.066    clock_IBUF_BUFG
    SLICE_X3Y128         FDRE                                         r  i_reg[16]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X3Y128         FDRE (Hold_fdre_C_D)         0.105     1.654    i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y123   enable_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y124   i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y127   i_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y127   i_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y127   i_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y128   i_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y128   i_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y128   i_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y128   i_reg[19]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y123   enable_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y127   i_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y127   i_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y127   i_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y128   i_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y128   i_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y128   i_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y128   i_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y129   i_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y129   i_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y129   i_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y129   i_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y130   i_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y130   i_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y130   i_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y130   i_reg[27]/C



