Real time: Nov/24/2014 15:57:18

Profiler Stats
--------------
Elapsed_time_in_seconds: 5837
Elapsed_time_in_minutes: 97.2833
Elapsed_time_in_hours: 1.62139
Elapsed_time_in_days: 0.0675579

Virtual_time_in_seconds: 5825.17
Virtual_time_in_minutes: 97.0862
Virtual_time_in_hours:   1.6181
Virtual_time_in_days:    1.6181

Ruby_current_time: 123357388
Ruby_start_time: 1
Ruby_cycles: 123357387

mbytes_resident: 105.832
mbytes_total: 145.508
resident_ratio: 0.727329

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 1.23357e+08 [ 1.23357e+08 1.23357e+08 1.23357e+08 1.23357e+08 1.23357e+08 1.23357e+08 1.23357e+08 1.23357e+08 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 275
  L1D_cache_total_misses: 41	(14.9091%)
  L1D_cache_total_demand_misses: 41
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 41
  L1D_cache_misses_per_instruction: 41
  L1D_cache_instructions_per_misses: 0.0243902

  L1D_cache_request_type_LD:   153	(55.6364)%
  L1D_cache_request_type_ST:   122	(44.3636)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 275 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 275 ]

  L1D_cache_miss_type_LD:   24	(58.5366)%
  L1D_cache_miss_type_ST:   17	(41.4634)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 21184535
  L1T_cache_total_misses: 3247713	(15.3306%)
  L1T_cache_total_demand_misses: 3247713
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 3.24771e+06
  L1T_cache_misses_per_instruction: 3.24771e+06
  L1T_cache_instructions_per_misses: 3.07909e-07

  L1T_cache_request_type_LD:   14992707	(70.7719)%
  L1T_cache_request_type_ST:   6191828	(29.2281)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 21184535 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 21184535 ]

  L1T_cache_miss_type_LD:   1760862	(54.2185)%
  L1T_cache_miss_type_ST:   1486851	(45.7815)%

L2_cache cache stats: 
  L2_cache_total_requests: 38151
  L2_cache_total_misses: 38118	(99.9135%)
  L2_cache_total_demand_misses: 38118
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 38118
  L2_cache_misses_per_instruction: 38118
  L2_cache_instructions_per_misses: 2.62343e-05

  L2_cache_request_type_LD:   24	(0.0629079)%
  L2_cache_request_type_ST:   38127	(99.9371)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 38151 average:     8 | standard deviation: 0 | 0 0 0 0 38151 ]

  L2_cache_miss_type_LD:   14	(0.0367281)%
  L2_cache_miss_type_ST:   38104	(99.9633)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 7952690
  L2T_cache_total_misses: 38110	(0.479209%)
  L2T_cache_total_demand_misses: 38110
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 38110
  L2T_cache_misses_per_instruction: 38110
  L2T_cache_instructions_per_misses: 2.62398e-05

  L2T_cache_request_type_LD:   1760862	(22.1417)%
  L2T_cache_request_type_ST:   6191828	(77.8583)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 7952690 average: 26.686 | standard deviation: 9.96482 | 0 0 0 0 1760862 0 6191828 ]

  L2T_cache_miss_type_LD:   10178	(26.7069)%
  L2T_cache_miss_type_ST:   27932	(73.2931)%


TBE Queries: 8028974
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 9 count: 8028974 average: 1.5321 | standard deviation: 1.12185 | 1555684 2590713 2400081 1104510 297473 76311 4112 87 2 1 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 11 count: 21184810 average: 3.25571 | standard deviation: 1.31619 | 0 1899909 4249469 6445559 5075449 2289976 1095104 121220 7983 132 6 3 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 4 max: 501 count: 21184810 average: 15.3799 | standard deviation: 20.404 | 0 13231999 12 5 1 4 15 36 7308506 524122 72312 8039 334 19 97 40 26 6 1 4 2 2 1 0 0 1 5 5 8 3 4 9 12 34 22 18 27 15 2 1 2 6 10 13 15 21 10 0 2 1 5 4 15 12 1 3 7 2 4 9 11 7 2 8 5 1 7 15 3 3 4 3 2 6 11 5 3 0 5 13 2 3 5 6 11 5 7381 1816 326 27 3 22446 5091 991 33 10 10 33 15 8 6 3 8 14 21 22 9 9 10 21 12 18 27 19 21 31 48 35 29 26 20 23 49 73 28 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 64 max: 499 count: 14992860 average: 7.69711 | standard deviation: 13.2821 | 14982578 41 27 6 17 10149 28 14 0 0 ]
miss_latency_ST: [binsize: 64 max: 501 count: 6191950 average: 33.9827 | standard deviation: 22.5442 | 6162963 36 181 87 69 28007 191 416 0 0 ]
miss_latency_NULL: [binsize: 4 max: 501 count: 21184810 average: 15.3799 | standard deviation: 20.404 | 0 13231999 12 5 1 4 15 36 7308506 524122 72312 8039 334 19 97 40 26 6 1 4 2 2 1 0 0 1 5 5 8 3 4 9 12 34 22 18 27 15 2 1 2 6 10 13 15 21 10 0 2 1 5 4 15 12 1 3 7 2 4 9 11 7 2 8 5 1 7 15 3 3 4 3 2 6 11 5 3 0 5 13 2 3 5 6 11 5 7381 1816 326 27 3 22446 5091 991 33 10 10 33 15 8 6 3 8 14 21 22 9 9 10 21 12 18 27 19 21 31 48 35 29 26 20 23 49 73 28 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 1 max: 11 count: 21184810 average: 3.25571 | standard deviation: 1.31619 | 0 1899909 4249469 6445559 5075449 2289976 1095104 121220 7983 132 6 3 ]
Sequencer_0: [binsize: 1 max: 7 count: 275 average: 3.54182 | standard deviation: 1.6731 | 0 39 44 54 54 41 37 6 ]
Sequencer_1: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 9 count: 8810651 average: 3.51762 | standard deviation: 1.2789 | 0 345200 1425415 3089624 2063918 1124750 685178 75400 1165 1 ]
SequencerACC_1: [binsize: 1 max: 3 count: 101639 average: 1.00021 | standard deviation: 0.0162987 | 0 101621 15 3 ]
SequencerACC_2: [binsize: 1 max: 4 count: 101916 average: 1.0055 | standard deviation: 0.077492 | 0 101379 516 18 3 ]
SequencerACC_3: [binsize: 1 max: 11 count: 12170329 average: 3.10377 | standard deviation: 1.2937 | 0 1351670 2823479 3355860 3011474 1165185 409889 45814 6818 131 6 3 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 1 max: 48 count: 114493 average: 26.7211 | standard deviation: 3.23549 | 0 0 0 0 0 0 0 0 0 0 0 14 0 0 0 0 6238 3291 0 7 0 82 4 0 0 0 10282 18298 74806 470 382 54 310 78 89 22 24 4 16 9 0 0 7 5 0 0 0 0 1 ]
Total_nonPF_delay_cycles: [binsize: 1 max: 43 count: 38189 average: 24.0753 | standard deviation: 4.49586 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6238 3291 0 7 0 18 1 0 0 0 10282 18298 11 20 4 1 3 1 1 0 1 0 0 0 0 0 7 5 ]
  virtual_network_0_delay_cycles: [binsize: 1 max: 48 count: 76304 average: 28.0453 | standard deviation: 0.57856 | 0 0 0 0 0 0 0 0 0 0 0 14 0 0 0 0 0 0 0 0 0 64 3 0 0 0 0 0 74795 450 378 53 307 77 88 22 23 4 16 9 0 0 0 0 0 0 0 0 1 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 21 count: 18 average:    21 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18 ]
  virtual_network_3_delay_cycles: [binsize: 1 max: 43 count: 38171 average: 24.0768 | standard deviation: 4.49642 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6238 3291 0 7 0 0 1 0 0 0 10282 18298 11 20 4 1 3 1 1 0 1 0 0 0 0 0 7 5 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 5449
system_time: 375
page_reclaims: 27264
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 992

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 190590
L2_TO_L2T_MSG = 15
L2_DATA_GX = 60
L2T_TO_L1T_DATA = 7043448
L1_DATA_GX = 0
L2_TO_L2T_ACK = 15
L2T_TO_L1T_MSG = 6191828
L2_DATA_S = 145
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 0
L1_MSG = 0
L2_COHMSG_FWD = 18
L1_DATA_F = 0
L1_DATA_PX = 60
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 24767312
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 0
L2_ATOMIC = 0
L2_TO_L2T_DATA = 190550
L1_DATA = 0
L1_COHMSG = 76304
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 1760862
----------------------
total_flits_messages = 40221207
----------------------

DMA = 0
DATA_GX_OW = 68
DATA_PX_C = 48
DATA_PX_D = 12
DATA_GX_C = 17
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:275 full:0 size:[binsize: 1 max: 4 count: 275 average: 2.30909 | standard deviation: 1.12535 | 0 87 73 58 57 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=8412633 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=406544 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=407627 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=17301370 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=1974445 [L2TCache]=0 [L2Cache]=18812 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=593427 [L2TCache]=0 [L2Cache]=20917 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=1380923 [L2TCache]=0 [L2Cache]=14066 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=9286481 [L2TCache]=0 [L2Cache]=22488 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=47030 [L2Cache]=0 [L1Cache]=35 [Directory]=9413 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=52277 [L2Cache]=0 [L1Cache]=11 [Directory]=10456 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=35160 [L2Cache]=0 [L1Cache]=11 [Directory]=7034 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=56023 [L2Cache]=0 [L1Cache]=166 [Directory]=11215 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=90 [L2Cache]=82 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=47625 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=47645 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=47650 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=47670 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00999755 flits/cycle
total_flits_on_link = 81395945
-------------
Total VC Load [0] = 38141 flits
Total VC Load [1] = 38156 flits
Total VC Load [2] = 38158 flits
Total VC Load [3] = 38147 flits
Total VC Load [4] = 28 flits
Total VC Load [5] = 42 flits
Total VC Load [6] = 34 flits
Total VC Load [7] = 28 flits
Total VC Load [8] = 33339 flits
Total VC Load [9] = 33372 flits
Total VC Load [10] = 33358 flits
Total VC Load [11] = 33343 flits
Total VC Load [12] = 357449 flits
Total VC Load [13] = 357724 flits
Total VC Load [14] = 357612 flits
Total VC Load [15] = 357525 flits
Total VC Load [16] = 38132 flits
Total VC Load [17] = 38161 flits
Total VC Load [18] = 38157 flits
Total VC Load [19] = 38139 flits
Total VC Load [20] = 13265913 flits
Total VC Load [21] = 13265518 flits
Total VC Load [22] = 13260160 flits
Total VC Load [23] = 13264757 flits
Total VC Load [24] = 6605091 flits
Total VC Load [25] = 6631243 flits
Total VC Load [26] = 6608036 flits
Total VC Load [27] = 6626182 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.000309191 flits/cycle 
Average VC Load [1] = 0.000309313 flits/cycle 
Average VC Load [2] = 0.000309329 flits/cycle 
Average VC Load [3] = 0.00030924 flits/cycle 
Average VC Load [4] = 2.26983e-07 flits/cycle 
Average VC Load [5] = 3.40474e-07 flits/cycle 
Average VC Load [6] = 2.75622e-07 flits/cycle 
Average VC Load [7] = 2.26983e-07 flits/cycle 
Average VC Load [8] = 0.000270264 flits/cycle 
Average VC Load [9] = 0.000270531 flits/cycle 
Average VC Load [10] = 0.000270418 flits/cycle 
Average VC Load [11] = 0.000270296 flits/cycle 
Average VC Load [12] = 0.00289767 flits/cycle 
Average VC Load [13] = 0.0028999 flits/cycle 
Average VC Load [14] = 0.00289899 flits/cycle 
Average VC Load [15] = 0.00289829 flits/cycle 
Average VC Load [16] = 0.000309118 flits/cycle 
Average VC Load [17] = 0.000309353 flits/cycle 
Average VC Load [18] = 0.000309321 flits/cycle 
Average VC Load [19] = 0.000309175 flits/cycle 
Average VC Load [20] = 0.10754 flits/cycle 
Average VC Load [21] = 0.107537 flits/cycle 
Average VC Load [22] = 0.107494 flits/cycle 
Average VC Load [23] = 0.107531 flits/cycle 
Average VC Load [24] = 0.0535443 flits/cycle 
Average VC Load [25] = 0.0537564 flits/cycle 
Average VC Load [26] = 0.0535682 flits/cycle 
Average VC Load [27] = 0.0537153 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 8.78343
-------------
Dynamic_Link_Power = 0.0731158
Static_Link_Power = 0.733365
Total_Link_Power = 0.806481
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00309223, Crossbar: 0.00587298, VC allocator: 0.000641385, SW allocator: 0.00178477, Clock: 0.153216, Total: 0.164607
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.70352
Dynamic_Router_Power = 0.164607
Static_Router_Power = 1.53891
Total_Router_Power = 1.70352
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.237723
Total_Static_Power = 2.27227
Total_Power = 2.51
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  14992707
L1_WThru  6191828
L1_Atomic  0
L1_Replacement  31241
Data  0
Data_Done  1760862
Ack  0
Ack_Done  6191828
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  1760862
I  L1_WThru  1486851
I  L1_Atomic  0 <-- 
I  L1_Replacement  30522

S  Load  13231845
S  L1_WThru  4704977
S  L1_Atomic  0 <-- 
S  L1_Replacement  719

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  1760862

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  1727411
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  4464417

 --- L2TCache ---
 - Event Counts -
L1_GETS  1760862
L1_Write  1486851
L1_Upgrade_T  4594214
L1_Upgrade_NT  110763
L2_Atomic  0
L2_Expire  3
L2_Replacement  0
L2_Replacement_clean  0
Data  0
Data_all_Acks  38110
Ack  0
Ack_all  0
WB_Ack  15
Fwd_GETX  5
Fwd_GETS  10
Inv  0

 - Transitions -
NP  L1_GETS  10178
NP  L1_Write  27932
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  1750312
E  L1_Write  1458919
E  L1_Upgrade_NT  110763
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  5
E  Fwd_GETS  7
E  Inv  0 <-- 

S  L1_GETS  372
S  L1_Upgrade_T  4594214
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  3
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  10178
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  27932
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  3
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  15
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  24
L1_GETX  38127
L1_UPGRADE  0
L1_PUTX  0
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  38118
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  38150
PUTX_ACC  3
DATA_ACC  12

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  14
NP  L1_GETX  38104
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  0 <-- 
M  L1_GETX  0 <-- 
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  10
MT  L1_GETX  23
MT  L1_PUTX  0 <-- 
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  14

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  38104

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  38150
MT_MB  PUTX_ACC  2
MT_MB  DATA_ACC  3

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  1
MT_IIB  DATA_ACC  9

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  153
Ifetch  0
Store  122
Inv  0
L1_Replacement  0
Fwd_GETX  18
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  29
DataS_fromL1  0
Data_all_Acks  12
Ack  0
Ack_all  0
WB_Ack  0

 - Transitions -
NP  Load  16
NP  Ifetch  0 <-- 
NP  Store  12
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  8
I  Ifetch  0 <-- 
I  Store  5
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  35
E  Ifetch  0 <-- 
E  Store  9
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Fwd_GETX  6
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  94
M  Ifetch  0 <-- 
M  Store  96
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Fwd_GETX  12
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  24
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  5
IM  Data_all_Acks  12
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  0 <-- 

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  38118
Data  0

 - Transitions -
I  Fetch  38118
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:2499687 full:0 size:[binsize: 1 max: 6 count: 2499687 average: 1.17993 | standard deviation: 0.471062 | 0 2131329 297198 62148 7769 1242 1 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:101639 full:0 size:[binsize: 1 max: 2 count: 101639 average: 1.00003 | standard deviation: 0.00543291 | 0 101636 3 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:101912 full:0 size:[binsize: 1 max: 2 count: 101912 average: 1.00002 | standard deviation: 0.00443001 | 0 101910 2 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:5249452 full:0 size:[binsize: 1 max: 6 count: 5249452 average: 1.16707 | standard deviation: 0.413347 | 0 4448412 731503 63849 4946 727 15 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:2499687 full:0 size:[binsize: 1 max: 2 count: 2499687 average: 1.02242 | standard deviation: 0.148042 | 0 2443647 56040 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:101639 full:0 size:[binsize: 1 max: 2 count: 101639 average: 1.00001 | standard deviation: 0.00313669 | 0 101638 1 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:101912 full:0 size:[binsize: 1 max: 2 count: 101912 average: 1.00001 | standard deviation: 0.00313249 | 0 101911 1 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:5249452 full:0 size:[binsize: 1 max: 2 count: 5249452 average: 1.03331 | standard deviation: 0.17944 | 0 5074604 174848 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:653014 full:0 size:[binsize: 1 max: 3 count: 653014 average: 1.07193 | standard deviation: 0.276119 | 0 609140 40777 3097 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:219195 full:0 size:[binsize: 1 max: 2 count: 219195 average: 1.10218 | standard deviation: 0.302887 | 0 196798 22397 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:602654 full:0 size:[binsize: 1 max: 3 count: 602654 average: 1.07982 | standard deviation: 0.271161 | 0 554578 48051 25 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:6477827 full:0 size:[binsize: 1 max: 5 count: 6477827 average: 1.3295 | standard deviation: 0.539216 | 0 4554028 1728556 179915 15244 84 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:653014 full:0 size:[binsize: 1 max: 2 count: 653014 average: 1.00931 | standard deviation: 0.0960624 | 0 646932 6082 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:219195 full:0 size:[binsize: 1 max: 2 count: 219195 average: 1.00595 | standard deviation: 0.0769525 | 0 217890 1305 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:602654 full:0 size:[binsize: 1 max: 2 count: 602654 average: 1.00149 | standard deviation: 0.03858 | 0 601756 898 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:6477827 full:0 size:[binsize: 1 max: 5 count: 6477827 average: 1.02814 | standard deviation: 0.165959 | 0 6296078 181354 276 117 2 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:9406 full:0 size:[binsize: 1 max: 2 count: 9406 average: 1.00011 | standard deviation: 0.0103115 | 0 9405 1 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:10456 full:0 size:[binsize: 1 max: 1 count: 10456 average:     1 | standard deviation: 0 | 0 10456 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:7033 full:0 size:[binsize: 1 max: 1 count: 7033 average:     1 | standard deviation: 0 | 0 7033 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:11218 full:0 size:[binsize: 1 max: 1 count: 11218 average:     1 | standard deviation: 0 | 0 11218 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:11 full:0 size:[binsize: 1 max: 1 count: 11 average:     1 | standard deviation: 0 | 0 11 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:9406 full:0 size:[binsize: 1 max: 1 count: 9406 average:     1 | standard deviation: 0 | 0 9406 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:10456 full:0 size:[binsize: 1 max: 1 count: 10456 average:     1 | standard deviation: 0 | 0 10456 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:7033 full:0 size:[binsize: 1 max: 1 count: 7033 average:     1 | standard deviation: 0 | 0 7033 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:11215 full:0 size:[binsize: 1 max: 2 count: 11215 average: 1.00009 | standard deviation: 0.00944321 | 0 11214 1 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:14 full:0 size:[binsize: 1 max: 2 count: 14 average: 1.07143 | standard deviation: 0.27735 | 0 13 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:9406 full:0 size:[binsize: 1 max: 1 count: 9406 average:     1 | standard deviation: 0 | 0 9406 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:10457 full:0 size:[binsize: 1 max: 1 count: 10457 average:     1 | standard deviation: 0 | 0 10457 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:7033 full:0 size:[binsize: 1 max: 1 count: 7033 average:     1 | standard deviation: 0 | 0 7033 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:11229 full:0 size:[binsize: 1 max: 1 count: 11229 average:     1 | standard deviation: 0 | 0 11229 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:9413 full:0 size:[binsize: 1 max: 2 count: 9413 average: 1.00011 | standard deviation: 0.0103076 | 0 9412 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:10456 full:0 size:[binsize: 1 max: 1 count: 10456 average:     1 | standard deviation: 0 | 0 10456 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:7034 full:0 size:[binsize: 1 max: 1 count: 7034 average:     1 | standard deviation: 0 | 0 7034 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:11215 full:0 size:[binsize: 1 max: 2 count: 11215 average: 1.00027 | standard deviation: 0.0163561 | 0 11212 3 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:30 full:0 size:[binsize: 1 max: 2 count: 30 average: 1.06667 | standard deviation: 0.262613 | 0 28 2 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:9413 full:0 size:[binsize: 1 max: 2 count: 9413 average: 1.00011 | standard deviation: 0.0103076 | 0 9412 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:10458 full:0 size:[binsize: 1 max: 2 count: 10458 average: 1.0001 | standard deviation: 0.00977905 | 0 10457 1 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:7034 full:0 size:[binsize: 1 max: 2 count: 7034 average: 1.00014 | standard deviation: 0.0119242 | 0 7033 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:11243 full:0 size:[binsize: 1 max: 3 count: 11243 average: 1.00231 | standard deviation: 0.0516581 | 0 11219 22 2 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:9413 full:0 size:[binsize: 1 max: 1 count: 9413 average:     1 | standard deviation: 0 | 0 9413 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:10458 full:0 size:[binsize: 1 max: 1 count: 10458 average:     1 | standard deviation: 0 | 0 10458 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:7035 full:0 size:[binsize: 1 max: 1 count: 7035 average:     1 | standard deviation: 0 | 0 7035 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:11244 full:0 size:[binsize: 1 max: 1 count: 11244 average:     1 | standard deviation: 0 | 0 11244 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:9413 full:0 size:[binsize: 1 max: 1 count: 9413 average:     1 | standard deviation: 0 | 0 9413 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:10458 full:0 size:[binsize: 1 max: 1 count: 10458 average:     1 | standard deviation: 0 | 0 10458 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:7035 full:0 size:[binsize: 1 max: 1 count: 7035 average:     1 | standard deviation: 0 | 0 7035 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:11248 full:0 size:[binsize: 1 max: 2 count: 11248 average: 1.00018 | standard deviation: 0.0133351 | 0 11246 2 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:9413 full:0 size:[binsize: 1 max: 2 count: 9413 average: 1.00011 | standard deviation: 0.0103076 | 0 9412 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:10457 full:0 size:[binsize: 1 max: 1 count: 10457 average:     1 | standard deviation: 0 | 0 10457 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:7034 full:0 size:[binsize: 1 max: 1 count: 7034 average:     1 | standard deviation: 0 | 0 7034 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:11226 full:0 size:[binsize: 1 max: 1 count: 11226 average:     1 | standard deviation: 0 | 0 11226 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:41 full:0 size:[binsize: 1 max: 2 count: 41 average: 1.14634 | standard deviation: 0.387298 | 0 35 6 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:18 full:0 size:[binsize: 1 max: 1 count: 18 average:     1 | standard deviation: 0 | 0 18 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:41 full:0 size:[binsize: 1 max: 2 count: 41 average: 1.04878 | standard deviation: 0.223607 | 0 39 2 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:18 full:0 size:[binsize: 1 max: 1 count: 18 average:     1 | standard deviation: 0 | 0 18 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:41 full:0 size:[binsize: 1 max: 2 count: 41 average: 1.02439 | standard deviation: 0.158114 | 0 40 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:9525 full:0 size:[binsize: 1 max: 1 count: 9525 average:     1 | standard deviation: 0 | 0 9525 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:9529 full:0 size:[binsize: 1 max: 1 count: 9529 average:     1 | standard deviation: 0 | 0 9529 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:9530 full:0 size:[binsize: 1 max: 1 count: 9530 average:     1 | standard deviation: 0 | 0 9530 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:9534 full:0 size:[binsize: 1 max: 1 count: 9534 average:     1 | standard deviation: 0 | 0 9534 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:9525 full:0 size:[binsize: 1 max: 2 count: 9525 average: 1.17543 | standard deviation: 0.380378 | 0 7854 1671 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:9529 full:0 size:[binsize: 1 max: 4 count: 9529 average: 1.18008 | standard deviation: 0.385642 | 0 7817 1709 2 1 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:9530 full:0 size:[binsize: 1 max: 2 count: 9530 average: 1.19601 | standard deviation: 0.397019 | 0 7662 1868 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:9534 full:0 size:[binsize: 1 max: 3 count: 9534 average: 1.19278 | standard deviation: 0.395081 | 0 7698 1834 2 ]
