// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _correlateTop_HH_
#define _correlateTop_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "correlateTop_mul_bkb.h"

namespace ap_rtl {

struct correlateTop : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > i_data_TDATA;
    sc_in< sc_logic > i_data_TVALID;
    sc_out< sc_logic > i_data_TREADY;
    sc_in< sc_lv<1> > i_data_TLAST;
    sc_out< sc_lv<32> > o_data_TDATA;
    sc_out< sc_logic > o_data_TVALID;
    sc_in< sc_logic > o_data_TREADY;
    sc_out< sc_lv<1> > o_data_TLAST;


    // Module declarations
    correlateTop(sc_module_name name);
    SC_HAS_PROCESS(correlateTop);

    ~correlateTop();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    correlateTop_mul_bkb<1,3,16,16,16>* correlateTop_mul_bkb_U1;
    correlateTop_mul_bkb<1,3,16,16,16>* correlateTop_mul_bkb_U2;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > i_data_V_data_V_0_data_out;
    sc_signal< sc_logic > i_data_V_data_V_0_vld_in;
    sc_signal< sc_logic > i_data_V_data_V_0_vld_out;
    sc_signal< sc_logic > i_data_V_data_V_0_ack_in;
    sc_signal< sc_logic > i_data_V_data_V_0_ack_out;
    sc_signal< sc_lv<32> > i_data_V_data_V_0_payload_A;
    sc_signal< sc_lv<32> > i_data_V_data_V_0_payload_B;
    sc_signal< sc_logic > i_data_V_data_V_0_sel_rd;
    sc_signal< sc_logic > i_data_V_data_V_0_sel_wr;
    sc_signal< sc_logic > i_data_V_data_V_0_sel;
    sc_signal< sc_logic > i_data_V_data_V_0_load_A;
    sc_signal< sc_logic > i_data_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > i_data_V_data_V_0_state;
    sc_signal< sc_logic > i_data_V_data_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > i_data_V_last_V_0_data_out;
    sc_signal< sc_logic > i_data_V_last_V_0_vld_in;
    sc_signal< sc_logic > i_data_V_last_V_0_vld_out;
    sc_signal< sc_logic > i_data_V_last_V_0_ack_in;
    sc_signal< sc_logic > i_data_V_last_V_0_ack_out;
    sc_signal< sc_lv<1> > i_data_V_last_V_0_payload_A;
    sc_signal< sc_lv<1> > i_data_V_last_V_0_payload_B;
    sc_signal< sc_logic > i_data_V_last_V_0_sel_rd;
    sc_signal< sc_logic > i_data_V_last_V_0_sel_wr;
    sc_signal< sc_logic > i_data_V_last_V_0_sel;
    sc_signal< sc_logic > i_data_V_last_V_0_load_A;
    sc_signal< sc_logic > i_data_V_last_V_0_load_B;
    sc_signal< sc_lv<2> > i_data_V_last_V_0_state;
    sc_signal< sc_logic > i_data_V_last_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > o_data_V_data_V_1_data_in;
    sc_signal< sc_lv<32> > o_data_V_data_V_1_data_out;
    sc_signal< sc_logic > o_data_V_data_V_1_vld_in;
    sc_signal< sc_logic > o_data_V_data_V_1_vld_out;
    sc_signal< sc_logic > o_data_V_data_V_1_ack_in;
    sc_signal< sc_logic > o_data_V_data_V_1_ack_out;
    sc_signal< sc_lv<32> > o_data_V_data_V_1_payload_A;
    sc_signal< sc_lv<32> > o_data_V_data_V_1_payload_B;
    sc_signal< sc_logic > o_data_V_data_V_1_sel_rd;
    sc_signal< sc_logic > o_data_V_data_V_1_sel_wr;
    sc_signal< sc_logic > o_data_V_data_V_1_sel;
    sc_signal< sc_logic > o_data_V_data_V_1_load_A;
    sc_signal< sc_logic > o_data_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > o_data_V_data_V_1_state;
    sc_signal< sc_logic > o_data_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > o_data_V_last_V_1_data_out;
    sc_signal< sc_logic > o_data_V_last_V_1_vld_in;
    sc_signal< sc_logic > o_data_V_last_V_1_vld_out;
    sc_signal< sc_logic > o_data_V_last_V_1_ack_in;
    sc_signal< sc_logic > o_data_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > o_data_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > o_data_V_last_V_1_payload_B;
    sc_signal< sc_logic > o_data_V_last_V_1_sel_rd;
    sc_signal< sc_logic > o_data_V_last_V_1_sel_wr;
    sc_signal< sc_logic > o_data_V_last_V_1_sel;
    sc_signal< sc_logic > o_data_V_last_V_1_load_A;
    sc_signal< sc_logic > o_data_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > o_data_V_last_V_1_state;
    sc_signal< sc_logic > o_data_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > currentState;
    sc_signal< sc_lv<4> > phaseClass_V;
    sc_signal< sc_lv<32> > loadCount_V;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_0;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_0;
    sc_signal< sc_logic > i_data_TDATA_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > currentState_load_reg_797;
    sc_signal< sc_logic > o_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_currentState_load_reg_797;
    sc_signal< sc_lv<1> > tmp_5_reg_937;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_currentState_load_reg_797;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_tmp_5_reg_937;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_predicate_op138_write_state10;
    sc_signal< bool > ap_predicate_op139_write_state10;
    sc_signal< bool > ap_block_state10_io;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_predicate_op159_write_state11;
    sc_signal< bool > ap_predicate_op161_write_state11;
    sc_signal< bool > ap_block_state11_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_currentState_load_reg_797;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_currentState_load_reg_797;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_currentState_load_reg_797;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_currentState_load_reg_797;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_currentState_load_reg_797;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_currentState_load_reg_797;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_currentState_load_reg_797;
    sc_signal< sc_lv<1> > tmp_last_V_reg_801;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_tmp_last_V_reg_801;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_tmp_last_V_reg_801;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_tmp_last_V_reg_801;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_tmp_last_V_reg_801;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_tmp_last_V_reg_801;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_tmp_last_V_reg_801;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_tmp_last_V_reg_801;
    sc_signal< sc_lv<1> > cond_i_fu_239_p2;
    sc_signal< sc_lv<1> > cond_i_reg_806;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_cond_i_reg_806;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_1_5_reg_810;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_1_5_reg_815;
    sc_signal< sc_lv<16> > tmp15_fu_291_p2;
    sc_signal< sc_lv<16> > tmp15_reg_820;
    sc_signal< sc_lv<16> > tmp22_fu_303_p2;
    sc_signal< sc_lv<16> > tmp22_reg_825;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_1_2_reg_830;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_1_2_reg_835;
    sc_signal< sc_lv<16> > tmp1_fu_579_p2;
    sc_signal< sc_lv<16> > tmp1_reg_840;
    sc_signal< sc_lv<16> > tmp2_fu_597_p2;
    sc_signal< sc_lv<16> > tmp2_reg_845;
    sc_signal< sc_lv<16> > tmp6_fu_603_p2;
    sc_signal< sc_lv<16> > tmp6_reg_850;
    sc_signal< sc_lv<16> > tmp7_fu_621_p2;
    sc_signal< sc_lv<16> > tmp7_reg_855;
    sc_signal< sc_lv<16> > tmp11_fu_627_p2;
    sc_signal< sc_lv<16> > tmp11_reg_860;
    sc_signal< sc_lv<16> > tmp12_fu_633_p2;
    sc_signal< sc_lv<16> > tmp12_reg_865;
    sc_signal< sc_lv<16> > tmp13_fu_645_p2;
    sc_signal< sc_lv<16> > tmp13_reg_870;
    sc_signal< sc_lv<16> > tmp18_fu_650_p2;
    sc_signal< sc_lv<16> > tmp18_reg_875;
    sc_signal< sc_lv<16> > tmp19_fu_656_p2;
    sc_signal< sc_lv<16> > tmp19_reg_880;
    sc_signal< sc_lv<16> > tmp20_fu_668_p2;
    sc_signal< sc_lv<16> > tmp20_reg_885;
    sc_signal< sc_lv<16> > corHelperIPos_V_i_fu_677_p2;
    sc_signal< sc_lv<16> > corHelperQPos_V_i_fu_686_p2;
    sc_signal< sc_lv<16> > corHelperINeg_V_7_i_fu_695_p2;
    sc_signal< sc_lv<16> > corHelperQNeg_V_7_i_fu_704_p2;
    sc_signal< sc_lv<16> > resi_V_2_fu_727_p3;
    sc_signal< sc_lv<16> > resi_V_2_reg_910;
    sc_signal< sc_lv<16> > resq_V_2_fu_747_p3;
    sc_signal< sc_lv<16> > resq_V_2_reg_916;
    sc_signal< sc_lv<16> > grp_fu_789_p2;
    sc_signal< sc_lv<16> > resi_V_3_reg_922;
    sc_signal< sc_lv<16> > grp_fu_793_p2;
    sc_signal< sc_lv<16> > resq_V_3_reg_927;
    sc_signal< sc_lv<32> > p_Result_s_fu_755_p3;
    sc_signal< sc_lv<32> > p_Result_s_reg_932;
    sc_signal< sc_lv<1> > tmp_5_fu_761_p2;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_0336_2_i_reg_141;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_p_0336_2_i_reg_141;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_p_0336_2_i_reg_141;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_p_0336_2_i_reg_141;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_p_0336_2_i_reg_141;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_0332_2_i_reg_152;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_p_0332_2_i_reg_152;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_p_0332_2_i_reg_152;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_p_0332_2_i_reg_152;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_p_0332_2_i_reg_152;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_0324_2_i_reg_163;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_p_0324_2_i_reg_163;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_p_0324_2_i_reg_163;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_p_0324_2_i_reg_163;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_p_0324_2_i_reg_163;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_p_0320_2_i_reg_174;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_p_0320_2_i_reg_174;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_p_0320_2_i_reg_174;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_p_0320_2_i_reg_174;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_p_0320_2_i_reg_174;
    sc_signal< sc_lv<4> > tmp_4_fu_309_p2;
    sc_signal< sc_lv<32> > tmp_2_fu_777_p2;
    sc_signal< sc_lv<16> > tmp_1_fu_213_p1;
    sc_signal< sc_lv<16> > op2_V_read_assign_1_fu_223_p4;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<16> > tmp16_fu_285_p2;
    sc_signal< sc_lv<16> > tmp23_fu_297_p2;
    sc_signal< sc_lv<16> > tmp4_fu_591_p2;
    sc_signal< sc_lv<16> > tmp3_fu_585_p2;
    sc_signal< sc_lv<16> > tmp9_fu_615_p2;
    sc_signal< sc_lv<16> > tmp8_fu_609_p2;
    sc_signal< sc_lv<16> > tmp14_fu_639_p2;
    sc_signal< sc_lv<16> > tmp21_fu_662_p2;
    sc_signal< sc_lv<16> > tmp_fu_673_p2;
    sc_signal< sc_lv<16> > tmp5_fu_682_p2;
    sc_signal< sc_lv<16> > tmp10_fu_691_p2;
    sc_signal< sc_lv<16> > tmp17_fu_700_p2;
    sc_signal< sc_lv<1> > tmp_4_i_fu_709_p2;
    sc_signal< sc_lv<16> > resi_V_fu_715_p2;
    sc_signal< sc_lv<16> > resi_V_1_fu_721_p2;
    sc_signal< sc_lv<16> > resq_V_fu_735_p2;
    sc_signal< sc_lv<16> > resq_V_1_fu_741_p2;
    sc_signal< sc_logic > grp_fu_789_ce;
    sc_signal< sc_logic > grp_fu_793_ce;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_502;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_io();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_io();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_condition_502();
    void thread_ap_enable_pp0();
    void thread_ap_idle_pp0();
    void thread_ap_phi_reg_pp0_iter0_p_0320_2_i_reg_174();
    void thread_ap_phi_reg_pp0_iter0_p_0324_2_i_reg_163();
    void thread_ap_phi_reg_pp0_iter0_p_0332_2_i_reg_152();
    void thread_ap_phi_reg_pp0_iter0_p_0336_2_i_reg_141();
    void thread_ap_predicate_op138_write_state10();
    void thread_ap_predicate_op139_write_state10();
    void thread_ap_predicate_op159_write_state11();
    void thread_ap_predicate_op161_write_state11();
    void thread_ap_reset_idle_pp0();
    void thread_ap_rst_n_inv();
    void thread_cond_i_fu_239_p2();
    void thread_corHelperINeg_V_7_i_fu_695_p2();
    void thread_corHelperIPos_V_i_fu_677_p2();
    void thread_corHelperQNeg_V_7_i_fu_704_p2();
    void thread_corHelperQPos_V_i_fu_686_p2();
    void thread_grp_fu_789_ce();
    void thread_grp_fu_793_ce();
    void thread_i_data_TDATA_blk_n();
    void thread_i_data_TREADY();
    void thread_i_data_V_data_V_0_ack_in();
    void thread_i_data_V_data_V_0_ack_out();
    void thread_i_data_V_data_V_0_data_out();
    void thread_i_data_V_data_V_0_load_A();
    void thread_i_data_V_data_V_0_load_B();
    void thread_i_data_V_data_V_0_sel();
    void thread_i_data_V_data_V_0_state_cmp_full();
    void thread_i_data_V_data_V_0_vld_in();
    void thread_i_data_V_data_V_0_vld_out();
    void thread_i_data_V_last_V_0_ack_in();
    void thread_i_data_V_last_V_0_ack_out();
    void thread_i_data_V_last_V_0_data_out();
    void thread_i_data_V_last_V_0_load_A();
    void thread_i_data_V_last_V_0_load_B();
    void thread_i_data_V_last_V_0_sel();
    void thread_i_data_V_last_V_0_state_cmp_full();
    void thread_i_data_V_last_V_0_vld_in();
    void thread_i_data_V_last_V_0_vld_out();
    void thread_o_data_TDATA();
    void thread_o_data_TDATA_blk_n();
    void thread_o_data_TLAST();
    void thread_o_data_TVALID();
    void thread_o_data_V_data_V_1_ack_in();
    void thread_o_data_V_data_V_1_ack_out();
    void thread_o_data_V_data_V_1_data_in();
    void thread_o_data_V_data_V_1_data_out();
    void thread_o_data_V_data_V_1_load_A();
    void thread_o_data_V_data_V_1_load_B();
    void thread_o_data_V_data_V_1_sel();
    void thread_o_data_V_data_V_1_state_cmp_full();
    void thread_o_data_V_data_V_1_vld_in();
    void thread_o_data_V_data_V_1_vld_out();
    void thread_o_data_V_last_V_1_ack_in();
    void thread_o_data_V_last_V_1_ack_out();
    void thread_o_data_V_last_V_1_data_out();
    void thread_o_data_V_last_V_1_load_A();
    void thread_o_data_V_last_V_1_load_B();
    void thread_o_data_V_last_V_1_sel();
    void thread_o_data_V_last_V_1_state_cmp_full();
    void thread_o_data_V_last_V_1_vld_in();
    void thread_o_data_V_last_V_1_vld_out();
    void thread_op2_V_read_assign_1_fu_223_p4();
    void thread_p_Result_s_fu_755_p3();
    void thread_resi_V_1_fu_721_p2();
    void thread_resi_V_2_fu_727_p3();
    void thread_resi_V_fu_715_p2();
    void thread_resq_V_1_fu_741_p2();
    void thread_resq_V_2_fu_747_p3();
    void thread_resq_V_fu_735_p2();
    void thread_tmp10_fu_691_p2();
    void thread_tmp11_fu_627_p2();
    void thread_tmp12_fu_633_p2();
    void thread_tmp13_fu_645_p2();
    void thread_tmp14_fu_639_p2();
    void thread_tmp15_fu_291_p2();
    void thread_tmp16_fu_285_p2();
    void thread_tmp17_fu_700_p2();
    void thread_tmp18_fu_650_p2();
    void thread_tmp19_fu_656_p2();
    void thread_tmp1_fu_579_p2();
    void thread_tmp20_fu_668_p2();
    void thread_tmp21_fu_662_p2();
    void thread_tmp22_fu_303_p2();
    void thread_tmp23_fu_297_p2();
    void thread_tmp2_fu_597_p2();
    void thread_tmp3_fu_585_p2();
    void thread_tmp4_fu_591_p2();
    void thread_tmp5_fu_682_p2();
    void thread_tmp6_fu_603_p2();
    void thread_tmp7_fu_621_p2();
    void thread_tmp8_fu_609_p2();
    void thread_tmp9_fu_615_p2();
    void thread_tmp_1_fu_213_p1();
    void thread_tmp_2_fu_777_p2();
    void thread_tmp_4_fu_309_p2();
    void thread_tmp_4_i_fu_709_p2();
    void thread_tmp_5_fu_761_p2();
    void thread_tmp_fu_673_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
