Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sat Apr  7 15:26:29 2018
| Host         : DESKTOP-OQNQAOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file MIPS_fpga_timing_summary_routed.rpt -warn_on_violation -rpx MIPS_fpga_timing_summary_routed.rpx
| Design       : MIPS_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 272 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/dp/pc_reg/Q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/dp/pc_reg/Q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/dp/pc_reg/Q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips/dp/pc_reg/Q_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1524 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.680        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.680        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 2.247ns (42.203%)  route 3.077ns (57.796%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.637     5.240    clk_gen/clk
    SLICE_X29Y85         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.456     5.696 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.835     6.531    clk_gen/count2[11]
    SLICE_X28Y84         LUT4 (Prop_lut4_I2_O)        0.124     6.655 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.790     7.445    clk_gen/count20_carry_i_8_n_1
    SLICE_X28Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.569 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.452     9.021    clk_gen/count20_carry_i_4_n_1
    SLICE_X29Y83         LUT5 (Prop_lut5_I2_O)        0.124     9.145 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.145    clk_gen/count2_0[4]
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.546 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.546    clk_gen/count20_carry_n_1
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.660    clk_gen/count20_carry__0_n_1
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.774 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.774    clk_gen/count20_carry__1_n_1
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.888 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.888    clk_gen/count20_carry__2_n_1
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.002 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.002    clk_gen/count20_carry__3_n_1
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.116 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.116    clk_gen/count20_carry__4_n_1
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.230 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.230    clk_gen/count20_carry__5_n_1
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.564 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.564    clk_gen/p_0_in[30]
    SLICE_X29Y90         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.519    14.942    clk_gen/clk
    SLICE_X29Y90         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X29Y90         FDRE (Setup_fdre_C_D)        0.062    15.244    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                  4.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.568     1.487    clk_gen/clk
    SLICE_X28Y84         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.185     1.813    clk_gen/count2[0]
    SLICE_X28Y84         LUT1 (Prop_lut1_I0_O)        0.042     1.855 r  clk_gen/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    clk_gen/p_0_in[0]
    SLICE_X28Y84         FDRE                                         r  clk_gen/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.836     2.001    clk_gen/clk
    SLICE_X28Y84         FDRE                                         r  clk_gen/count2_reg[0]/C
                         clock pessimism             -0.513     1.487    
    SLICE_X28Y84         FDRE (Hold_fdre_C_D)         0.105     1.592    clk_gen/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y90    clk_gen/count2_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y85    clk_gen/clk_5KHz_reg/C



