
/users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/../vpr/vpr vpr_4_4_8_8_40_x5_y5.xml simple_comp --blif_file simple_comp.pre-vpr.blif --timing_analysis on --timing_driven_clustering on --route_chan_width 40 --nodisp --cluster_seed_type timing --sdc_file /users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/simple_comp.sdc

VPR FPGA Placement and Routing.
Version: Version 6.1 Internal Release
Compiled: Apr 23 2013.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
T-VPack clustering integration by Jason Luu.
Area-driven AAPack added by Jason Luu.
This is free open source code under MIT license.

Architecture file: vpr_4_4_8_8_40_x5_y5.xml
Circuit name: simple_comp.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 0 seconds.
Loop for doall = 0 took 0 seconds.
Loop for doall = 1, init_parse took 0.01 seconds.
Loop for doall = 1 took 0 seconds.
Swept away 0 nets with no fanout.
0 unconnected blocks in input netlist.
Removed 16 LUT buffers.
Sweeped away 16 nodes.
BLIF circuit stats:
	0 LUTs of size 0
	0 LUTs of size 1
	26 LUTs of size 2
	12 LUTs of size 3
	48 LUTs of size 4
	50 of type input
	16 of type output
	32 of type latch
	86 of type names
Timing analysis: ON
Circuit netlist file: simple_comp.net
Circuit placement file: simple_comp.place
Circuit routing file: simple_comp.route
Circuit SDC file: /users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/simple_comp.sdc
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: FALSE
PackerOpts.allow_unrelated_clustering: TRUE
PackerOpts.alpha_clustering: 0.750000
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.900000
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: TIMING
PackerOpts.connection_driven: TRUE
PackerOpts.global_clocks: TRUE
PackerOpts.hill_climbing_flag: FALSE
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: TRUE
PackerOpts.timing_driven: TRUE

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 10.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 40
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'simple_comp.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 184, total nets: 168, total inputs: 50, total outputs: 16
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.204e-09

SDC file '/users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/simple_comp.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
Optimize this clock to run as fast as possible.
Not enough resources expand FPGA size to x = 2 y = 2.
Complex block 0: cb.top^FF_NODE~29, type: clb
	.........
Passed route at end.
Complex block 1: cb.n201, type: clb
	.......
Passed route at end.
Complex block 2: cb.n186, type: clb
	........
Passed route at end.
Complex block 3: cb.n174, type: clb
	............
Passed route at end.
Not enough resources expand FPGA size to x = 3 y = 3.
Complex block 4: cb.top^FF_NODE~4, type: clb
	.........
Passed route at end.
Complex block 5: cb.top^FF_NODE~10, type: clb
	.......
Passed route at end.
Complex block 6: cb.n243_1, type: clb
	.....
Passed route at end.
Complex block 7: cb.n228_1, type: clb
	.....
Passed route at end.
Complex block 8: cb.n216, type: clb
	....
Passed route at end.
Complex block 9: cb.top^c_in~3, type: io
	
Passed route at end.
Complex block 10: cb.top^b_in~3, type: io
	
Passed route at end.
Complex block 11: cb.top^b_in~1, type: io
	
Passed route at end.
Complex block 12: cb.top^a_in~1, type: io
	
Passed route at end.
Complex block 13: cb.top^c_in~0, type: io
	
Passed route at end.
Complex block 14: cb.top^a_in~0, type: io
	
Passed route at end.
Complex block 15: cb.top^b_in~0, type: io
	
Passed route at end.
Complex block 16: cb.top^c_in~1, type: io
	
Passed route at end.
Complex block 17: cb.top^a_in~3, type: io
	
Passed route at end.
Not enough resources expand FPGA size to x = 4 y = 4.
Complex block 18: cb.top^FF_NODE~11, type: clb
	.......
Passed route at end.
Complex block 19: cb.top^a_in~2, type: io
	
Passed route at end.
Complex block 20: cb.top^b_in~2, type: io
	
Passed route at end.
Complex block 21: cb.top^c_in~2, type: io
	
Passed route at end.
Complex block 22: cb.top^FF_NODE~26, type: clb
	......
Passed route at end.
Complex block 23: cb.top^FF_NODE~27, type: clb
	......
Passed route at end.
Complex block 24: cb.n184, type: clb
	.....
Passed route at end.
Complex block 25: cb.top^FF_NODE~13, type: clb
	......
Passed route at end.
Complex block 26: cb.n226, type: clb
	.....
Passed route at end.
Complex block 27: cb.top^a_in~6, type: io
	
Passed route at end.
Complex block 28: cb.top^a_in~4, type: io
	
Passed route at end.
Complex block 29: cb.top^b_in~6, type: io
	
Passed route at end.
Complex block 30: cb.top^c_in~6, type: io
	
Passed route at end.
Complex block 31: cb.top^b_in~4, type: io
	
Passed route at end.
Complex block 32: cb.top^c_in~4, type: io
	
Passed route at end.
Complex block 33: cb.top^FF_NODE~25, type: clb
	.......
Passed route at end.
Not enough resources expand FPGA size to x = 5 y = 5.
Complex block 34: cb.top^FF_NODE~14, type: clb
	.......
Passed route at end.
Complex block 35: cb.top^b_in~5, type: io
	
Passed route at end.
Complex block 36: cb.top^c_in~5, type: io
	
Passed route at end.
Complex block 37: cb.top^a_in~5, type: io
	
Passed route at end.
Complex block 38: cb.top^FF_NODE~24, type: clb
	......
Passed route at end.
Complex block 39: cb.top^FF_NODE~37, type: clb
	.......
Passed route at end.
Complex block 40: cb.n230, type: clb
	....
Passed route at end.
Complex block 41: cb.n235, type: clb
	...
Passed route at end.
Complex block 42: cb.top^b_in~9, type: io
	
Passed route at end.
Complex block 43: cb.top^b_in~7, type: io
	
Passed route at end.
Complex block 44: cb.top^a_in~9, type: io
	
Passed route at end.
Complex block 45: cb.top^c_in~9, type: io
	
Passed route at end.
Complex block 46: cb.top^a_in~7, type: io
	
Passed route at end.
Complex block 47: cb.top^c_in~7, type: io
	
Passed route at end.
Complex block 48: cb.top^b_in~8, type: io
	
Passed route at end.
Complex block 49: cb.top^c_in~8, type: io
	
Passed route at end.
Complex block 50: cb.top^a_in~8, type: io
	
Passed route at end.
Complex block 51: cb.n244, type: clb
	.
Passed route at end.
Complex block 52: cb.top^a_in~10, type: io
	
Passed route at end.
Complex block 53: cb.top^b_in~12, type: io
	
Passed route at end.
Complex block 54: cb.top^b_in~10, type: io
	
Passed route at end.
Complex block 55: cb.top^a_in~12, type: io
	
Passed route at end.
Complex block 56: cb.top^c_in~10, type: io
	
Passed route at end.
Complex block 57: cb.top^c_in~12, type: io
	
Passed route at end.
Complex block 58: cb.top^a_in~11, type: io
	
Passed route at end.
Complex block 59: cb.top^b_in~11, type: io
	
Passed route at end.
Complex block 60: cb.top^c_in~11, type: io
	
Passed route at end.
Complex block 61: cb.top^b_in~13, type: io
	
Passed route at end.
Complex block 62: cb.top^a_in~13, type: io
	
Passed route at end.
Complex block 63: cb.top^c_in~13, type: io
	
Passed route at end.
Complex block 64: cb.top^b_in~14, type: io
	
Passed route at end.
Complex block 65: cb.top^c_in~14, type: io
	
Passed route at end.
Complex block 66: cb.top^a_in~14, type: io
	
Passed route at end.
Complex block 67: cb.top^rst, type: io
	
Passed route at end.
Complex block 68: cb.top^a_in~15, type: io
	
Passed route at end.
Complex block 69: cb.top^c_in~15, type: io
	
Passed route at end.
Complex block 70: cb.top^b_in~15, type: io
	
Passed route at end.
Complex block 71: cb.out:top^d_out~12, type: io
	
Passed route at end.
Complex block 72: cb.out:top^d_out~11, type: io
	
Passed route at end.
Complex block 73: cb.out:top^d_out~10, type: io
	
Passed route at end.
Complex block 74: cb.out:top^d_out~9, type: io
	
Passed route at end.
Complex block 75: cb.out:top^d_out~8, type: io
	
Passed route at end.
Complex block 76: cb.out:top^d_out~7, type: io
	
Passed route at end.
Complex block 77: cb.out:top^d_out~6, type: io
	
Passed route at end.
Complex block 78: cb.out:top^d_out~5, type: io
	
Passed route at end.
Complex block 79: cb.out:top^d_out~4, type: io
	
Passed route at end.
Complex block 80: cb.out:top^d_out~3, type: io
	
Passed route at end.
Complex block 81: cb.out:top^d_out~2, type: io
	
Passed route at end.
Complex block 82: cb.out:top^d_out~1, type: io
	
Passed route at end.
Complex block 83: cb.out:top^d_out~0, type: io
	
Passed route at end.
Complex block 84: cb.out:top^d_out~15, type: io
	
Passed route at end.
Complex block 85: cb.out:top^d_out~14, type: io
	
Passed route at end.
Complex block 86: cb.out:top^d_out~13, type: io
	
Passed route at end.
Complex block 87: cb.top^clock, type: io
	
Passed route at end.
	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 66, average # input + clock pins used: 0.242424, average # output pins used: 0.757576
	clb: # blocks: 22, average # input + clock pins used: 9, average # output pins used: 3.22727
Absorbed logical nets 47 out of 168 nets, 121 nets not absorbed.

Netlist conversion complete.

Packing took 0.04 seconds.
Packing completed.
Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'simple_comp.net'.

Netlist num_nets: 121
Netlist num_blocks: 88
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 22.
Netlist inputs pins: 50
Netlist output pins: 16

The circuit will be mapped into a 5 x 5 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 4	blocks of type: <EMPTY>
	Netlist      66	blocks of type: io
	Architecture 160	blocks of type: io
	Netlist      22	blocks of type: clb
	Architecture 25	blocks of type: clb

Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...

There are 199 point to point connections in this circuit.

Initial placement cost: 1.05275 bb_cost: 8.11584 td_cost: 2.81019e-08 delay_cost: 7.27989e-08

--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
        T      Cost  Av BB Cost  Av TD Cost  Av Tot Del  P to P Del    d_max  Ac Rate Std Dev R limit     Exp Tot Moves   Alpha
--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
  0.54706   0.97265     7.79519 3.20518e-08 7.24397e-08 3.65824e-10   3.5616   0.9974  0.0175  6.0000  1.0000      3913  0.5000
  0.27353    1.0335     7.72726 3.25151e-08 7.18959e-08 3.61301e-10   3.4616   0.9916  0.0187  6.0000  1.0000      7826  0.5000
  0.13677   0.98927     7.74694 3.28009e-08 7.22432e-08 3.63312e-10   3.4616   0.9862  0.0201  6.0000  1.0000     11739  0.5000
  0.06838    1.0074     7.71598 3.23624e-08 7.19903e-08 3.55271e-10   3.4616   0.9780  0.0186  6.0000  1.0000     15652  0.5000
  0.03419   0.98079     7.61672 3.12516e-08 7.16256e-08 3.58789e-10   3.5616   0.9543  0.0176  6.0000  1.0000     19565  0.9000
  0.03077   0.96058     7.63093  3.1238e-08 7.19129e-08 3.75371e-10   3.7478   0.9499  0.0179  6.0000  1.0000     23478  0.9000
  0.02770   0.98136     7.62122 3.20676e-08  7.1683e-08 3.61804e-10   3.4616   0.9405  0.0192  6.0000  1.0000     27391  0.9000
  0.02493    1.0183     7.66461  3.0931e-08 7.18759e-08 3.55774e-10   3.6616   0.9397  0.0197  6.0000  1.0000     31304  0.9000
  0.02243   0.99311     7.59595 3.21167e-08  7.1493e-08 3.56779e-10   3.4616   0.9343  0.0161  6.0000  1.0000     35217  0.9000
  0.02019    1.0029      7.5633 3.21427e-08   7.148e-08 3.55774e-10   3.4616   0.9169  0.0194  6.0000  1.0000     39130  0.9000
  0.01817    0.9988     7.54021 3.11834e-08 7.13903e-08 3.51252e-10   3.5616   0.9123  0.0178  6.0000  1.0000     43043  0.9000
  0.01635    1.0086     7.52595 3.11684e-08 7.11758e-08 3.54769e-10   3.5616   0.9042  0.0193  6.0000  1.0000     46956  0.9000
  0.01472   0.98266     7.55568 3.13309e-08 7.14247e-08 3.63311e-10   3.5616   0.8996  0.0184  6.0000  1.0000     50869  0.9000
  0.01325    1.0095     7.43832 3.17403e-08 7.13909e-08 3.59795e-10   3.5616   0.8674  0.0210  6.0000  1.0000     54782  0.9000
  0.01192    1.0055     7.33873 3.07391e-08 7.09709e-08 3.58789e-10   3.6478   0.8500  0.0199  6.0000  1.0000     58695  0.9000
  0.01073    1.0135     7.33151 3.15029e-08 7.06192e-08 3.58286e-10   3.4616   0.8426  0.0161  6.0000  1.0000     62608  0.9000
  0.00966   0.99917     7.33686 3.16339e-08 7.08306e-08  3.6281e-10   3.4616   0.8242  0.0216  6.0000  1.0000     66521  0.9000
  0.00869   0.99561     7.31079 2.97527e-08   7.068e-08 3.57784e-10   3.7616   0.8239  0.0178  6.0000  1.0000     70434  0.9000
  0.00782   0.98673     7.24377 3.17112e-08 7.03856e-08 3.64819e-10   3.4616   0.7950  0.0172  6.0000  1.0000     74347  0.9500
  0.00743   0.97385     7.25663 3.04156e-08 7.05075e-08 3.58286e-10   3.6616   0.7935  0.0199  6.0000  1.0000     78260  0.9500
  0.00706   0.96329       7.224 3.06941e-08 7.02189e-08 3.63311e-10   3.5616   0.7692  0.0200  6.0000  1.0000     82173  0.9500
  0.00671   0.97824     7.21285 3.14721e-08 7.04573e-08 3.52759e-10   3.4616   0.7749  0.0185  6.0000  1.0000     86086  0.9500
  0.00637   0.98594     7.15389 3.04394e-08  7.0384e-08 3.51754e-10   3.5616   0.7628  0.0162  6.0000  1.0000     89999  0.9500
  0.00605    0.9886     7.10609 3.06646e-08 6.99911e-08 3.56778e-10   3.5616   0.7562  0.0200  6.0000  1.0000     93912  0.9500
  0.00575    0.9934     7.04776 3.05785e-08 6.97683e-08 3.54769e-10   3.5616   0.7309  0.0204  6.0000  1.0000     97825  0.9500
  0.00546   0.99919     6.96256 3.08907e-08 6.95767e-08 3.56778e-10   3.4616   0.7066  0.0271  6.0000  1.0000    101738  0.9500
  0.00519    1.0133      6.9158 3.08215e-08 6.95883e-08 3.45221e-10   3.4616   0.6903  0.0155  6.0000  1.0000    105651  0.9500
  0.00493    1.0193     6.86614 3.03532e-08 6.94292e-08 3.43713e-10   3.5616   0.6652  0.0239  6.0000  1.0000    109564  0.9500
  0.00468    1.0106     6.92528 3.04459e-08 6.93492e-08 3.41704e-10   3.4616   0.6708  0.0170  6.0000  1.0000    113477  0.9500
  0.00445   0.98593     6.68582 3.00409e-08 6.91848e-08 3.51753e-10   3.5616   0.6381  0.0155  6.0000  1.0000    117390  0.9500
  0.00423   0.99333     6.71284 2.96832e-08 6.85876e-08 3.46227e-10   3.5616   0.6325  0.0233  6.0000  1.0000    121303  0.9500
  0.00402    1.0086     6.76144 3.08335e-08 6.91888e-08 3.51251e-10   3.4616   0.6325  0.0214  6.0000  1.0000    125216  0.9500
  0.00381   0.95368     6.72996 2.98522e-08  6.8734e-08 3.54265e-10   3.5616   0.6146  0.0232  6.0000  1.0000    129129  0.9500
  0.00362   0.97701     6.42389 2.92093e-08 6.83608e-08 3.49241e-10   3.6616   0.5630  0.0179  6.0000  1.0000    133042  0.9500
  0.00344    1.0206     6.51407  3.0653e-08 6.82651e-08 3.43713e-10   3.3616   0.5796  0.0137  6.0000  1.0000    136955  0.9500
  0.00327   0.96304     6.43669 2.90462e-08   6.814e-08 3.51754e-10   3.6616   0.5541  0.0170  6.0000  1.0000    140868  0.9500
  0.00311   0.99639     6.28449 2.97049e-08   6.779e-08 3.40699e-10   3.4478   0.5267  0.0290  6.0000  1.0000    144781  0.9500
  0.00295   0.98812     6.32608 2.92618e-08 6.76987e-08 3.33664e-10   3.4478   0.5116  0.0143  6.0000  1.0000    148694  0.9500
  0.00280   0.97033      6.2305 2.90507e-08  6.7653e-08 3.46729e-10   3.5478   0.4945  0.0215  6.0000  1.0000    152607  0.9500
  0.00266   0.96332     6.16796 2.92778e-08 6.72289e-08 3.43714e-10   3.4616   0.4646  0.0176  6.0000  1.0000    156520  0.9500
  0.00253   0.96315     6.16115 2.86254e-08 6.68374e-08 3.46728e-10   3.5478   0.4623  0.0225  6.0000  1.0000    160433  0.9500
  0.00240    1.0142     5.98788   2.854e-08 6.64494e-08 3.28135e-10   3.4616   0.4352  0.0100  6.0000  1.0000    164346  0.9500
  0.00228   0.97015     5.86805 2.82608e-08 6.58797e-08 3.34669e-10   3.4616   0.4431  0.0130  5.9713  1.0402    168259  0.9500
  0.00217   0.98806     5.70653 2.74912e-08 6.55854e-08 3.31653e-10   3.5478   0.4071  0.0138  5.9900  1.0140    172172  0.9500
  0.00206   0.98999     5.59862 2.38012e-08 6.51191e-08 3.32155e-10   3.4616   0.3805  0.0112  5.7930  1.2898    176085  0.9500
  0.00196   0.99485     5.68651 1.84776e-08 6.51227e-08 3.26627e-10   3.4616   0.3877  0.0107  5.4485  1.7722    179998  0.9500
  0.00186     0.981      5.6937 1.59514e-08 6.49836e-08 3.29643e-10   3.4616   0.3639  0.0130  5.1634  2.1712    183911  0.9500
  0.00177     0.984     5.46734 1.34862e-08 6.39217e-08 3.26125e-10   3.3616   0.3542  0.0152  4.7706  2.7212    187824  0.9500
  0.00168    1.0109     5.46548 1.13031e-08 6.38148e-08  3.1306e-10   3.3478   0.3371  0.0084  4.3613  3.2942    191737  0.9500
  0.00159    1.0057     5.51301 1.02927e-08 6.45327e-08 3.16075e-10   3.3616   0.3948  0.0129  3.9124  3.9226    195650  0.9500
  0.00152   0.98251     5.40075 9.52969e-09 6.39516e-08 3.27633e-10   3.3478   0.3550  0.0090  3.7357  4.1700    199563  0.9500
  0.00144    0.9793     5.33986 8.70676e-09 6.28898e-08 3.18588e-10   3.3478   0.3424  0.0111  3.4181  4.6147    203476  0.9500
  0.00137    1.0114     5.34417 7.56934e-09 6.33382e-08 3.17582e-10   3.3478   0.3286  0.0077  3.0846  5.0815    207389  0.9500
  0.00130    0.9831     5.23942 7.37497e-09 6.36739e-08 3.11552e-10   3.3478   0.3823  0.0100  2.7411  5.5624    211302  0.9500
  0.00123    1.0101     5.22743 7.23626e-09 6.38096e-08 3.23613e-10   3.3478   0.3690  0.0065  2.5830  5.7838    215215  0.9500
  0.00117    1.0011     5.22265  7.2068e-09  6.3439e-08  3.2512e-10   3.3616   0.3675  0.0073  2.3997  6.0404    219128  0.9500
  0.00111   0.98602     5.21425 6.78106e-09 6.33723e-08 3.23111e-10   3.3478   0.3588  0.0102  2.2257  6.2840    223041  0.9500
  0.00106    0.9813     5.17135 6.44506e-09 6.28883e-08 3.16075e-10   3.3478   0.3557  0.0069  2.0450  6.5370    226954  0.9500
  0.00101   0.99816     5.08982 5.99791e-09 6.25065e-08 3.17582e-10   3.3478   0.3585  0.0042  1.8727  6.7783    230867  0.9500
  0.00095   0.99949     5.08649 5.94638e-09 6.23703e-08 3.12558e-10   3.3478   0.3626  0.0062  1.7201  6.9918    234780  0.9500
  0.00091   0.99298     5.00046  5.8103e-09 6.23134e-08  3.1105e-10   3.3478   0.3688  0.0061  1.5871  7.1781    238693  0.9500
  0.00086   0.98771     5.03774 5.82507e-09 6.24881e-08  3.2311e-10   3.3478   0.3368  0.0064  1.4740  7.3364    242606  0.9500
  0.00082   0.99258     4.95439 5.64903e-09 6.26778e-08  3.1708e-10   3.3478   0.3248  0.0061  1.3219  7.5493    246519  0.9500
  0.00078    1.0041     4.92761 5.48141e-09 6.22456e-08  3.1507e-10   3.3478   0.3169  0.0038  1.1697  7.7625    250432  0.9500
  0.00074         1     4.93355 5.34097e-09 6.20385e-08  3.1507e-10   3.3478   0.3049  0.0036  1.0257  7.9641    254345  0.9500
  0.00070    1.0081     4.93057 5.26213e-09  6.2134e-08 3.11553e-10   3.3478   0.3031  0.0041  1.0000  8.0000    258258  0.9500
  0.00067   0.99276     4.90492 5.33223e-09 6.19996e-08 3.08035e-10   3.3478   0.3056  0.0055  1.0000  8.0000    262171  0.9500
  0.00063   0.99478     4.87627 5.33655e-09 6.18244e-08  3.0703e-10   3.3478   0.2645  0.0054  1.0000  8.0000    266084  0.9500
  0.00060   0.99748     4.82838  5.3117e-09 6.14453e-08 3.07532e-10   3.3478   0.2604  0.0036  1.0000  8.0000    269997  0.9500
  0.00057   0.99095     4.82125 5.27696e-09 6.17448e-08 3.15572e-10   3.3478   0.2512  0.0032  1.0000  8.0000    273910  0.9500
  0.00054   0.99922     4.83158  5.3774e-09 6.13764e-08 3.09039e-10   3.3478   0.2515  0.0029  1.0000  8.0000    277823  0.9500
  0.00052    0.9924     4.76681 5.37472e-09 6.16107e-08  3.1507e-10   3.3478   0.2504  0.0044  1.0000  8.0000    281736  0.9500
  0.00049   0.99979     4.73586 5.26889e-09   6.123e-08 3.06527e-10   3.3478   0.2438  0.0025  1.0000  8.0000    285649  0.9500
  0.00047   0.99775     4.72804 5.32075e-09 6.09506e-08 3.06527e-10   3.3478   0.2111  0.0027  1.0000  8.0000    289562  0.9500
  0.00044    1.0011     4.74726 5.35357e-09 6.17174e-08 3.05522e-10   3.3478   0.2211  0.0031  1.0000  8.0000    293475  0.9500
  0.00042   0.99728     4.71753 5.39815e-09 6.13792e-08  3.1105e-10   3.3478   0.1981  0.0034  1.0000  8.0000    297388  0.9500
  0.00040   0.99953     4.71163 5.32591e-09 6.15972e-08 3.04015e-10   3.3478   0.1848  0.0030  1.0000  8.0000    301301  0.9500
  0.00038   0.99964     4.71538 5.32025e-09 6.12677e-08 3.08538e-10   3.3478   0.1912  0.0022  1.0000  8.0000    305214  0.9500
  0.00036   0.99983     4.72244 5.29017e-09 6.10563e-08 3.09543e-10   3.3478   0.1919  0.0020  1.0000  8.0000    309127  0.9500
  0.00034    1.0042     4.73362 5.24855e-09 6.11343e-08 3.02507e-10   3.3478   0.1929  0.0025  1.0000  8.0000    313040  0.9500
  0.00033   0.99761     4.72996 5.24688e-09 6.12911e-08 3.09542e-10   3.3478   0.1715  0.0018  1.0000  8.0000    316953  0.9500
  0.00031   0.99928     4.69886 5.24455e-09 6.13254e-08 3.07533e-10   3.3478   0.1615  0.0012  1.0000  8.0000    320866  0.9500
  0.00029   0.99809     4.69046   5.253e-09 6.11759e-08 3.01502e-10   3.3478   0.1498  0.0017  1.0000  8.0000    324779  0.8000
  0.00023    1.0002     4.66926 5.23416e-09 6.08854e-08  3.0904e-10   3.3478   0.1324  0.0010  1.0000  8.0000    328692  0.8000
  0.00019   0.99849     4.66352   5.244e-09  6.0805e-08  3.0502e-10   3.3478   0.1262  0.0008  1.0000  8.0000    332605  0.8000
  0.00015   0.99947     4.66775 5.24391e-09 6.09117e-08  3.0904e-10   3.3478   0.1206  0.0003  1.0000  8.0000    336518  0.8000
  0.00012   0.99826     4.65886 5.23925e-09 6.08171e-08  3.0502e-10   3.3478   0.1130  0.0005  1.0000  8.0000    340431  0.8000
  0.00010   0.99979     4.65775 5.23612e-09 6.08416e-08  3.0904e-10   3.3478   0.1025  0.0002  1.0000  8.0000    344344  0.8000
  0.00008   0.99973     4.65775 5.23469e-09 6.04718e-08 3.04517e-10   3.3478   0.0999  0.0002  1.0000  8.0000    348257  0.8000
  0.00006         1     4.65775 5.23177e-09 6.05881e-08 3.05522e-10   3.3478   0.0969  0.0000  1.0000  8.0000    352170  0.8000
  0.00005    1.0001     4.65775 5.22914e-09 6.05051e-08 3.02507e-10   3.3478   0.1004  0.0000  1.0000  8.0000    356083  0.8000
  0.00000   0.99999     4.65775 5.23041e-09 5.93303e-08  3.0301e-10            0.0130  0.0000  1.0000  8.0000    359996

BB estimate of min-dist (placement) wirelength: 466
bb_cost recomputed from scratch: 4.65775
timing_cost recomputed from scratch: 5.2302e-09
delay_cost recomputed from scratch: 5.91989e-08

Completed placement consistency check successfully.

Swaps called: 360084

Placement estimated critical path delay: 3.34783 ns
Placement cost: 0.999969, bb_cost: 4.65775, td_cost: 5.23019e-09, delay_cost: 5.9199e-08
Placement total # of swap attempts: 360084
	Swap reject rate: 0
	Swap accept rate: 0
	Swap abort rate: 0
Placement took 0.61 seconds.
Build rr_graph took 0.01 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 1064, total available wire length 2400, ratio 0.443333
Critical path: 3.46157 ns
Routing iteration took 0 seconds.

Routing iteration: 2
Critical path: 3.46157 ns
Routing iteration took 0 seconds.

Routing iteration: 3
Critical path: 3.46157 ns
Routing iteration took 0 seconds.

Routing iteration: 4
Critical path: 3.46157 ns
Routing iteration took 0.01 seconds.

Routing iteration: 5
Critical path: 3.46157 ns
Routing iteration took 0 seconds.

Routing iteration: 6
Critical path: 3.46157 ns
Routing iteration took 0 seconds.

Routing iteration: 7
Critical path: 3.46157 ns
Routing iteration took 0 seconds.

Routing iteration: 8
Critical path: 3.46157 ns
Routing iteration took 0.01 seconds.

Routing iteration: 9
Critical path: 3.46157 ns
Routing iteration took 0 seconds.

Routing iteration: 10
Critical path: 3.46157 ns
Routing iteration took 0 seconds.

Routing iteration: 11
Critical path: 3.46157 ns
Routing iteration took 0.01 seconds.

Routing iteration: 12
Critical path: 3.46157 ns
Routing iteration took 0 seconds.

Routing iteration: 13
Critical path: 3.46157 ns
Routing iteration took 0 seconds.

Routing iteration: 14
Critical path: 3.46157 ns
Routing iteration took 0 seconds.

Routing iteration: 15
Critical path: 3.46157 ns
Routing iteration took 0.01 seconds.

Routing iteration: 16
Critical path: 3.47803 ns
Routing iteration took 0 seconds.

Routing iteration: 17
Critical path: 3.46157 ns
Routing iteration took 0 seconds.

Routing iteration: 18
Successfully routed after 18 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -27291784
Circuit successfully routed with a channel width factor of 40.


Average number of bends per net: 2.60833  Maximum # of bends: 26

Number of routed nets (nonglobal): 120
Wirelength results (in units of 1 clb segments)...
	Total wirelength: 1257, average net length: 10.4750
	Maximum net length: 77

Wirelength results in terms of physical segments...
	Total wiring segments used: 468, average wire segments per net: 3.90000
	Maximum segments used by a net: 30
	Total local nets with reserved CLB opins: 0

X - Directed channels: j	max occ	av_occ		capacity
0	24	22.6000  	40
1	21	18.6000  	40
2	21	20.6000  	40
3	24	22.0000  	40
4	26	24.2000  	40
5	24	20.6000  	40

Y - Directed channels: i	max occ	av_occ		capacity
0	18	15.8000  	40
1	19	17.0000  	40
2	25	21.4000  	40
3	26	23.4000  	40
4	24	22.6000  	40
5	25	22.6000  	40

Total tracks in x-direction: 240, in y-direction: 240

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 112678
	Total used logic block area: 99156.6

Routing area (in minimum width transistor areas)...
	Total routing area: 103083., per logic tile: 4123.30

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.488

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        4                   0.488

Nets on critical path: 4 normal, 0 global.
Total logic delay: 1.91646e-09 (s), total net delay: 1.604e-09 (s)
Final critical path: 3.47803 ns
f_max: 287.519 MHz

Least slack in design: -3.47803 ns

Routing took 0.08 seconds.
The entire flow of VPR took 0.8 seconds.
