{
  "module_name": "sun4i-gpadc.h",
  "hash_id": "76c083f69df538b4ef9dd656372e75110b2b45b68cc2ab0e5f8b3f2dfbe7b90d",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/sun4i-gpadc.h",
  "human_readable_source": " \n \n\n#ifndef __SUN4I_GPADC__H__\n#define __SUN4I_GPADC__H__\n\n#define SUN4I_GPADC_CTRL0\t\t\t\t0x00\n\n#define SUN4I_GPADC_CTRL0_ADC_FIRST_DLY(x)\t\t((GENMASK(7, 0) & (x)) << 24)\n#define SUN4I_GPADC_CTRL0_ADC_FIRST_DLY_MODE\t\tBIT(23)\n#define SUN4I_GPADC_CTRL0_ADC_CLK_SELECT\t\tBIT(22)\n#define SUN4I_GPADC_CTRL0_ADC_CLK_DIVIDER(x)\t\t((GENMASK(1, 0) & (x)) << 20)\n#define SUN4I_GPADC_CTRL0_FS_DIV(x)\t\t\t((GENMASK(3, 0) & (x)) << 16)\n#define SUN4I_GPADC_CTRL0_T_ACQ(x)\t\t\t(GENMASK(15, 0) & (x))\n\n#define SUN4I_GPADC_CTRL1\t\t\t\t0x04\n\n#define SUN4I_GPADC_CTRL1_STYLUS_UP_DEBOUNCE(x)\t\t((GENMASK(7, 0) & (x)) << 12)\n#define SUN4I_GPADC_CTRL1_STYLUS_UP_DEBOUNCE_EN\t\tBIT(9)\n#define SUN4I_GPADC_CTRL1_TOUCH_PAN_CALI_EN\t\tBIT(6)\n#define SUN4I_GPADC_CTRL1_TP_DUAL_EN\t\t\tBIT(5)\n#define SUN4I_GPADC_CTRL1_TP_MODE_EN\t\t\tBIT(4)\n#define SUN4I_GPADC_CTRL1_TP_ADC_SELECT\t\t\tBIT(3)\n#define SUN4I_GPADC_CTRL1_ADC_CHAN_SELECT(x)\t\t(GENMASK(2, 0) & (x))\n#define SUN4I_GPADC_CTRL1_ADC_CHAN_MASK\t\t\tGENMASK(2, 0)\n\n \n#define SUN6I_GPADC_CTRL1_TOUCH_PAN_CALI_EN\t\tBIT(7)\n#define SUN6I_GPADC_CTRL1_TP_DUAL_EN\t\t\tBIT(6)\n#define SUN6I_GPADC_CTRL1_TP_MODE_EN\t\t\tBIT(5)\n#define SUN6I_GPADC_CTRL1_TP_ADC_SELECT\t\t\tBIT(4)\n#define SUN6I_GPADC_CTRL1_ADC_CHAN_SELECT(x)\t\t(GENMASK(3, 0) & BIT(x))\n#define SUN6I_GPADC_CTRL1_ADC_CHAN_MASK\t\t\tGENMASK(3, 0)\n\n \n#define SUN8I_GPADC_CTRL1_CHOP_TEMP_EN\t\t\tBIT(8)\n#define SUN8I_GPADC_CTRL1_GPADC_CALI_EN\t\t\tBIT(7)\n\n#define SUN4I_GPADC_CTRL2\t\t\t\t0x08\n\n#define SUN4I_GPADC_CTRL2_TP_SENSITIVE_ADJUST(x)\t((GENMASK(3, 0) & (x)) << 28)\n#define SUN4I_GPADC_CTRL2_TP_MODE_SELECT(x)\t\t((GENMASK(1, 0) & (x)) << 26)\n#define SUN4I_GPADC_CTRL2_PRE_MEA_EN\t\t\tBIT(24)\n#define SUN4I_GPADC_CTRL2_PRE_MEA_THRE_CNT(x)\t\t(GENMASK(23, 0) & (x))\n\n#define SUN4I_GPADC_CTRL3\t\t\t\t0x0c\n\n#define SUN4I_GPADC_CTRL3_FILTER_EN\t\t\tBIT(2)\n#define SUN4I_GPADC_CTRL3_FILTER_TYPE(x)\t\t(GENMASK(1, 0) & (x))\n\n#define SUN4I_GPADC_TPR\t\t\t\t\t0x18\n\n#define SUN4I_GPADC_TPR_TEMP_ENABLE\t\t\tBIT(16)\n#define SUN4I_GPADC_TPR_TEMP_PERIOD(x)\t\t\t(GENMASK(15, 0) & (x))\n\n#define SUN4I_GPADC_INT_FIFOC\t\t\t\t0x10\n\n#define SUN4I_GPADC_INT_FIFOC_TEMP_IRQ_EN\t\tBIT(18)\n#define SUN4I_GPADC_INT_FIFOC_TP_OVERRUN_IRQ_EN\t\tBIT(17)\n#define SUN4I_GPADC_INT_FIFOC_TP_DATA_IRQ_EN\t\tBIT(16)\n#define SUN4I_GPADC_INT_FIFOC_TP_DATA_XY_CHANGE\t\tBIT(13)\n#define SUN4I_GPADC_INT_FIFOC_TP_FIFO_TRIG_LEVEL(x)\t((GENMASK(4, 0) & (x)) << 8)\n#define SUN4I_GPADC_INT_FIFOC_TP_DATA_DRQ_EN\t\tBIT(7)\n#define SUN4I_GPADC_INT_FIFOC_TP_FIFO_FLUSH\t\tBIT(4)\n#define SUN4I_GPADC_INT_FIFOC_TP_UP_IRQ_EN\t\tBIT(1)\n#define SUN4I_GPADC_INT_FIFOC_TP_DOWN_IRQ_EN\t\tBIT(0)\n\n#define SUN4I_GPADC_INT_FIFOS\t\t\t\t0x14\n\n#define SUN4I_GPADC_INT_FIFOS_TEMP_DATA_PENDING\t\tBIT(18)\n#define SUN4I_GPADC_INT_FIFOS_FIFO_OVERRUN_PENDING\tBIT(17)\n#define SUN4I_GPADC_INT_FIFOS_FIFO_DATA_PENDING\t\tBIT(16)\n#define SUN4I_GPADC_INT_FIFOS_TP_IDLE_FLG\t\tBIT(2)\n#define SUN4I_GPADC_INT_FIFOS_TP_UP_PENDING\t\tBIT(1)\n#define SUN4I_GPADC_INT_FIFOS_TP_DOWN_PENDING\t\tBIT(0)\n\n#define SUN4I_GPADC_CDAT\t\t\t\t0x1c\n#define SUN4I_GPADC_TEMP_DATA\t\t\t\t0x20\n#define SUN4I_GPADC_DATA\t\t\t\t0x24\n\n#define SUN4I_GPADC_IRQ_FIFO_DATA\t\t\t0\n#define SUN4I_GPADC_IRQ_TEMP_DATA\t\t\t1\n\n \n#define SUN4I_GPADC_AUTOSUSPEND_DELAY\t\t\t10000\n\nstruct sun4i_gpadc_dev {\n\tstruct device\t\t\t*dev;\n\tstruct regmap\t\t\t*regmap;\n\tstruct regmap_irq_chip_data\t*regmap_irqc;\n\tvoid __iomem\t\t\t*base;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}