
*** Running vivado
    with args -log fft_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fft_top.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source fft_top.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1312.887 ; gain = 53.039 ; free physical = 813 ; free virtual = 2108
Command: read_checkpoint -auto_incremental -incremental /home/fpga14/fpga_14_all/project_2/project_2.srcs/utils_1/imports/synth_1/fft_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/fpga14/fpga_14_all/project_2/project_2.srcs/utils_1/imports/synth_1/fft_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fft_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 351867
WARNING: [Synth 8-11067] parameter 'BITSIMAG' declared inside package 'fft_pkg' shall be treated as localparam [/home/fpga14/fpga_14_all/project_2/pkg.sv:5]
WARNING: [Synth 8-11067] parameter 'BITSREAL' declared inside package 'fft_pkg' shall be treated as localparam [/home/fpga14/fpga_14_all/project_2/pkg.sv:6]
WARNING: [Synth 8-11067] parameter 'WINDOWSTEP_MS' declared inside package 'fft_pkg' shall be treated as localparam [/home/fpga14/fpga_14_all/project_2/pkg.sv:17]
WARNING: [Synth 8-11067] parameter 'WINDOWSIZE_MS' declared inside package 'fft_pkg' shall be treated as localparam [/home/fpga14/fpga_14_all/project_2/pkg.sv:18]
WARNING: [Synth 8-11067] parameter 'SAMPLE_PER_MS' declared inside package 'fft_pkg' shall be treated as localparam [/home/fpga14/fpga_14_all/project_2/pkg.sv:19]
WARNING: [Synth 8-11067] parameter 'FRAME_WIDTH_MS' declared inside package 'fft_pkg' shall be treated as localparam [/home/fpga14/fpga_14_all/project_2/pkg.sv:20]
WARNING: [Synth 8-11067] parameter 'REQUIRED_FRAMES' declared inside package 'fft_pkg' shall be treated as localparam [/home/fpga14/fpga_14_all/project_2/pkg.sv:22]
WARNING: [Synth 8-11067] parameter 'PARALLELISM' declared inside package 'fft_pkg' shall be treated as localparam [/home/fpga14/fpga_14_all/project_2/pkg.sv:26]
WARNING: [Synth 8-11067] parameter 'FIFO_DEPTH_MS' declared inside package 'fft_pkg' shall be treated as localparam [/home/fpga14/fpga_14_all/project_2/pkg.sv:27]
WARNING: [Synth 8-11067] parameter 'FIFO_DEPTH' declared inside package 'fft_pkg' shall be treated as localparam [/home/fpga14/fpga_14_all/project_2/pkg.sv:28]
WARNING: [Synth 8-11067] parameter 'WINDOWSTEP' declared inside package 'fft_pkg' shall be treated as localparam [/home/fpga14/fpga_14_all/project_2/pkg.sv:29]
WARNING: [Synth 8-11067] parameter 'ENOUGH_DATA' declared inside package 'fft_pkg' shall be treated as localparam [/home/fpga14/fpga_14_all/project_2/pkg.sv:32]
WARNING: [Synth 8-11067] parameter 'FRAME_SIZE' declared inside package 'fft_pkg' shall be treated as localparam [/home/fpga14/fpga_14_all/project_2/pkg.sv:33]
WARNING: [Synth 8-11067] parameter 'WAIT_SIZE' declared inside package 'fft_pkg' shall be treated as localparam [/home/fpga14/fpga_14_all/project_2/pkg.sv:34]
WARNING: [Synth 8-11067] parameter 'FRAME_COUNT' declared inside package 'fft_pkg' shall be treated as localparam [/home/fpga14/fpga_14_all/project_2/pkg.sv:36]
WARNING: [Synth 8-9661] initial value of parameter 'dtype_t' is omitted [/home/fpga14/fpga_14_all/project_2/fft_top.sv:410]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2058.445 ; gain = 380.738 ; free physical = 156 ; free virtual = 1172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fft_top' [/home/fpga14/fpga_14_all/project_2/fft_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'serial_fft' [/home/fpga14/fpga_14_all/project_2/fft_top.sv:76]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [/mnt/data40tb/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:9044]
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/mnt/data40tb/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/mnt/data40tb/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:508]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/mnt/data40tb/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:510]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/mnt/data40tb/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (0#1) [/mnt/data40tb/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:9044]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/mnt/data40tb/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1529]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (0#1) [/mnt/data40tb/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1529]
INFO: [Synth 8-6157] synthesizing module 'xfft_0' [/home/fpga14/fpga_14_all/project_2/project_2.runs/synth_1/.Xil/Vivado-351707-FPGA14L/realtime/xfft_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xfft_0' (0#1) [/home/fpga14/fpga_14_all/project_2/project_2.runs/synth_1/.Xil/Vivado-351707-FPGA14L/realtime/xfft_0_stub.v:6]
WARNING: [Synth 8-689] width (24) of port connection 's_axis_config_tdata' does not match port width (16) of module 'xfft_0' [/home/fpga14/fpga_14_all/project_2/fft_top.sv:317]
WARNING: [Synth 8-689] width (33) of port connection 'm_axis_data_tdata' does not match port width (32) of module 'xfft_0' [/home/fpga14/fpga_14_all/project_2/fft_top.sv:326]
WARNING: [Synth 8-7071] port 'event_frame_started' of module 'xfft_0' is unconnected for instance 'i_xfft_0' [/home/fpga14/fpga_14_all/project_2/fft_top.sv:314]
WARNING: [Synth 8-7071] port 'event_tlast_unexpected' of module 'xfft_0' is unconnected for instance 'i_xfft_0' [/home/fpga14/fpga_14_all/project_2/fft_top.sv:314]
WARNING: [Synth 8-7071] port 'event_tlast_missing' of module 'xfft_0' is unconnected for instance 'i_xfft_0' [/home/fpga14/fpga_14_all/project_2/fft_top.sv:314]
WARNING: [Synth 8-7071] port 'event_status_channel_halt' of module 'xfft_0' is unconnected for instance 'i_xfft_0' [/home/fpga14/fpga_14_all/project_2/fft_top.sv:314]
WARNING: [Synth 8-7071] port 'event_data_in_channel_halt' of module 'xfft_0' is unconnected for instance 'i_xfft_0' [/home/fpga14/fpga_14_all/project_2/fft_top.sv:314]
WARNING: [Synth 8-7071] port 'event_data_out_channel_halt' of module 'xfft_0' is unconnected for instance 'i_xfft_0' [/home/fpga14/fpga_14_all/project_2/fft_top.sv:314]
WARNING: [Synth 8-7023] instance 'i_xfft_0' of module 'xfft_0' has 18 connections declared, but only 12 given [/home/fpga14/fpga_14_all/project_2/fft_top.sv:314]
INFO: [Synth 8-6155] done synthesizing module 'serial_fft' (0#1) [/home/fpga14/fpga_14_all/project_2/fft_top.sv:76]
INFO: [Synth 8-6157] synthesizing module 'fft_abs_value' [/home/fpga14/fpga_14_all/project_2/fft_top.sv:333]
INFO: [Synth 8-6157] synthesizing module 'stream_register' [/home/fpga14/fpga_14_all/project_2/fft_top.sv:382]
INFO: [Synth 8-6155] done synthesizing module 'stream_register' (0#1) [/home/fpga14/fpga_14_all/project_2/fft_top.sv:382]
INFO: [Synth 8-6157] synthesizing module 'cordic_0' [/home/fpga14/fpga_14_all/project_2/project_2.runs/synth_1/.Xil/Vivado-351707-FPGA14L/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_0' (0#1) [/home/fpga14/fpga_14_all/project_2/project_2.runs/synth_1/.Xil/Vivado-351707-FPGA14L/realtime/cordic_0_stub.v:6]
WARNING: [Synth 8-689] width (40) of port connection 's_axis_cartesian_tdata' does not match port width (32) of module 'cordic_0' [/home/fpga14/fpga_14_all/project_2/fft_top.sv:371]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_dout_tdata' does not match port width (32) of module 'cordic_0' [/home/fpga14/fpga_14_all/project_2/fft_top.sv:375]
WARNING: [Synth 8-7071] port 's_axis_phase_tvalid' of module 'cordic_0' is unconnected for instance 'sqrt_i' [/home/fpga14/fpga_14_all/project_2/fft_top.sv:366]
WARNING: [Synth 8-7071] port 's_axis_phase_tdata' of module 'cordic_0' is unconnected for instance 'sqrt_i' [/home/fpga14/fpga_14_all/project_2/fft_top.sv:366]
WARNING: [Synth 8-7023] instance 'sqrt_i' of module 'cordic_0' has 7 connections declared, but only 5 given [/home/fpga14/fpga_14_all/project_2/fft_top.sv:366]
INFO: [Synth 8-6155] done synthesizing module 'fft_abs_value' (0#1) [/home/fpga14/fpga_14_all/project_2/fft_top.sv:333]
INFO: [Synth 8-6157] synthesizing module 'drop_upper_freqs' [/home/fpga14/fpga_14_all/project_2/fft_top.sv:408]
INFO: [Synth 8-6155] done synthesizing module 'drop_upper_freqs' (0#1) [/home/fpga14/fpga_14_all/project_2/fft_top.sv:408]
INFO: [Synth 8-6155] done synthesizing module 'fft_top' (0#1) [/home/fpga14/fpga_14_all/project_2/fft_top.sv:3]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [/mnt/data40tb/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2381]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/mnt/data40tb/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-3848] Net config_data[pad] in module/entity serial_fft does not have driver. [/home/fpga14/fpga_14_all/project_2/fft_top.sv:302]
WARNING: [Synth 8-3848] Net abs_data[tlast] in module/entity fft_abs_value does not have driver. [/home/fpga14/fpga_14_all/project_2/fft_top.sv:341]
WARNING: [Synth 8-3848] Net square_value_ready in module/entity fft_abs_value does not have driver. [/home/fpga14/fpga_14_all/project_2/fft_top.sv:350]
WARNING: [Synth 8-7129] Port abs_data[tlast] in module fft_abs_value is either unconnected or has no load
WARNING: [Synth 8-7129] Port abs_ready in module fft_abs_value is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2128.383 ; gain = 450.676 ; free physical = 159 ; free virtual = 1074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2146.195 ; gain = 468.488 ; free physical = 157 ; free virtual = 1072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2146.195 ; gain = 468.488 ; free physical = 157 ; free virtual = 1072
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2152.133 ; gain = 0.000 ; free physical = 158 ; free virtual = 1068
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_serial_fft/clk_gate' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga14/fpga_14_all/project_2/project_2.gen/sources_1/ip/cordic_0_1/cordic_0/cordic_0_in_context.xdc] for cell 'abs_value_i/sqrt_i'
Finished Parsing XDC File [/home/fpga14/fpga_14_all/project_2/project_2.gen/sources_1/ip/cordic_0_1/cordic_0/cordic_0_in_context.xdc] for cell 'abs_value_i/sqrt_i'
Parsing XDC File [/home/fpga14/fpga_14_all/project_2/project_2.gen/sources_1/ip/xfft_0_1/xfft_0/xfft_0_in_context.xdc] for cell 'u_serial_fft/i_xfft_0'
Finished Parsing XDC File [/home/fpga14/fpga_14_all/project_2/project_2.gen/sources_1/ip/xfft_0_1/xfft_0/xfft_0_in_context.xdc] for cell 'u_serial_fft/i_xfft_0'
Parsing XDC File [/home/fpga14/fpga_14_all/project_2/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/fpga14/fpga_14_all/project_2/Nexys-A7-100T-Master.xdc]
Parsing XDC File [/home/fpga14/fpga_14_all/project_2/floorplan.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/fpga14/fpga_14_all/project_2/floorplan.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/fpga14/fpga_14_all/project_2/floorplan.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/fpga14/fpga_14_all/project_2/floorplan.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/fpga14/fpga_14_all/project_2/floorplan.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/fpga14/fpga_14_all/project_2/floorplan.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/fpga14/fpga_14_all/project_2/floorplan.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/fpga14/fpga_14_all/project_2/floorplan.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/fpga14/fpga_14_all/project_2/floorplan.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/fpga14/fpga_14_all/project_2/floorplan.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/home/fpga14/fpga_14_all/project_2/floorplan.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/home/fpga14/fpga_14_all/project_2/floorplan.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/home/fpga14/fpga_14_all/project_2/floorplan.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/home/fpga14/fpga_14_all/project_2/floorplan.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/home/fpga14/fpga_14_all/project_2/floorplan.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/home/fpga14/fpga_14_all/project_2/floorplan.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/home/fpga14/fpga_14_all/project_2/floorplan.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'i2s_sel'. [/home/fpga14/fpga_14_all/project_2/floorplan.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'i2s_lrclk'. [/home/fpga14/fpga_14_all/project_2/floorplan.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'i2s_data'. [/home/fpga14/fpga_14_all/project_2/floorplan.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'i2s_clk'. [/home/fpga14/fpga_14_all/project_2/floorplan.xdc:108]
Finished Parsing XDC File [/home/fpga14/fpga_14_all/project_2/floorplan.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/fpga14/fpga_14_all/project_2/floorplan.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/fft_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga14/fpga_14_all/project_2/floorplan.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fft_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fft_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/fpga14/fpga_14_all/project_2/timing.xdc]
WARNING: [Vivado 12-584] No ports matched 'led*'. [/home/fpga14/fpga_14_all/project_2/timing.xdc:16]
WARNING: [Vivado 12-180] No cells matched '*/*async_reg*'. [/home/fpga14/fpga_14_all/project_2/timing.xdc:17]
Finished Parsing XDC File [/home/fpga14/fpga_14_all/project_2/timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/fpga14/fpga_14_all/project_2/timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/fft_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/fpga14/fpga_14_all/project_2/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/fpga14/fpga_14_all/project_2/project_2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/data40tb/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fft_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fft_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2261.930 ; gain = 0.000 ; free physical = 147 ; free virtual = 1062
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2261.930 ; gain = 0.000 ; free physical = 146 ; free virtual = 1061
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'abs_value_i/sqrt_i' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2261.930 ; gain = 584.223 ; free physical = 164 ; free virtual = 1059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2261.930 ; gain = 584.223 ; free physical = 164 ; free virtual = 1059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for abs_value_i/sqrt_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_serial_fft/i_xfft_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_serial_fft/i_xpm_memory_tdpram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2261.930 ; gain = 584.223 ; free physical = 164 ; free virtual = 1059
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "xpm_memory_base:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2261.930 ; gain = 584.223 ; free physical = 156 ; free virtual = 1053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 7     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 8     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP abs_value_i/square_value[value]0, operation Mode is: A*B.
DSP Report: operator abs_value_i/square_value[value]0 is absorbed into DSP abs_value_i/square_value[value]0.
DSP Report: Generating DSP abs_value_i/square_value[value], operation Mode is: PCIN+A*B.
DSP Report: operator abs_value_i/square_value[value] is absorbed into DSP abs_value_i/square_value[value].
DSP Report: operator abs_value_i/square_value[value]0 is absorbed into DSP abs_value_i/square_value[value].
WARNING: [Synth 8-3917] design fft_top has port proc_data[tdata][0] driven by constant 0
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2261.930 ; gain = 584.223 ; free physical = 150 ; free virtual = 1025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_b.gen_word_narrow.mem_reg | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fft_abs_value | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft_abs_value | PCIN+A*B    | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2261.930 ; gain = 584.223 ; free physical = 156 ; free virtual = 1039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2261.930 ; gain = 584.223 ; free physical = 156 ; free virtual = 1039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_b.gen_word_narrow.mem_reg | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_serial_fft/i_xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2261.930 ; gain = 584.223 ; free physical = 156 ; free virtual = 1039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \abs_value_i/sqrt_i  has unconnected pin s_axis_phase_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \abs_value_i/sqrt_i  has unconnected pin s_axis_phase_tdata[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \abs_value_i/sqrt_i  has unconnected pin s_axis_phase_tdata[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \abs_value_i/sqrt_i  has unconnected pin s_axis_phase_tdata[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \abs_value_i/sqrt_i  has unconnected pin s_axis_phase_tdata[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \abs_value_i/sqrt_i  has unconnected pin s_axis_phase_tdata[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \abs_value_i/sqrt_i  has unconnected pin s_axis_phase_tdata[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \abs_value_i/sqrt_i  has unconnected pin s_axis_phase_tdata[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \abs_value_i/sqrt_i  has unconnected pin s_axis_phase_tdata[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \abs_value_i/sqrt_i  has unconnected pin s_axis_phase_tdata[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \abs_value_i/sqrt_i  has unconnected pin s_axis_phase_tdata[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \abs_value_i/sqrt_i  has unconnected pin s_axis_phase_tdata[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \abs_value_i/sqrt_i  has unconnected pin s_axis_phase_tdata[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \abs_value_i/sqrt_i  has unconnected pin s_axis_phase_tdata[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \abs_value_i/sqrt_i  has unconnected pin s_axis_phase_tdata[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \abs_value_i/sqrt_i  has unconnected pin s_axis_phase_tdata[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \abs_value_i/sqrt_i  has unconnected pin s_axis_phase_tdata[0]
WARNING: [Synth 8-5410] Found another clock driver \u_serial_fft/clk_gate :O [/home/fpga14/fpga_14_all/project_2/fft_top.sv:308]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2261.930 ; gain = 584.223 ; free physical = 160 ; free virtual = 1034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2261.930 ; gain = 584.223 ; free physical = 160 ; free virtual = 1034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2261.930 ; gain = 584.223 ; free physical = 160 ; free virtual = 1034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2261.930 ; gain = 584.223 ; free physical = 160 ; free virtual = 1034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2261.930 ; gain = 584.223 ; free physical = 160 ; free virtual = 1034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2261.930 ; gain = 584.223 ; free physical = 160 ; free virtual = 1034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fft_abs_value | A*B         | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fft_abs_value | (PCIN+A*B)' | 15     | 15     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cordic_0      |         1|
|2     |xfft_0        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |cordic   |     1|
|2     |xfft     |     1|
|3     |BUFG     |     1|
|4     |BUFGCE   |     1|
|5     |CARRY4   |     1|
|6     |DSP48E1  |     2|
|8     |LUT1     |     4|
|9     |LUT2     |    47|
|10    |LUT3     |    19|
|11    |LUT4     |    20|
|12    |LUT5     |    27|
|13    |LUT6     |    28|
|14    |RAMB36E1 |     1|
|15    |FDCE     |    65|
|16    |FDRE     |    36|
|17    |IBUF     |    37|
|18    |OBUF     |    19|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2261.930 ; gain = 584.223 ; free physical = 160 ; free virtual = 1034
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 17 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2261.930 ; gain = 468.488 ; free physical = 159 ; free virtual = 1034
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2261.938 ; gain = 584.223 ; free physical = 159 ; free virtual = 1033
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2261.938 ; gain = 0.000 ; free physical = 156 ; free virtual = 1034
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_serial_fft/clk_gate' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2261.938 ; gain = 0.000 ; free physical = 427 ; free virtual = 1320
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 

Synth Design complete | Checksum: af31c398
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 79 Warnings, 17 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2261.938 ; gain = 920.301 ; free physical = 427 ; free virtual = 1320
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1811.091; main = 1519.289; forked = 361.101
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3237.828; main = 2261.934; forked = 975.895
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/fpga14/fpga_14_all/project_2/project_2.runs/synth_1/fft_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fft_top_utilization_synth.rpt -pb fft_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  7 16:42:00 2025...
