{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510310917731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510310917732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 08:48:37 2017 " "Processing started: Fri Nov 10 08:48:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510310917732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310917732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_QuartusPrimeProject -c MIPS_QuartusPrimeProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_QuartusPrimeProject -c MIPS_QuartusPrimeProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310917733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510310918001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510310918001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamento " "Found design unit 1: registrador-comportamento" {  } { { "registrador32.vhd" "" { Text "/home/parallels/Documents/MIPS/registrador32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938545 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador32.vhd" "" { Text "/home/parallels/Documents/MIPS/registrador32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32-Behavioral " "Found design unit 1: mux32-Behavioral" {  } { { "mux32.vhd" "" { Text "/home/parallels/Documents/MIPS/mux32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938547 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.vhd" "" { Text "/home/parallels/Documents/MIPS/mux32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5-Behavioral " "Found design unit 1: mux5-Behavioral" {  } { { "mux5.vhd" "" { Text "/home/parallels/Documents/MIPS/mux5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938548 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.vhd" "" { Text "/home/parallels/Documents/MIPS/mux5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add32-Behavioral " "Found design unit 1: add32-Behavioral" {  } { { "add32.vhd" "" { Text "/home/parallels/Documents/MIPS/add32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938548 ""} { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "add32.vhd" "" { Text "/home/parallels/Documents/MIPS/add32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext16to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ext16to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ext16to32-Behavioral " "Found design unit 1: ext16to32-Behavioral" {  } { { "ext16to32.vhd" "" { Text "/home/parallels/Documents/MIPS/ext16to32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938549 ""} { "Info" "ISGN_ENTITY_NAME" "1 ext16to32 " "Found entity 1: ext16to32" {  } { { "ext16to32.vhd" "" { Text "/home/parallels/Documents/MIPS/ext16to32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938549 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "and2 " "Entity \"and2\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "and2.vhd" "" { Text "/home/parallels/Documents/MIPS/and2.vhd" 4 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1510310938550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and2-Behavioral " "Found design unit 1: and2-Behavioral" {  } { { "and2.vhd" "" { Text "/home/parallels/Documents/MIPS/and2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter2_32to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter2_32to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter2_32to32-bhv " "Found design unit 1: shifter2_32to32-bhv" {  } { { "shifter2_32to32.vhd" "" { Text "/home/parallels/Documents/MIPS/shifter2_32to32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938551 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter2_32to32 " "Found entity 1: shifter2_32to32" {  } { { "shifter2_32to32.vhd" "" { Text "/home/parallels/Documents/MIPS/shifter2_32to32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter2_26to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter2_26to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter2_26to32-bhv " "Found design unit 1: shifter2_26to32-bhv" {  } { { "shifter2_26to32.vhd" "" { Text "/home/parallels/Documents/MIPS/shifter2_26to32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938552 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter2_26to32 " "Found entity 1: shifter2_26to32" {  } { { "shifter2_26to32.vhd" "" { Text "/home/parallels/Documents/MIPS/shifter2_26to32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerBank32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerBank32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerBank32-behavioral " "Found design unit 1: registerBank32-behavioral" {  } { { "registerBank32.vhd" "" { Text "/home/parallels/Documents/MIPS/registerBank32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938552 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerBank32 " "Found entity 1: registerBank32" {  } { { "registerBank32.vhd" "" { Text "/home/parallels/Documents/MIPS/registerBank32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nor32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor32-behavior " "Found design unit 1: nor32-behavior" {  } { { "nor32.vhd" "" { Text "/home/parallels/Documents/MIPS/nor32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938553 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor32 " "Found entity 1: nor32" {  } { { "nor32.vhd" "" { Text "/home/parallels/Documents/MIPS/nor32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not32-Behavioral " "Found design unit 1: not32-Behavioral" {  } { { "not32.vhd" "" { Text "/home/parallels/Documents/MIPS/not32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938556 ""} { "Info" "ISGN_ENTITY_NAME" "1 not32 " "Found entity 1: not32" {  } { { "not32.vhd" "" { Text "/home/parallels/Documents/MIPS/not32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and32-Behavioral " "Found design unit 1: and32-Behavioral" {  } { { "and32.vhd" "" { Text "/home/parallels/Documents/MIPS/and32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938558 ""} { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "and32.vhd" "" { Text "/home/parallels/Documents/MIPS/and32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or32-Behavioral " "Found design unit 1: or32-Behavioral" {  } { { "or32.vhd" "" { Text "/home/parallels/Documents/MIPS/or32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938559 ""} { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "or32.vhd" "" { Text "/home/parallels/Documents/MIPS/or32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32_4-Behavioral " "Found design unit 1: mux32_4-Behavioral" {  } { { "mux32_4.vhd" "" { Text "/home/parallels/Documents/MIPS/mux32_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938561 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32_4 " "Found entity 1: mux32_4" {  } { { "mux32_4.vhd" "" { Text "/home/parallels/Documents/MIPS/mux32_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file overflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 overflow-Behavioral " "Found design unit 1: overflow-Behavioral" {  } { { "overflow.vhd" "" { Text "/home/parallels/Documents/MIPS/overflow.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938563 ""} { "Info" "ISGN_ENTITY_NAME" "1 overflow " "Found entity 1: overflow" {  } { { "overflow.vhd" "" { Text "/home/parallels/Documents/MIPS/overflow.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "/home/parallels/Documents/MIPS/ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938564 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/parallels/Documents/MIPS/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andoverf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andoverf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andoverf-Behavioral " "Found design unit 1: andoverf-Behavioral" {  } { { "andoverf.vhd" "" { Text "/home/parallels/Documents/MIPS/andoverf.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938566 ""} { "Info" "ISGN_ENTITY_NAME" "1 andoverf " "Found entity 1: andoverf" {  } { { "andoverf.vhd" "" { Text "/home/parallels/Documents/MIPS/andoverf.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUControl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALUControl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControl-bhv " "Found design unit 1: ALUControl-bhv" {  } { { "ALUControl.vhd" "" { Text "/home/parallels/Documents/MIPS/ALUControl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938566 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.vhd" "" { Text "/home/parallels/Documents/MIPS/ALUControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-Behavioral " "Found design unit 1: instructionMemory-Behavioral" {  } { { "instructionMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/instructionMemory.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938567 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/instructionMemory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-Behavioral " "Found design unit 1: dataMemory-Behavioral" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938567 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-fluxo " "Found design unit 1: MIPS-fluxo" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938568 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510310938568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938568 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510310938636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:PC " "Elaborating entity \"registrador\" for hierarchy \"registrador:PC\"" {  } { { "MIPS.vhd" "PC" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510310938710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:Mem_Inst " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:Mem_Inst\"" {  } { { "MIPS.vhd" "Mem_Inst" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510310938714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 mux5:muxRt_Rd " "Elaborating entity \"mux5\" for hierarchy \"mux5:muxRt_Rd\"" {  } { { "MIPS.vhd" "muxRt_Rd" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510310938717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerBank32 registerBank32:Banco_Regis " "Elaborating entity \"registerBank32\" for hierarchy \"registerBank32:Banco_Regis\"" {  } { { "MIPS.vhd" "Banco_Regis" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510310938719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext16to32 ext16to32:Esten_Sinal " "Elaborating entity \"ext16to32\" for hierarchy \"ext16to32:Esten_Sinal\"" {  } { { "MIPS.vhd" "Esten_Sinal" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510310938722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 mux32:muxAntesULA " "Elaborating entity \"mux32\" for hierarchy \"mux32:muxAntesULA\"" {  } { { "MIPS.vhd" "muxAntesULA" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510310938724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:UC_ULA " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:UC_ULA\"" {  } { { "MIPS.vhd" "UC_ULA" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510310938728 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ULActrl ALUControl.vhd(12) " "VHDL Process Statement warning at ALUControl.vhd(12): inferring latch(es) for signal or variable \"ULActrl\", which holds its previous value in one or more paths through the process" {  } { { "ALUControl.vhd" "" { Text "/home/parallels/Documents/MIPS/ALUControl.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510310938730 "|MIPS|ALUControl:UC_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULActrl\[0\] ALUControl.vhd(12) " "Inferred latch for \"ULActrl\[0\]\" at ALUControl.vhd(12)" {  } { { "ALUControl.vhd" "" { Text "/home/parallels/Documents/MIPS/ALUControl.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938731 "|MIPS|ALUControl:UC_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULActrl\[1\] ALUControl.vhd(12) " "Inferred latch for \"ULActrl\[1\]\" at ALUControl.vhd(12)" {  } { { "ALUControl.vhd" "" { Text "/home/parallels/Documents/MIPS/ALUControl.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938731 "|MIPS|ALUControl:UC_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULActrl\[2\] ALUControl.vhd(12) " "Inferred latch for \"ULActrl\[2\]\" at ALUControl.vhd(12)" {  } { { "ALUControl.vhd" "" { Text "/home/parallels/Documents/MIPS/ALUControl.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938731 "|MIPS|ALUControl:UC_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULActrl\[3\] ALUControl.vhd(12) " "Inferred latch for \"ULActrl\[3\]\" at ALUControl.vhd(12)" {  } { { "ALUControl.vhd" "" { Text "/home/parallels/Documents/MIPS/ALUControl.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938732 "|MIPS|ALUControl:UC_ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ALU " "Elaborating entity \"ULA\" for hierarchy \"ULA:ALU\"" {  } { { "MIPS.vhd" "ALU" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510310938734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not32 ULA:ALU\|not32:Anot " "Elaborating entity \"not32\" for hierarchy \"ULA:ALU\|not32:Anot\"" {  } { { "ULA.vhd" "Anot" { Text "/home/parallels/Documents/MIPS/ULA.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510310938737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 ULA:ALU\|and32:andop " "Elaborating entity \"and32\" for hierarchy \"ULA:ALU\|and32:andop\"" {  } { { "ULA.vhd" "andop" { Text "/home/parallels/Documents/MIPS/ULA.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510310938742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 ULA:ALU\|or32:orop " "Elaborating entity \"or32\" for hierarchy \"ULA:ALU\|or32:orop\"" {  } { { "ULA.vhd" "orop" { Text "/home/parallels/Documents/MIPS/ULA.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510310938744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overflow ULA:ALU\|overflow:overf " "Elaborating entity \"overflow\" for hierarchy \"ULA:ALU\|overflow:overf\"" {  } { { "ULA.vhd" "overf" { Text "/home/parallels/Documents/MIPS/ULA.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510310938748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andoverf ULA:ALU\|overflow:overf\|andoverf:and3_1 " "Elaborating entity \"andoverf\" for hierarchy \"ULA:ALU\|overflow:overf\|andoverf:and3_1\"" {  } { { "overflow.vhd" "and3_1" { Text "/home/parallels/Documents/MIPS/overflow.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510310938753 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C andoverf.vhd(16) " "VHDL Process Statement warning at andoverf.vhd(16): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "andoverf.vhd" "" { Text "/home/parallels/Documents/MIPS/andoverf.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510310938755 "|ULA|overflow:overf|andoverf:and3_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_4 ULA:ALU\|mux32_4:opmux " "Elaborating entity \"mux32_4\" for hierarchy \"ULA:ALU\|mux32_4:opmux\"" {  } { { "ULA.vhd" "opmux" { Text "/home/parallels/Documents/MIPS/ULA.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510310938756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor32 ULA:ALU\|nor32:norZero " "Elaborating entity \"nor32\" for hierarchy \"ULA:ALU\|nor32:norZero\"" {  } { { "ULA.vhd" "norZero" { Text "/home/parallels/Documents/MIPS/ULA.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510310938759 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE nor32.vhd(15) " "VHDL warning at nor32.vhd(15): comparison between unequal length operands always returns FALSE" {  } { { "nor32.vhd" "" { Text "/home/parallels/Documents/MIPS/nor32.vhd" 15 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938760 "|ULA|nor32:norZero"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:Mem_dados " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:Mem_dados\"" {  } { { "MIPS.vhd" "Mem_dados" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510310938762 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writeData dataMemory.vhd(37) " "VHDL Process Statement warning at dataMemory.vhd(37): signal \"writeData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510310938767 "|MIPS|dataMemory:Mem_dados"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address dataMemory.vhd(37) " "VHDL Process Statement warning at dataMemory.vhd(37): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510310938767 "|MIPS|dataMemory:Mem_dados"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DM dataMemory.vhd(40) " "VHDL Process Statement warning at dataMemory.vhd(40): signal \"DM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510310938767 "|MIPS|dataMemory:Mem_dados"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address dataMemory.vhd(40) " "VHDL Process Statement warning at dataMemory.vhd(40): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510310938767 "|MIPS|dataMemory:Mem_dados"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readData dataMemory.vhd(34) " "VHDL Process Statement warning at dataMemory.vhd(34): inferring latch(es) for signal or variable \"readData\", which holds its previous value in one or more paths through the process" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510310938767 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[0\] dataMemory.vhd(34) " "Inferred latch for \"readData\[0\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938767 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[1\] dataMemory.vhd(34) " "Inferred latch for \"readData\[1\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938767 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[2\] dataMemory.vhd(34) " "Inferred latch for \"readData\[2\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938767 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[3\] dataMemory.vhd(34) " "Inferred latch for \"readData\[3\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[4\] dataMemory.vhd(34) " "Inferred latch for \"readData\[4\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[5\] dataMemory.vhd(34) " "Inferred latch for \"readData\[5\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[6\] dataMemory.vhd(34) " "Inferred latch for \"readData\[6\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[7\] dataMemory.vhd(34) " "Inferred latch for \"readData\[7\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[8\] dataMemory.vhd(34) " "Inferred latch for \"readData\[8\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[9\] dataMemory.vhd(34) " "Inferred latch for \"readData\[9\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[10\] dataMemory.vhd(34) " "Inferred latch for \"readData\[10\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[11\] dataMemory.vhd(34) " "Inferred latch for \"readData\[11\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[12\] dataMemory.vhd(34) " "Inferred latch for \"readData\[12\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[13\] dataMemory.vhd(34) " "Inferred latch for \"readData\[13\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[14\] dataMemory.vhd(34) " "Inferred latch for \"readData\[14\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[15\] dataMemory.vhd(34) " "Inferred latch for \"readData\[15\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[16\] dataMemory.vhd(34) " "Inferred latch for \"readData\[16\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[17\] dataMemory.vhd(34) " "Inferred latch for \"readData\[17\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[18\] dataMemory.vhd(34) " "Inferred latch for \"readData\[18\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[19\] dataMemory.vhd(34) " "Inferred latch for \"readData\[19\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[20\] dataMemory.vhd(34) " "Inferred latch for \"readData\[20\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[21\] dataMemory.vhd(34) " "Inferred latch for \"readData\[21\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[22\] dataMemory.vhd(34) " "Inferred latch for \"readData\[22\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[23\] dataMemory.vhd(34) " "Inferred latch for \"readData\[23\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[24\] dataMemory.vhd(34) " "Inferred latch for \"readData\[24\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[25\] dataMemory.vhd(34) " "Inferred latch for \"readData\[25\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[26\] dataMemory.vhd(34) " "Inferred latch for \"readData\[26\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[27\] dataMemory.vhd(34) " "Inferred latch for \"readData\[27\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[28\] dataMemory.vhd(34) " "Inferred latch for \"readData\[28\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[29\] dataMemory.vhd(34) " "Inferred latch for \"readData\[29\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[30\] dataMemory.vhd(34) " "Inferred latch for \"readData\[30\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[31\] dataMemory.vhd(34) " "Inferred latch for \"readData\[31\]\" at dataMemory.vhd(34)" {  } { { "dataMemory.vhd" "" { Text "/home/parallels/Documents/MIPS/dataMemory.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310938768 "|MIPS|dataMemory:Mem_dados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 add32:add4toPC " "Elaborating entity \"add32\" for hierarchy \"add32:add4toPC\"" {  } { { "MIPS.vhd" "add4toPC" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510310938769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter2_26to32 shifter2_26to32:shifter26to32 " "Elaborating entity \"shifter2_26to32\" for hierarchy \"shifter2_26to32:shifter26to32\"" {  } { { "MIPS.vhd" "shifter26to32" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510310938771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter2_32to32 shifter2_32to32:shifter32to32 " "Elaborating entity \"shifter2_32to32\" for hierarchy \"shifter2_32to32:shifter32to32\"" {  } { { "MIPS.vhd" "shifter32to32" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510310938774 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "instructionMemory:Mem_Inst\|IM " "RAM logic \"instructionMemory:Mem_Inst\|IM\" is uninferred due to inappropriate RAM size" {  } { { "instructionMemory.vhd" "IM" { Text "/home/parallels/Documents/MIPS/instructionMemory.vhd" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1510310939152 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1510310939152 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OpCode\[0\] GND " "Pin \"OpCode\[0\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510310939389 "|MIPS|OpCode[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OpCode\[1\] GND " "Pin \"OpCode\[1\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510310939389 "|MIPS|OpCode[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OpCode\[2\] GND " "Pin \"OpCode\[2\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510310939389 "|MIPS|OpCode[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OpCode\[3\] GND " "Pin \"OpCode\[3\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510310939389 "|MIPS|OpCode[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OpCode\[4\] GND " "Pin \"OpCode\[4\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510310939389 "|MIPS|OpCode[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OpCode\[5\] GND " "Pin \"OpCode\[5\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510310939389 "|MIPS|OpCode[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1510310939389 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510310939559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510310939559 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux_PC " "No output dependent on input pin \"mux_PC\"" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510310939761 "|MIPS|mux_PC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mux_RtRd " "No output dependent on input pin \"Mux_RtRd\"" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510310939761 "|MIPS|Mux_RtRd"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "habEscritaReg " "No output dependent on input pin \"habEscritaReg\"" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510310939761 "|MIPS|habEscritaReg"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux_RtIm " "No output dependent on input pin \"mux_RtIm\"" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510310939761 "|MIPS|mux_RtIm"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ULAOPer\[0\] " "No output dependent on input pin \"ULAOPer\[0\]\"" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510310939761 "|MIPS|ULAOPer[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ULAOPer\[1\] " "No output dependent on input pin \"ULAOPer\[1\]\"" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510310939761 "|MIPS|ULAOPer[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux_ULAMem " "No output dependent on input pin \"mux_ULAMem\"" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510310939761 "|MIPS|mux_ULAMem"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BEQ " "No output dependent on input pin \"BEQ\"" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510310939761 "|MIPS|BEQ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "habLeituraMEM " "No output dependent on input pin \"habLeituraMEM\"" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510310939761 "|MIPS|habLeituraMEM"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "habEscritaMEM " "No output dependent on input pin \"habEscritaMEM\"" {  } { { "MIPS.vhd" "" { Text "/home/parallels/Documents/MIPS/MIPS.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510310939761 "|MIPS|habEscritaMEM"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1510310939761 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510310939764 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510310939764 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510310939764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "963 " "Peak virtual memory: 963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510310939773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 08:48:59 2017 " "Processing ended: Fri Nov 10 08:48:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510310939773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510310939773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510310939773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510310939773 ""}
