#ifndef __GENERATED_CSR_H
#define __GENERATED_CSR_H

/* ddrphy */
#define CSR_DDRPHY_BASE 0x60007000
#define CSR_DDRPHY_DLY_SEL_ADDR 0x60007000
#define CSR_DDRPHY_DLY_SEL_SIZE 1
#define CSR_DDRPHY_RDLY_DQ_RST_ADDR 0x60007004
#define CSR_DDRPHY_RDLY_DQ_RST_SIZE 1
#define CSR_DDRPHY_RDLY_DQ_INC_ADDR 0x60007008
#define CSR_DDRPHY_RDLY_DQ_INC_SIZE 1
#define CSR_DDRPHY_RDLY_DQ_BITSLIP_ADDR 0x6000700c
#define CSR_DDRPHY_RDLY_DQ_BITSLIP_SIZE 1

/* dna */
#define CSR_DNA_BASE 0x60005000
#define CSR_DNA_ID_ADDR 0x60005000
#define CSR_DNA_ID_SIZE 2

/* ethmac */
#define CSR_ETHMAC_BASE 0x60008000
#define CSR_ETHMAC_SRAM_WRITER_SLOT_ADDR 0x60008000
#define CSR_ETHMAC_SRAM_WRITER_SLOT_SIZE 1
#define CSR_ETHMAC_SRAM_WRITER_LENGTH_ADDR 0x60008004
#define CSR_ETHMAC_SRAM_WRITER_LENGTH_SIZE 1
#define CSR_ETHMAC_SRAM_WRITER_ERRORS_ADDR 0x60008008
#define CSR_ETHMAC_SRAM_WRITER_ERRORS_SIZE 1
#define CSR_ETHMAC_SRAM_WRITER_EV_STATUS_ADDR 0x6000800c
#define CSR_ETHMAC_SRAM_WRITER_EV_STATUS_SIZE 1
#define CSR_ETHMAC_SRAM_WRITER_EV_PENDING_ADDR 0x60008010
#define CSR_ETHMAC_SRAM_WRITER_EV_PENDING_SIZE 1
#define CSR_ETHMAC_SRAM_WRITER_EV_ENABLE_ADDR 0x60008014
#define CSR_ETHMAC_SRAM_WRITER_EV_ENABLE_SIZE 1
#define CSR_ETHMAC_SRAM_READER_START_ADDR 0x60008018
#define CSR_ETHMAC_SRAM_READER_START_SIZE 1
#define CSR_ETHMAC_SRAM_READER_READY_ADDR 0x6000801c
#define CSR_ETHMAC_SRAM_READER_READY_SIZE 1
#define CSR_ETHMAC_SRAM_READER_LEVEL_ADDR 0x60008020
#define CSR_ETHMAC_SRAM_READER_LEVEL_SIZE 1
#define CSR_ETHMAC_SRAM_READER_SLOT_ADDR 0x60008024
#define CSR_ETHMAC_SRAM_READER_SLOT_SIZE 1
#define CSR_ETHMAC_SRAM_READER_LENGTH_ADDR 0x60008028
#define CSR_ETHMAC_SRAM_READER_LENGTH_SIZE 1
#define CSR_ETHMAC_SRAM_READER_EV_STATUS_ADDR 0x6000802c
#define CSR_ETHMAC_SRAM_READER_EV_STATUS_SIZE 1
#define CSR_ETHMAC_SRAM_READER_EV_PENDING_ADDR 0x60008030
#define CSR_ETHMAC_SRAM_READER_EV_PENDING_SIZE 1
#define CSR_ETHMAC_SRAM_READER_EV_ENABLE_ADDR 0x60008034
#define CSR_ETHMAC_SRAM_READER_EV_ENABLE_SIZE 1
#define CSR_ETHMAC_PREAMBLE_CRC_ADDR 0x60008038
#define CSR_ETHMAC_PREAMBLE_CRC_SIZE 1
#define CSR_ETHMAC_PREAMBLE_ERRORS_ADDR 0x6000803c
#define CSR_ETHMAC_PREAMBLE_ERRORS_SIZE 1
#define CSR_ETHMAC_CRC_ERRORS_ADDR 0x60008040
#define CSR_ETHMAC_CRC_ERRORS_SIZE 1

/* ethphy */
#define CSR_ETHPHY_BASE 0x60007800
#define CSR_ETHPHY_CRG_RESET_ADDR 0x60007800
#define CSR_ETHPHY_CRG_RESET_SIZE 1
#define CSR_ETHPHY_MDIO_W_ADDR 0x60007804
#define CSR_ETHPHY_MDIO_W_SIZE 1
#define CSR_ETHPHY_MDIO_R_ADDR 0x60007808
#define CSR_ETHPHY_MDIO_R_SIZE 1

/* flash */
#define CSR_FLASH_BASE 0x60006000
#define CSR_FLASH_SPI_CTRL_ADDR 0x60006000
#define CSR_FLASH_SPI_CTRL_SIZE 1
#define CSR_FLASH_SPI_STATUS_ADDR 0x60006004
#define CSR_FLASH_SPI_STATUS_SIZE 1
#define CSR_FLASH_SPI_MOSI_ADDR 0x60006008
#define CSR_FLASH_SPI_MOSI_SIZE 2
#define CSR_FLASH_SPI_MISO_ADDR 0x60006010
#define CSR_FLASH_SPI_MISO_SIZE 2

/* icap */
#define CSR_ICAP_BASE 0x60006800
#define CSR_ICAP_ADDR_ADDR 0x60006800
#define CSR_ICAP_ADDR_SIZE 1
#define CSR_ICAP_DATA_ADDR 0x60006804
#define CSR_ICAP_DATA_SIZE 1
#define CSR_ICAP_SEND_ADDR 0x60006808
#define CSR_ICAP_SEND_SIZE 1
#define CSR_ICAP_DONE_ADDR 0x6000680c
#define CSR_ICAP_DONE_SIZE 1

/* pcie_dma0 */
#define CSR_PCIE_DMA0_BASE 0x60009000
#define CSR_PCIE_DMA0_WRITER_ENABLE_ADDR 0x60009000
#define CSR_PCIE_DMA0_WRITER_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_ADDR 0x60009004
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_ADDR 0x6000900c
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_PROG_N_ADDR 0x60009010
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_ADDR 0x60009014
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_LEVEL_ADDR 0x60009018
#define CSR_PCIE_DMA0_WRITER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_FLUSH_ADDR 0x6000901c
#define CSR_PCIE_DMA0_WRITER_TABLE_FLUSH_SIZE 1
#define CSR_PCIE_DMA0_READER_ENABLE_ADDR 0x60009020
#define CSR_PCIE_DMA0_READER_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_ADDR 0x60009024
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA0_READER_TABLE_WE_ADDR 0x6000902c
#define CSR_PCIE_DMA0_READER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_PROG_N_ADDR 0x60009030
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_ADDR 0x60009034
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_LEVEL_ADDR 0x60009038
#define CSR_PCIE_DMA0_READER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_FLUSH_ADDR 0x6000903c
#define CSR_PCIE_DMA0_READER_TABLE_FLUSH_SIZE 1
#define CSR_PCIE_DMA0_LOOPBACK_ENABLE_ADDR 0x60009040
#define CSR_PCIE_DMA0_LOOPBACK_ENABLE_SIZE 1

/* pcie_msi */
#define CSR_PCIE_MSI_BASE 0x6000a000
#define CSR_PCIE_MSI_ENABLE_ADDR 0x6000a000
#define CSR_PCIE_MSI_ENABLE_SIZE 1
#define CSR_PCIE_MSI_CLEAR_ADDR 0x6000a004
#define CSR_PCIE_MSI_CLEAR_SIZE 1
#define CSR_PCIE_MSI_VECTOR_ADDR 0x6000a008
#define CSR_PCIE_MSI_VECTOR_SIZE 1

/* pcie_phy */
#define CSR_PCIE_PHY_BASE 0x60008800
#define CSR_PCIE_PHY_LNK_UP_ADDR 0x60008800
#define CSR_PCIE_PHY_LNK_UP_SIZE 1
#define CSR_PCIE_PHY_MSI_ENABLE_ADDR 0x60008804
#define CSR_PCIE_PHY_MSI_ENABLE_SIZE 1
#define CSR_PCIE_PHY_BUS_MASTER_ENABLE_ADDR 0x60008808
#define CSR_PCIE_PHY_BUS_MASTER_ENABLE_SIZE 1
#define CSR_PCIE_PHY_MAX_REQUEST_SIZE_ADDR 0x6000880c
#define CSR_PCIE_PHY_MAX_REQUEST_SIZE_SIZE 1
#define CSR_PCIE_PHY_MAX_PAYLOAD_SIZE_ADDR 0x60008810
#define CSR_PCIE_PHY_MAX_PAYLOAD_SIZE_SIZE 1

/* sdram */
#define CSR_SDRAM_BASE 0x60004000
#define CSR_SDRAM_DFII_CONTROL_ADDR 0x60004000
#define CSR_SDRAM_DFII_CONTROL_SIZE 1
#define CSR_SDRAM_DFII_PI0_COMMAND_ADDR 0x60004004
#define CSR_SDRAM_DFII_PI0_COMMAND_SIZE 1
#define CSR_SDRAM_DFII_PI0_COMMAND_ISSUE_ADDR 0x60004008
#define CSR_SDRAM_DFII_PI0_COMMAND_ISSUE_SIZE 1
#define CSR_SDRAM_DFII_PI0_ADDRESS_ADDR 0x6000400c
#define CSR_SDRAM_DFII_PI0_ADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI0_BADDRESS_ADDR 0x60004010
#define CSR_SDRAM_DFII_PI0_BADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI0_WRDATA_ADDR 0x60004014
#define CSR_SDRAM_DFII_PI0_WRDATA_SIZE 2
#define CSR_SDRAM_DFII_PI0_RDDATA_ADDR 0x6000401c
#define CSR_SDRAM_DFII_PI0_RDDATA_SIZE 2
#define CSR_SDRAM_DFII_PI1_COMMAND_ADDR 0x60004024
#define CSR_SDRAM_DFII_PI1_COMMAND_SIZE 1
#define CSR_SDRAM_DFII_PI1_COMMAND_ISSUE_ADDR 0x60004028
#define CSR_SDRAM_DFII_PI1_COMMAND_ISSUE_SIZE 1
#define CSR_SDRAM_DFII_PI1_ADDRESS_ADDR 0x6000402c
#define CSR_SDRAM_DFII_PI1_ADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI1_BADDRESS_ADDR 0x60004030
#define CSR_SDRAM_DFII_PI1_BADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI1_WRDATA_ADDR 0x60004034
#define CSR_SDRAM_DFII_PI1_WRDATA_SIZE 2
#define CSR_SDRAM_DFII_PI1_RDDATA_ADDR 0x6000403c
#define CSR_SDRAM_DFII_PI1_RDDATA_SIZE 2
#define CSR_SDRAM_DFII_PI2_COMMAND_ADDR 0x60004044
#define CSR_SDRAM_DFII_PI2_COMMAND_SIZE 1
#define CSR_SDRAM_DFII_PI2_COMMAND_ISSUE_ADDR 0x60004048
#define CSR_SDRAM_DFII_PI2_COMMAND_ISSUE_SIZE 1
#define CSR_SDRAM_DFII_PI2_ADDRESS_ADDR 0x6000404c
#define CSR_SDRAM_DFII_PI2_ADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI2_BADDRESS_ADDR 0x60004050
#define CSR_SDRAM_DFII_PI2_BADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI2_WRDATA_ADDR 0x60004054
#define CSR_SDRAM_DFII_PI2_WRDATA_SIZE 2
#define CSR_SDRAM_DFII_PI2_RDDATA_ADDR 0x6000405c
#define CSR_SDRAM_DFII_PI2_RDDATA_SIZE 2
#define CSR_SDRAM_DFII_PI3_COMMAND_ADDR 0x60004064
#define CSR_SDRAM_DFII_PI3_COMMAND_SIZE 1
#define CSR_SDRAM_DFII_PI3_COMMAND_ISSUE_ADDR 0x60004068
#define CSR_SDRAM_DFII_PI3_COMMAND_ISSUE_SIZE 1
#define CSR_SDRAM_DFII_PI3_ADDRESS_ADDR 0x6000406c
#define CSR_SDRAM_DFII_PI3_ADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI3_BADDRESS_ADDR 0x60004070
#define CSR_SDRAM_DFII_PI3_BADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI3_WRDATA_ADDR 0x60004074
#define CSR_SDRAM_DFII_PI3_WRDATA_SIZE 2
#define CSR_SDRAM_DFII_PI3_RDDATA_ADDR 0x6000407c
#define CSR_SDRAM_DFII_PI3_RDDATA_SIZE 2
#define CSR_SDRAM_CONTROLLER_BANDWIDTH_UPDATE_ADDR 0x60004084
#define CSR_SDRAM_CONTROLLER_BANDWIDTH_UPDATE_SIZE 1
#define CSR_SDRAM_CONTROLLER_BANDWIDTH_NREADS_ADDR 0x60004088
#define CSR_SDRAM_CONTROLLER_BANDWIDTH_NREADS_SIZE 1
#define CSR_SDRAM_CONTROLLER_BANDWIDTH_NWRITES_ADDR 0x6000408c
#define CSR_SDRAM_CONTROLLER_BANDWIDTH_NWRITES_SIZE 1
#define CSR_SDRAM_CONTROLLER_BANDWIDTH_DATA_WIDTH_ADDR 0x60004090
#define CSR_SDRAM_CONTROLLER_BANDWIDTH_DATA_WIDTH_SIZE 1

/* timer0 */
#define CSR_TIMER0_BASE 0x60002000
#define CSR_TIMER0_LOAD_ADDR 0x60002000
#define CSR_TIMER0_LOAD_SIZE 1
#define CSR_TIMER0_RELOAD_ADDR 0x60002004
#define CSR_TIMER0_RELOAD_SIZE 1
#define CSR_TIMER0_EN_ADDR 0x60002008
#define CSR_TIMER0_EN_SIZE 1
#define CSR_TIMER0_UPDATE_VALUE_ADDR 0x6000200c
#define CSR_TIMER0_UPDATE_VALUE_SIZE 1
#define CSR_TIMER0_VALUE_ADDR 0x60002010
#define CSR_TIMER0_VALUE_SIZE 1
#define CSR_TIMER0_EV_STATUS_ADDR 0x60002014
#define CSR_TIMER0_EV_STATUS_SIZE 1
#define CSR_TIMER0_EV_PENDING_ADDR 0x60002018
#define CSR_TIMER0_EV_PENDING_SIZE 1
#define CSR_TIMER0_EV_ENABLE_ADDR 0x6000201c
#define CSR_TIMER0_EV_ENABLE_SIZE 1

/* uart */
#define CSR_UART_BASE 0x60001000
#define CSR_UART_RXTX_ADDR 0x60001000
#define CSR_UART_RXTX_SIZE 1
#define CSR_UART_TXFULL_ADDR 0x60001004
#define CSR_UART_TXFULL_SIZE 1
#define CSR_UART_RXEMPTY_ADDR 0x60001008
#define CSR_UART_RXEMPTY_SIZE 1
#define CSR_UART_EV_STATUS_ADDR 0x6000100c
#define CSR_UART_EV_STATUS_SIZE 1
#define CSR_UART_EV_PENDING_ADDR 0x60001010
#define CSR_UART_EV_PENDING_SIZE 1
#define CSR_UART_EV_ENABLE_ADDR 0x60001014
#define CSR_UART_EV_ENABLE_SIZE 1

/* uart_phy */
#define CSR_UART_PHY_BASE 0x60000800
#define CSR_UART_PHY_TUNING_WORD_ADDR 0x60000800
#define CSR_UART_PHY_TUNING_WORD_SIZE 1

/* xadc */
#define CSR_XADC_BASE 0x60005800
#define CSR_XADC_TEMPERATURE_ADDR 0x60005800
#define CSR_XADC_TEMPERATURE_SIZE 1
#define CSR_XADC_VCCINT_ADDR 0x60005804
#define CSR_XADC_VCCINT_SIZE 1
#define CSR_XADC_VCCAUX_ADDR 0x60005808
#define CSR_XADC_VCCAUX_SIZE 1
#define CSR_XADC_VCCBRAM_ADDR 0x6000580c
#define CSR_XADC_VCCBRAM_SIZE 1
#define CSR_IDENTIFIER_MEM_BASE 0x60001800

/* constants */
#define TIMER0_INTERRUPT 1
#define UART_INTERRUPT 2
#define ETHMAC_INTERRUPT 3
#define CSR_DATA_WIDTH 32
#define SYSTEM_CLOCK_FREQUENCY 100000000
#define READ_LEVELING_BITSLIP 3
#define READ_LEVELING_DELAY 14
#define L2_SIZE 64
#define PCIE_DMA0_READER_INTERRUPT 0
#define PCIE_DMA0_WRITER_INTERRUPT 1
#define ETHMAC_RX_SLOTS 2
#define ETHMAC_TX_SLOTS 2
#define ETHMAC_SLOT_SIZE 2048
#define CONFIG_CLOCK_FREQUENCY 100000000
#define CONFIG_CPU_RESET_ADDR 0
#define CONFIG_CPU_TYPE "LM32"
#define CONFIG_CSR_DATA_WIDTH 32

#endif
