<profile>

<section name = "Vitis HLS Report for 'Array2xfMat_8_0_128_128_1_2_s'" level="0">
<item name = "Date">Sat May  4 12:09:35 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">customconv_ked.prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.30 ns, 4.133 ns, 0.89 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">25, 32791, 0.103 us, 0.136 ms, 25, 32791, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Axi2Mat_fu_84">Axi2Mat, 23, 32789, 95.048 ns, 0.136 ms, 18, 32784, dataflow</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 3, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 2072, 2059, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 71, -</column>
<column name="Register">-, -, 7, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, 1, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Axi2Mat_fu_84">Axi2Mat, 0, 4, 2072, 2059, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 1, 1, 1</column>
<column name="ap_sync_grp_Axi2Mat_fu_84_ap_done">or, 0, 0, 1, 1, 1</column>
<column name="ap_sync_grp_Axi2Mat_fu_84_ap_ready">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">17, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="imgInput_cols_c_blk_n">9, 2, 1, 2</column>
<column name="imgInput_data_write">9, 2, 1, 2</column>
<column name="imgInput_rows_c_blk_n">9, 2, 1, 2</column>
<column name="m_axi_gmem0_ARVALID">9, 2, 1, 2</column>
<column name="m_axi_gmem0_RREADY">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_Axi2Mat_fu_84_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready">1, 0, 1, 0</column>
<column name="grp_Axi2Mat_fu_84_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Array2xfMat&lt;8, 0, 128, 128, 1, 2&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Array2xfMat&lt;8, 0, 128, 128, 1, 2&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Array2xfMat&lt;8, 0, 128, 128, 1, 2&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Array2xfMat&lt;8, 0, 128, 128, 1, 2&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Array2xfMat&lt;8, 0, 128, 128, 1, 2&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Array2xfMat&lt;8, 0, 128, 128, 1, 2&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Array2xfMat&lt;8, 0, 128, 128, 1, 2&gt;, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RFIFONUM">in, 11, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="srcPtr">in, 64, ap_none, srcPtr, scalar</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
<column name="p_read1">in, 32, ap_none, p_read1, scalar</column>
<column name="imgInput_data_din">out, 8, ap_fifo, imgInput_data, pointer</column>
<column name="imgInput_data_num_data_valid">in, 3, ap_fifo, imgInput_data, pointer</column>
<column name="imgInput_data_fifo_cap">in, 3, ap_fifo, imgInput_data, pointer</column>
<column name="imgInput_data_full_n">in, 1, ap_fifo, imgInput_data, pointer</column>
<column name="imgInput_data_write">out, 1, ap_fifo, imgInput_data, pointer</column>
<column name="imgInput_rows_c_din">out, 32, ap_fifo, imgInput_rows_c, pointer</column>
<column name="imgInput_rows_c_num_data_valid">in, 3, ap_fifo, imgInput_rows_c, pointer</column>
<column name="imgInput_rows_c_fifo_cap">in, 3, ap_fifo, imgInput_rows_c, pointer</column>
<column name="imgInput_rows_c_full_n">in, 1, ap_fifo, imgInput_rows_c, pointer</column>
<column name="imgInput_rows_c_write">out, 1, ap_fifo, imgInput_rows_c, pointer</column>
<column name="imgInput_cols_c_din">out, 32, ap_fifo, imgInput_cols_c, pointer</column>
<column name="imgInput_cols_c_num_data_valid">in, 3, ap_fifo, imgInput_cols_c, pointer</column>
<column name="imgInput_cols_c_fifo_cap">in, 3, ap_fifo, imgInput_cols_c, pointer</column>
<column name="imgInput_cols_c_full_n">in, 1, ap_fifo, imgInput_cols_c, pointer</column>
<column name="imgInput_cols_c_write">out, 1, ap_fifo, imgInput_cols_c, pointer</column>
</table>
</item>
</section>
</profile>
