#! 
:ivl_version "13.0 (devel)" "(s20221226-513-gef7f0a8f3-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\breeb\OneDrive\DOCUME~1\oss-cad-suite\lib\ivl\system.vpi";
:vpi_module "C:\Users\breeb\OneDrive\DOCUME~1\oss-cad-suite\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\breeb\OneDrive\DOCUME~1\oss-cad-suite\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\breeb\OneDrive\DOCUME~1\oss-cad-suite\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\breeb\OneDrive\DOCUME~1\oss-cad-suite\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\breeb\OneDrive\DOCUME~1\oss-cad-suite\lib\ivl\v2009.vpi";
S_000001b43cffb6c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b43cffbb60 .scope module, "tb_alu" "tb_alu" 3 3;
 .timescale -9 -12;
v000001b43cee7d00_0 .var "expected_result", 31 0;
v000001b43cee7da0_0 .var "operand1", 31 0;
v000001b43cee8200_0 .var "operand2", 31 0;
v000001b43cee7a80_0 .var "operation", 3 0;
v000001b43cee7ee0_0 .net "result", 31 0, v000001b43cee8160_0;  1 drivers
S_000001b43cffbcf0 .scope task, "check_result" "check_result" 3 100, 3 100 0, S_000001b43cffbb60;
 .timescale -9 -12;
v000001b43cffc2d0_0 .var "expected_value", 31 0;
v000001b43cffb850_0 .var/str "operation_name";
TD_tb_alu.check_result ;
    %load/vec4 v000001b43cee7ee0_0;
    %load/vec4 v000001b43cffc2d0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 103 "$error", "%s Test Failed: %h expected, got %h", v000001b43cffb850_0, v000001b43cffc2d0_0, v000001b43cee7ee0_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 105 "$display", "%s Test Passed: %h expected, got %h", v000001b43cffb850_0, v000001b43cffc2d0_0, v000001b43cee7ee0_0 {0 0 0};
T_0.1 ;
    %end;
S_000001b43cff7280 .scope module, "dut" "alu" 3 10, 4 2 0, S_000001b43cffbb60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "operation";
    .port_info 3 /OUTPUT 32 "result";
v000001b43ce8af20_0 .net "operand1", 31 0, v000001b43cee7da0_0;  1 drivers
v000001b43cee78a0_0 .net "operand2", 31 0, v000001b43cee8200_0;  1 drivers
v000001b43cee8340_0 .net "operation", 3 0, v000001b43cee7a80_0;  1 drivers
v000001b43cee8160_0 .var "result", 31 0;
E_000001b43ce7cd30 .event anyedge, v000001b43cee8340_0, v000001b43ce8af20_0, v000001b43cee78a0_0, v000001b43cee78a0_0;
    .scope S_000001b43cff7280;
T_1 ;
Ewait_0 .event/or E_000001b43ce7cd30, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001b43cee8340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b43cee8160_0, 0, 32;
    %jmp T_1.11;
T_1.0 ;
    %load/vec4 v000001b43ce8af20_0;
    %load/vec4 v000001b43cee78a0_0;
    %add;
    %store/vec4 v000001b43cee8160_0, 0, 32;
    %jmp T_1.11;
T_1.1 ;
    %load/vec4 v000001b43ce8af20_0;
    %load/vec4 v000001b43cee78a0_0;
    %sub;
    %store/vec4 v000001b43cee8160_0, 0, 32;
    %jmp T_1.11;
T_1.2 ;
    %load/vec4 v000001b43ce8af20_0;
    %load/vec4 v000001b43cee78a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001b43cee8160_0, 0, 32;
    %jmp T_1.11;
T_1.3 ;
    %load/vec4 v000001b43ce8af20_0;
    %load/vec4 v000001b43cee78a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_1.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %store/vec4 v000001b43cee8160_0, 0, 32;
    %jmp T_1.11;
T_1.4 ;
    %load/vec4 v000001b43ce8af20_0;
    %load/vec4 v000001b43cee78a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %store/vec4 v000001b43cee8160_0, 0, 32;
    %jmp T_1.11;
T_1.5 ;
    %load/vec4 v000001b43ce8af20_0;
    %load/vec4 v000001b43cee78a0_0;
    %xor;
    %store/vec4 v000001b43cee8160_0, 0, 32;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v000001b43ce8af20_0;
    %load/vec4 v000001b43cee78a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001b43cee8160_0, 0, 32;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v000001b43ce8af20_0;
    %load/vec4 v000001b43cee78a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001b43cee8160_0, 0, 32;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v000001b43ce8af20_0;
    %load/vec4 v000001b43cee78a0_0;
    %or;
    %store/vec4 v000001b43cee8160_0, 0, 32;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v000001b43ce8af20_0;
    %load/vec4 v000001b43cee78a0_0;
    %and;
    %store/vec4 v000001b43cee8160_0, 0, 32;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001b43cffbb60;
T_2 ;
    %vpi_call/w 3 21 "$dumpfile", "pc.vcd" {0 0 0};
    %vpi_call/w 3 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b43cff7280 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b43cee7da0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b43cee8200_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b43cee7a80_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b43cee7d00_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001b43cee7da0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000001b43cee8200_0, 0, 32;
    %pushi/vec4 48, 0, 32;
    %store/vec4 v000001b43cee7d00_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b43cee7a80_0, 0, 4;
    %delay 10000, 0;
    %pushi/str "Addition";
    %store/str v000001b43cffb850_0;
    %load/vec4 v000001b43cee7d00_0;
    %store/vec4 v000001b43cffc2d0_0, 0, 32;
    %fork TD_tb_alu.check_result, S_000001b43cffbcf0;
    %join;
    %pushi/vec4 48, 0, 32;
    %store/vec4 v000001b43cee7da0_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001b43cee8200_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000001b43cee7d00_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001b43cee7a80_0, 0, 4;
    %delay 10000, 0;
    %pushi/str "Subtraction";
    %store/str v000001b43cffb850_0;
    %load/vec4 v000001b43cee7d00_0;
    %store/vec4 v000001b43cffc2d0_0, 0, 32;
    %fork TD_tb_alu.check_result, S_000001b43cffbcf0;
    %join;
    %pushi/vec4 65280, 0, 32;
    %store/vec4 v000001b43cee7da0_0, 0, 32;
    %pushi/vec4 3855, 0, 32;
    %store/vec4 v000001b43cee8200_0, 0, 32;
    %pushi/vec4 3840, 0, 32;
    %store/vec4 v000001b43cee7d00_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001b43cee7a80_0, 0, 4;
    %delay 10000, 0;
    %pushi/str "AND";
    %store/str v000001b43cffb850_0;
    %load/vec4 v000001b43cee7d00_0;
    %store/vec4 v000001b43cffc2d0_0, 0, 32;
    %fork TD_tb_alu.check_result, S_000001b43cffbcf0;
    %join;
    %pushi/vec4 65280, 0, 32;
    %store/vec4 v000001b43cee7da0_0, 0, 32;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v000001b43cee8200_0, 0, 32;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v000001b43cee7d00_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001b43cee7a80_0, 0, 4;
    %delay 10000, 0;
    %pushi/str "OR";
    %store/str v000001b43cffb850_0;
    %load/vec4 v000001b43cee7d00_0;
    %store/vec4 v000001b43cffc2d0_0, 0, 32;
    %fork TD_tb_alu.check_result, S_000001b43cffbcf0;
    %join;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v000001b43cee7da0_0, 0, 32;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v000001b43cee8200_0, 0, 32;
    %pushi/vec4 65280, 0, 32;
    %store/vec4 v000001b43cee7d00_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001b43cee7a80_0, 0, 4;
    %delay 10000, 0;
    %pushi/str "XOR";
    %store/str v000001b43cffb850_0;
    %load/vec4 v000001b43cee7d00_0;
    %store/vec4 v000001b43cffc2d0_0, 0, 32;
    %fork TD_tb_alu.check_result, S_000001b43cffbcf0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b43cee7da0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001b43cee8200_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001b43cee7d00_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b43cee7a80_0, 0, 4;
    %delay 10000, 0;
    %pushi/str "Shift Left Logical";
    %store/str v000001b43cffb850_0;
    %load/vec4 v000001b43cee7d00_0;
    %store/vec4 v000001b43cffc2d0_0, 0, 32;
    %fork TD_tb_alu.check_result, S_000001b43cffbcf0;
    %join;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001b43cee7da0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b43cee8200_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001b43cee7d00_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001b43cee7a80_0, 0, 4;
    %delay 10000, 0;
    %pushi/str "Shift Right Logical";
    %store/str v000001b43cffb850_0;
    %load/vec4 v000001b43cee7d00_0;
    %store/vec4 v000001b43cffc2d0_0, 0, 32;
    %fork TD_tb_alu.check_result, S_000001b43cffbcf0;
    %join;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v000001b43cee7da0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001b43cee8200_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %store/vec4 v000001b43cee7d00_0, 0, 32;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001b43cee7a80_0, 0, 4;
    %delay 10000, 0;
    %pushi/str "Shift Right Arithmetic";
    %store/str v000001b43cffb850_0;
    %load/vec4 v000001b43cee7d00_0;
    %store/vec4 v000001b43cffc2d0_0, 0, 32;
    %fork TD_tb_alu.check_result, S_000001b43cffbcf0;
    %join;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "alu_test.sv";
    "alu.sv";
