
---------- Begin Simulation Statistics ----------
final_tick                                28614736250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    295                       # Simulator instruction rate (inst/s)
host_mem_usage                               10426812                       # Number of bytes of host memory used
host_op_rate                                      303                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 48592.98                       # Real time elapsed on the host
host_tick_rate                                 438835                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14342233                       # Number of instructions simulated
sim_ops                                      14719649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021324                       # Number of seconds simulated
sim_ticks                                 21324303750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.125484                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  431738                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               449140                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                772                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7453                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            456472                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6904                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8029                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1125                       # Number of indirect misses.
system.cpu.branchPred.lookups                  517502                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   22601                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          949                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3162467                       # Number of instructions committed
system.cpu.committedOps                       3226058                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.074275                       # CPI: cycles per instruction
system.cpu.discardedOps                         17600                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1805500                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            153929                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           796965                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3201926                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325280                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      637                       # number of quiesce instructions executed
system.cpu.numCycles                          9722294                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       637                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2236656     69.33%     69.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2706      0.08%     69.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                 161402      5.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::MemWrite                825294     25.58%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3226058                       # Class of committed instruction
system.cpu.quiesceCycles                     24396592                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6520368                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1569                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        731365                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              265141                       # Transaction distribution
system.membus.trans_dist::ReadResp             271894                       # Transaction distribution
system.membus.trans_dist::WriteReq             100369                       # Transaction distribution
system.membus.trans_dist::WriteResp            100369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          622                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6277                       # Transaction distribution
system.membus.trans_dist::ReadExReq               333                       # Transaction distribution
system.membus.trans_dist::ReadExResp              334                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           6069                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           685                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       358685                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        358685                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        18018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        18018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           55                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       720372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       734077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       717370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       717370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1469465                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       388352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       388352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       103680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14650                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       125114                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23468966                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1090106                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001455                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038115                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1088520     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                    1586      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1090106                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1729289885                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13997500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            17492093                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2717500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13314355                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1556417935                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           31515250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       222720                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       222720                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       568754                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       568754                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10994                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1437696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1582948                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7722                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23003136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25165606                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2679445625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2213444254                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1237682000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3073301                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2304976                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3073301                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8451577                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3073301                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2304976                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5378276                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3073301                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5378276                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5378276                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13829854                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2304976                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5378276                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        7683252                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2304976                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       792523                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3097499                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2304976                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      7683252                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       792523                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      10780751                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       264477                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       264477                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        94208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        94208                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       706560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       717370                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22609920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       418171                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       418171    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       418171                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    888861125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1416580000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1507973267                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12293203                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     18439805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1538706275                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30733008                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     30779903                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     61512911                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1538706275                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     43073106                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     18439805                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1600219187                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5701632                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38010880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35258368                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       178176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8126464                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       540672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5029888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     27659707                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1487477592                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    267377171                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1782514470                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    842084422                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    811351414                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1653435836                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     27659707                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2329562014                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1078728585                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3435950306                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       388416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       389888                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       388416                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       388416                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         6069                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         6092                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18214710                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        69029                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18283739                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18214710                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18214710                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18214710                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        69029                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18283739                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16908288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16989932                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5701632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6069248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       264192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              265473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          624                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        89088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94832                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        46895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    792911609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       792523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2989265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             796740292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1872793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12293203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    267377171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3073301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            284616467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1872793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12340098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1060288780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3073301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       792523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2989265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1081356759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    353029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006467816750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          249                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          249                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              481661                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             100659                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      265472                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94832                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94832                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    252                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5929                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8545787135                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1326100000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15507812135                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32221.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58471.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       130                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   247251                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   88006                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265471                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94832                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  233531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    261                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.144470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   839.147788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.967046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          743      3.00%      3.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          841      3.39%      6.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          422      1.70%      8.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          300      1.21%      9.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          329      1.33%     10.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          355      1.43%     12.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          488      1.97%     14.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          349      1.41%     15.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20974     84.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24801                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1065.208835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1745.542809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           165     66.27%     66.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17      6.83%     73.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     73.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            9      3.61%     77.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.40%     77.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      1.20%     78.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           28     11.24%     89.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      1.61%     91.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      2.81%     94.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            9      3.61%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            5      2.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           249                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     380.879518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    104.198470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    471.913462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            132     53.01%     53.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      6.02%     59.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      2.41%     61.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.80%     62.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.40%     62.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.20%     63.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.80%     64.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.80%     65.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.40%     65.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.80%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           83     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           249                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16974080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6069696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16989868                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6069248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       796.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       284.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    796.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    284.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21324082500                       # Total gap between requests
system.mem_ctrls.avgGap                      59183.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16892224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41472                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5700544                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 46894.848794301201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 792158290.279465794563                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 792522.944623690331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2983262.700898265000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1944823.169197259238                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12293203.242333292961                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 267326148.925260931253                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3073300.810583323240                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       264192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          995                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          624                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        89088                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1013985                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15442273795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     23737710                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40786645                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  61502122625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   8377993625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 337215239750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4926734125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     50699.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58450.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     89576.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40991.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  98561093.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2045408.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3785192.62                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4811263.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15341004830                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1153740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4833249420                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1274                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           637                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23937420.133438                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    144229532.460069                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          637    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       915000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             637                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13366599625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15248136625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1486151                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1486151                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1486151                       # number of overall hits
system.cpu.icache.overall_hits::total         1486151                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6069                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6069                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6069                       # number of overall misses
system.cpu.icache.overall_misses::total          6069                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    265435625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    265435625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    265435625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    265435625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1492220                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1492220                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1492220                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1492220                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43736.303345                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43736.303345                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43736.303345                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43736.303345                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         6069                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6069                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6069                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6069                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    256152250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    256152250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    256152250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    256152250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42206.665019                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42206.665019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42206.665019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42206.665019                       # average overall mshr miss latency
system.cpu.icache.replacements                   5881                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1486151                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1486151                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6069                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6069                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    265435625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    265435625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1492220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1492220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43736.303345                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43736.303345                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6069                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6069                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    256152250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    256152250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42206.665019                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42206.665019                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           442.331535                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2389575                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5881                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            406.321204                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   442.331535                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.863929                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.863929                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          418                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2990508                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2990508                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       264193                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           264193                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       264193                       # number of overall hits
system.cpu.dcache.overall_hits::total          264193                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1334                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1334                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1334                       # number of overall misses
system.cpu.dcache.overall_misses::total          1334                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98379000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98379000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98379000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98379000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       265527                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       265527                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       265527                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       265527                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005024                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005024                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005024                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005024                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73747.376312                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73747.376312                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73747.376312                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73747.376312                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          622                       # number of writebacks
system.cpu.dcache.writebacks::total               622                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          316                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          316                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          316                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          316                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1018                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1018                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6825                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6825                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74509750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74509750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74509750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74509750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14476125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14476125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003834                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003834                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003834                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003834                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73192.288802                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73192.288802                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73192.288802                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73192.288802                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2121.043956                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2121.043956                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1018                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       163557                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          163557                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          740                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           740                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     57193750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     57193750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       164297                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       164297                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004504                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004504                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77288.851351                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77288.851351                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          685                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          685                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          664                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          664                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     52105125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     52105125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14476125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14476125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004169                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004169                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76065.875912                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76065.875912                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21801.393072                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21801.393072                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       100636                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         100636                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          594                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          594                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41185250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41185250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       101230                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       101230                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005868                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005868                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69335.437710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69335.437710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          261                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          261                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          333                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          333                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6161                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6161                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22404625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22404625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67281.156156                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67281.156156                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       358685                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       358685                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3723849875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3723849875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10381.950388                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10381.950388                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       102913                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       102913                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       255772                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       255772                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3625995635                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3625995635                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14176.671547                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14176.671547                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.464000                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               23855                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1020                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.387255                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.464000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3932607                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3932607                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28614736250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28614928750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    295                       # Simulator instruction rate (inst/s)
host_mem_usage                               10426812                       # Number of bytes of host memory used
host_op_rate                                      303                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 48593.08                       # Real time elapsed on the host
host_tick_rate                                 438838                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14342242                       # Number of instructions simulated
sim_ops                                      14719664                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021324                       # Number of seconds simulated
sim_ticks                                 21324496250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.125073                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  431740                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               449144                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                773                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7455                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            456472                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6904                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8029                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1125                       # Number of indirect misses.
system.cpu.branchPred.lookups                  517509                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   22604                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          949                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3162476                       # Number of instructions committed
system.cpu.committedOps                       3226073                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.074364                       # CPI: cycles per instruction
system.cpu.discardedOps                         17607                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1805519                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            153929                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           796968                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3202174                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325271                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      637                       # number of quiesce instructions executed
system.cpu.numCycles                          9722602                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       637                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2236664     69.33%     69.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2706      0.08%     69.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                 161408      5.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::MemWrite                825294     25.58%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3226073                       # Class of committed instruction
system.cpu.quiesceCycles                     24396592                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6520428                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1569                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6921                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        731370                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              265141                       # Transaction distribution
system.membus.trans_dist::ReadResp             271897                       # Transaction distribution
system.membus.trans_dist::WriteReq             100369                       # Transaction distribution
system.membus.trans_dist::WriteResp            100369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          624                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6278                       # Transaction distribution
system.membus.trans_dist::ReadExReq               333                       # Transaction distribution
system.membus.trans_dist::ReadExResp              334                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           6069                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           687                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       358685                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        358685                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        18020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        18020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           55                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       720378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       734083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       717370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       717370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1469473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       388416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       388416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       103936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14650                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       125370                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23469286                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1090108                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001455                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038115                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1088522     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                    1586      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1090108                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1729303510                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13997500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            17493843                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2717500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13325855                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1556417935                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           31520250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       222720                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       222720                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       568754                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       568754                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10994                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1437696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1582948                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7722                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23003136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25165606                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2679445625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2213444254                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1237682000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3073273                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2304955                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3073273                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8451501                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3073273                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2304955                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5378228                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3073273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5378228                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5378228                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13829729                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2304955                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5378228                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        7683183                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2304955                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       792516                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3097471                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2304955                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      7683183                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       792516                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      10780653                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       264477                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       264477                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        94208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        94208                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       706560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       717370                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22609920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       418171                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       418171    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       418171                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    888861125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1416580000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1507959655                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12293092                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     18439638                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1538692385                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30732731                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     30779625                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     61512356                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1538692385                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     43072717                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     18439638                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1600204741                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5701632                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38010880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35258368                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       178176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8126464                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       540672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5029888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     27659458                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1487464165                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    267374757                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1782498379                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    842076820                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    811344090                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1653420910                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     27659458                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2329540985                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1078718847                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3435919289                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       388416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       389888                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       388416                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       388416                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         6069                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         6092                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18214545                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        69029                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18283574                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18214545                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18214545                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18214545                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        69029                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18283574                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16908288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16990060                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5701632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6069376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       264192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              265475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          626                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        89088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94834                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        46894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    792904451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       792516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2995241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             796739102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1878778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12293092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    267374757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3073273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            284619900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1878778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12339987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1060279208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3073273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       792516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2995241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1081359003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    353029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006467816750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          249                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          249                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              481667                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             100659                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      265474                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94834                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265474                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94834                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    252                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5929                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8545787135                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1326110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15507864635                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32221.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58471.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       130                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   247253                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   88006                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265473                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94834                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  233531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    261                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.144470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   839.147788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.967046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          743      3.00%      3.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          841      3.39%      6.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          422      1.70%      8.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          300      1.21%      9.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          329      1.33%     10.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          355      1.43%     12.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          488      1.97%     14.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          349      1.41%     15.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20974     84.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24801                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1065.208835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1745.542809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           165     66.27%     66.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17      6.83%     73.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     73.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            9      3.61%     77.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.40%     77.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      1.20%     78.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           28     11.24%     89.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      1.61%     91.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      2.81%     94.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            9      3.61%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            5      2.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           249                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     380.879518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    104.198470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    471.913462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            132     53.01%     53.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      6.02%     59.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      2.41%     61.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.80%     62.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.40%     62.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.20%     63.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.80%     64.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.80%     65.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.40%     65.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.80%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           83     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           249                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16974208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6069696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16989996                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6069376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       796.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       284.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    796.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    284.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21324526250                       # Total gap between requests
system.mem_ctrls.avgGap                      59184.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16892224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41472                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5700544                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 46894.425466205321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 792151139.326444745064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 792515.790378869977                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2989238.256917791907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1944805.612934467150                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12293092.269412929192                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 267323735.724823951721                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3073273.067353232298                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       264192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          997                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          626                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        89088                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1013985                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15442273795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     23737710                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40839145                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  61502122625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   8377993625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 337215239750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4926734125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     50699.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58450.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     89576.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40962.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  98246202.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2045408.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3785192.62                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4811263.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15341004830                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1153740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4833441920                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1274                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           637                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23937420.133438                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    144229532.460069                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          637    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       915000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             637                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13366792125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15248136625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1486166                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1486166                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1486166                       # number of overall hits
system.cpu.icache.overall_hits::total         1486166                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6069                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6069                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6069                       # number of overall misses
system.cpu.icache.overall_misses::total          6069                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    265478125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    265478125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    265478125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    265478125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1492235                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1492235                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1492235                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1492235                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43743.306146                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43743.306146                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43743.306146                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43743.306146                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         6069                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6069                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6069                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6069                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    256193500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    256193500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    256193500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    256193500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42213.461855                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42213.461855                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42213.461855                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42213.461855                       # average overall mshr miss latency
system.cpu.icache.replacements                   5882                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1486166                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1486166                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6069                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6069                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    265478125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    265478125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1492235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1492235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43743.306146                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43743.306146                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6069                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6069                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    256193500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    256193500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42213.461855                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42213.461855                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           442.331541                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4682687                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6325                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            740.345771                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   442.331541                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.863929                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.863929                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2990539                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2990539                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       264197                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           264197                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       264197                       # number of overall hits
system.cpu.dcache.overall_hits::total          264197                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1336                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1336                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1336                       # number of overall misses
system.cpu.dcache.overall_misses::total          1336                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98499625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98499625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98499625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98499625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       265533                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       265533                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       265533                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       265533                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005031                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005031                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005031                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005031                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73727.264222                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73727.264222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73727.264222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73727.264222                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          624                       # number of writebacks
system.cpu.dcache.writebacks::total               624                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          316                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          316                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          316                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          316                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1020                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1020                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6825                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6825                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74627125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74627125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74627125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74627125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14476125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14476125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003841                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003841                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003841                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003841                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73163.848039                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73163.848039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73163.848039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73163.848039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2121.043956                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2121.043956                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1020                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       163561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          163561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          742                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           742                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     57314375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     57314375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       164303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       164303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004516                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004516                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77243.092992                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77243.092992                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          687                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          687                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          664                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          664                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     52222500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     52222500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14476125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14476125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004181                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004181                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76015.283843                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76015.283843                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21801.393072                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21801.393072                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       100636                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         100636                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          594                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          594                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41185250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41185250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       101230                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       101230                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005868                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005868                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69335.437710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69335.437710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          261                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          261                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          333                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          333                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6161                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6161                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22404625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22404625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67281.156156                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67281.156156                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       358685                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       358685                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3723849875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3723849875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10381.950388                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10381.950388                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       102913                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       102913                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       255772                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       255772                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3625995635                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3625995635                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14176.671547                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14176.671547                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.463996                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              268454                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1533                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            175.116765                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.463996                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3932633                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3932633                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28614928750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
