

================================================================
== Vitis HLS Report for 'correlator'
================================================================
* Date:           Tue Dec  7 23:34:36 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.912 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       53|       53| 0.530 us | 0.530 us |   53|   53|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BANK    |       51|       51|        20|          1|          1|    33|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 22 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 2 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i36 %input_r, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%temp_input_V_29_load = load i36 %temp_input_V_29"   --->   Operation 24 'load' 'temp_input_V_29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%temp_input_V_28_load = load i36 %temp_input_V_28"   --->   Operation 25 'load' 'temp_input_V_28_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_28_load, i36 %temp_input_V_29, i36 %temp_input_V_29_load"   --->   Operation 26 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%temp_input_V_27_load = load i36 %temp_input_V_27"   --->   Operation 27 'load' 'temp_input_V_27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_27_load, i36 %temp_input_V_28, i36 %temp_input_V_28_load"   --->   Operation 28 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%temp_input_V_26_load = load i36 %temp_input_V_26"   --->   Operation 29 'load' 'temp_input_V_26_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_26_load, i36 %temp_input_V_27, i36 %temp_input_V_27_load"   --->   Operation 30 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%temp_input_V_25_load = load i36 %temp_input_V_25"   --->   Operation 31 'load' 'temp_input_V_25_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_25_load, i36 %temp_input_V_26, i36 %temp_input_V_26_load"   --->   Operation 32 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%temp_input_V_24_load = load i36 %temp_input_V_24"   --->   Operation 33 'load' 'temp_input_V_24_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_24_load, i36 %temp_input_V_25, i36 %temp_input_V_25_load"   --->   Operation 34 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%temp_input_V_23_load = load i36 %temp_input_V_23"   --->   Operation 35 'load' 'temp_input_V_23_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_23_load, i36 %temp_input_V_24, i36 %temp_input_V_24_load"   --->   Operation 36 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%temp_input_V_22_load = load i36 %temp_input_V_22"   --->   Operation 37 'load' 'temp_input_V_22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_22_load, i36 %temp_input_V_23, i36 %temp_input_V_23_load"   --->   Operation 38 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%temp_input_V_21_load = load i36 %temp_input_V_21"   --->   Operation 39 'load' 'temp_input_V_21_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_21_load, i36 %temp_input_V_22, i36 %temp_input_V_22_load"   --->   Operation 40 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%temp_input_V_20_load = load i36 %temp_input_V_20"   --->   Operation 41 'load' 'temp_input_V_20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_20_load, i36 %temp_input_V_21, i36 %temp_input_V_21_load"   --->   Operation 42 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%temp_input_V_19_load = load i36 %temp_input_V_19"   --->   Operation 43 'load' 'temp_input_V_19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_19_load, i36 %temp_input_V_20, i36 %temp_input_V_20_load"   --->   Operation 44 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%temp_input_V_18_load = load i36 %temp_input_V_18"   --->   Operation 45 'load' 'temp_input_V_18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_18_load, i36 %temp_input_V_19, i36 %temp_input_V_19_load"   --->   Operation 46 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%temp_input_V_17_load = load i36 %temp_input_V_17"   --->   Operation 47 'load' 'temp_input_V_17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_17_load, i36 %temp_input_V_18, i36 %temp_input_V_18_load"   --->   Operation 48 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%temp_input_V_16_load = load i36 %temp_input_V_16"   --->   Operation 49 'load' 'temp_input_V_16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_16_load, i36 %temp_input_V_17, i36 %temp_input_V_17_load"   --->   Operation 50 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%temp_input_V_15_load = load i36 %temp_input_V_15"   --->   Operation 51 'load' 'temp_input_V_15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_15_load, i36 %temp_input_V_16, i36 %temp_input_V_16_load"   --->   Operation 52 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%temp_input_V_14_load = load i36 %temp_input_V_14"   --->   Operation 53 'load' 'temp_input_V_14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_14_load, i36 %temp_input_V_15, i36 %temp_input_V_15_load"   --->   Operation 54 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%temp_input_V_13_load = load i36 %temp_input_V_13"   --->   Operation 55 'load' 'temp_input_V_13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_13_load, i36 %temp_input_V_14, i36 %temp_input_V_14_load"   --->   Operation 56 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%temp_input_V_12_load = load i36 %temp_input_V_12"   --->   Operation 57 'load' 'temp_input_V_12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_12_load, i36 %temp_input_V_13, i36 %temp_input_V_13_load"   --->   Operation 58 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%temp_input_V_11_load = load i36 %temp_input_V_11"   --->   Operation 59 'load' 'temp_input_V_11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_11_load, i36 %temp_input_V_12, i36 %temp_input_V_12_load"   --->   Operation 60 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%temp_input_V_10_load = load i36 %temp_input_V_10"   --->   Operation 61 'load' 'temp_input_V_10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_10_load, i36 %temp_input_V_11, i36 %temp_input_V_11_load"   --->   Operation 62 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%temp_input_V_9_load = load i36 %temp_input_V_9"   --->   Operation 63 'load' 'temp_input_V_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_9_load, i36 %temp_input_V_10, i36 %temp_input_V_10_load"   --->   Operation 64 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%temp_input_V_8_load = load i36 %temp_input_V_8"   --->   Operation 65 'load' 'temp_input_V_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_8_load, i36 %temp_input_V_9, i36 %temp_input_V_9_load"   --->   Operation 66 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%temp_input_V_7_load = load i36 %temp_input_V_7"   --->   Operation 67 'load' 'temp_input_V_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_7_load, i36 %temp_input_V_8, i36 %temp_input_V_8_load"   --->   Operation 68 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%temp_input_V_6_load = load i36 %temp_input_V_6"   --->   Operation 69 'load' 'temp_input_V_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_6_load, i36 %temp_input_V_7, i36 %temp_input_V_7_load"   --->   Operation 70 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%temp_input_V_5_load = load i36 %temp_input_V_5"   --->   Operation 71 'load' 'temp_input_V_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_5_load, i36 %temp_input_V_6, i36 %temp_input_V_6_load"   --->   Operation 72 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%temp_input_V_4_load = load i36 %temp_input_V_4"   --->   Operation 73 'load' 'temp_input_V_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_4_load, i36 %temp_input_V_5, i36 %temp_input_V_5_load"   --->   Operation 74 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%temp_input_V_3_load = load i36 %temp_input_V_3"   --->   Operation 75 'load' 'temp_input_V_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_3_load, i36 %temp_input_V_4, i36 %temp_input_V_4_load"   --->   Operation 76 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%temp_input_V_2_load = load i36 %temp_input_V_2"   --->   Operation 77 'load' 'temp_input_V_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_2_load, i36 %temp_input_V_3, i36 %temp_input_V_3_load"   --->   Operation 78 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%temp_input_V_1_load = load i36 %temp_input_V_1"   --->   Operation 79 'load' 'temp_input_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_1_load, i36 %temp_input_V_2, i36 %temp_input_V_2_load"   --->   Operation 80 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%temp_input_V_0_load = load i36 %temp_input_V_0"   --->   Operation 81 'load' 'temp_input_V_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %temp_input_V_0_load, i36 %temp_input_V_1, i36 %temp_input_V_1_load"   --->   Operation 82 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (3.63ns)   --->   "%input_read = read i36 @_ssdm_op_Read.ap_fifo.i36P, i36 %input_r"   --->   Operation 83 'read' 'input_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 36> <Depth = 2> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln205 = store i36 %input_read, i36 %temp_input_V_0, i36 %temp_input_V_0_load"   --->   Operation 84 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i36 %temp_input_V_29_load"   --->   Operation 85 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i36 %temp_input_V_28_load"   --->   Operation 86 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i36 %temp_input_V_27_load"   --->   Operation 87 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i36 %temp_input_V_26_load"   --->   Operation 88 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i36 %temp_input_V_25_load"   --->   Operation 89 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i36 %temp_input_V_24_load"   --->   Operation 90 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i36 %temp_input_V_23_load"   --->   Operation 91 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i36 %temp_input_V_22_load"   --->   Operation 92 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i36 %temp_input_V_21_load"   --->   Operation 93 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i36 %temp_input_V_20_load"   --->   Operation 94 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i36 %temp_input_V_19_load"   --->   Operation 95 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i36 %temp_input_V_18_load"   --->   Operation 96 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i36 %temp_input_V_17_load"   --->   Operation 97 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1116_13 = sext i36 %temp_input_V_16_load"   --->   Operation 98 'sext' 'sext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1116_14 = sext i36 %temp_input_V_15_load"   --->   Operation 99 'sext' 'sext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1116_15 = sext i36 %temp_input_V_14_load"   --->   Operation 100 'sext' 'sext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1116_16 = sext i36 %temp_input_V_13_load"   --->   Operation 101 'sext' 'sext_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1116_17 = sext i36 %temp_input_V_12_load"   --->   Operation 102 'sext' 'sext_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1116_18 = sext i36 %temp_input_V_11_load"   --->   Operation 103 'sext' 'sext_ln1116_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1116_19 = sext i36 %temp_input_V_10_load"   --->   Operation 104 'sext' 'sext_ln1116_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1116_20 = sext i36 %temp_input_V_9_load"   --->   Operation 105 'sext' 'sext_ln1116_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1116_21 = sext i36 %temp_input_V_8_load"   --->   Operation 106 'sext' 'sext_ln1116_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1116_22 = sext i36 %temp_input_V_7_load"   --->   Operation 107 'sext' 'sext_ln1116_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1116_23 = sext i36 %temp_input_V_6_load"   --->   Operation 108 'sext' 'sext_ln1116_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1116_24 = sext i36 %temp_input_V_5_load"   --->   Operation 109 'sext' 'sext_ln1116_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1116_25 = sext i36 %temp_input_V_4_load"   --->   Operation 110 'sext' 'sext_ln1116_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1116_26 = sext i36 %temp_input_V_3_load"   --->   Operation 111 'sext' 'sext_ln1116_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1116_27 = sext i36 %temp_input_V_2_load"   --->   Operation 112 'sext' 'sext_ln1116_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1116_28 = sext i36 %temp_input_V_1_load"   --->   Operation 113 'sext' 'sext_ln1116_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1116_29 = sext i36 %temp_input_V_0_load"   --->   Operation 114 'sext' 'sext_ln1116_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1116_30 = sext i36 %input_read"   --->   Operation 115 'sext' 'sext_ln1116_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.76ns)   --->   "%br_ln99 = br void" [e2e_system.cpp:99]   --->   Operation 116 'br' 'br_ln99' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%i = phi i6, void %entry, i6 %add_ln99, void %bb._crit_edge.i" [e2e_system.cpp:99]   --->   Operation 117 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 118 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (1.42ns)   --->   "%icmp_ln99 = icmp_eq  i6 %i, i6" [e2e_system.cpp:99]   --->   Operation 119 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 120 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (1.82ns)   --->   "%add_ln99 = add i6 %i, i6" [e2e_system.cpp:99]   --->   Operation 121 'add' 'add_ln99' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %.split.i, void %.exit" [e2e_system.cpp:99]   --->   Operation 122 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%i_cast_i = zext i6 %i" [e2e_system.cpp:99]   --->   Operation 123 'zext' 'i_cast_i' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%codebook_V_0_addr = getelementptr i2 %codebook_V_0, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 124 'getelementptr' 'codebook_V_0_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 125 [2/2] (2.32ns)   --->   "%codebook_V_0_load = load i6 %codebook_V_0_addr"   --->   Operation 125 'load' 'codebook_V_0_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%codebook_V_1_addr = getelementptr i2 %codebook_V_1, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 126 'getelementptr' 'codebook_V_1_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 127 [2/2] (2.32ns)   --->   "%codebook_V_1_load = load i6 %codebook_V_1_addr"   --->   Operation 127 'load' 'codebook_V_1_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%codebook_V_2_addr = getelementptr i2 %codebook_V_2, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 128 'getelementptr' 'codebook_V_2_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 129 [2/2] (2.32ns)   --->   "%codebook_V_2_load = load i6 %codebook_V_2_addr"   --->   Operation 129 'load' 'codebook_V_2_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%codebook_V_3_addr = getelementptr i2 %codebook_V_3, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 130 'getelementptr' 'codebook_V_3_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 131 [2/2] (2.32ns)   --->   "%codebook_V_3_load = load i6 %codebook_V_3_addr"   --->   Operation 131 'load' 'codebook_V_3_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%codebook_V_4_addr = getelementptr i2 %codebook_V_4, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 132 'getelementptr' 'codebook_V_4_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (2.32ns)   --->   "%codebook_V_4_load = load i6 %codebook_V_4_addr"   --->   Operation 133 'load' 'codebook_V_4_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%codebook_V_5_addr = getelementptr i2 %codebook_V_5, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 134 'getelementptr' 'codebook_V_5_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 135 [2/2] (2.32ns)   --->   "%codebook_V_5_load = load i6 %codebook_V_5_addr"   --->   Operation 135 'load' 'codebook_V_5_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%codebook_V_6_addr = getelementptr i2 %codebook_V_6, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 136 'getelementptr' 'codebook_V_6_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 137 [2/2] (2.32ns)   --->   "%codebook_V_6_load = load i6 %codebook_V_6_addr"   --->   Operation 137 'load' 'codebook_V_6_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%codebook_V_7_addr = getelementptr i2 %codebook_V_7, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 138 'getelementptr' 'codebook_V_7_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 139 [2/2] (2.32ns)   --->   "%codebook_V_7_load = load i6 %codebook_V_7_addr"   --->   Operation 139 'load' 'codebook_V_7_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%codebook_V_8_addr = getelementptr i2 %codebook_V_8, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 140 'getelementptr' 'codebook_V_8_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 141 [2/2] (2.32ns)   --->   "%codebook_V_8_load = load i6 %codebook_V_8_addr"   --->   Operation 141 'load' 'codebook_V_8_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%codebook_V_9_addr = getelementptr i2 %codebook_V_9, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 142 'getelementptr' 'codebook_V_9_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 143 [2/2] (2.32ns)   --->   "%codebook_V_9_load = load i6 %codebook_V_9_addr"   --->   Operation 143 'load' 'codebook_V_9_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%codebook_V_10_addr = getelementptr i2 %codebook_V_10, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 144 'getelementptr' 'codebook_V_10_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 145 [2/2] (2.32ns)   --->   "%codebook_V_10_load = load i6 %codebook_V_10_addr"   --->   Operation 145 'load' 'codebook_V_10_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%codebook_V_11_addr = getelementptr i2 %codebook_V_11, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 146 'getelementptr' 'codebook_V_11_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 147 [2/2] (2.32ns)   --->   "%codebook_V_11_load = load i6 %codebook_V_11_addr"   --->   Operation 147 'load' 'codebook_V_11_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%codebook_V_12_addr = getelementptr i2 %codebook_V_12, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 148 'getelementptr' 'codebook_V_12_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 149 [2/2] (2.32ns)   --->   "%codebook_V_12_load = load i6 %codebook_V_12_addr"   --->   Operation 149 'load' 'codebook_V_12_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%codebook_V_13_addr = getelementptr i2 %codebook_V_13, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 150 'getelementptr' 'codebook_V_13_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 151 [2/2] (2.32ns)   --->   "%codebook_V_13_load = load i6 %codebook_V_13_addr"   --->   Operation 151 'load' 'codebook_V_13_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%codebook_V_14_addr = getelementptr i2 %codebook_V_14, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 152 'getelementptr' 'codebook_V_14_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 153 [2/2] (2.32ns)   --->   "%codebook_V_14_load = load i6 %codebook_V_14_addr"   --->   Operation 153 'load' 'codebook_V_14_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%codebook_V_15_addr = getelementptr i2 %codebook_V_15, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 154 'getelementptr' 'codebook_V_15_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 155 [2/2] (2.32ns)   --->   "%codebook_V_15_load = load i6 %codebook_V_15_addr"   --->   Operation 155 'load' 'codebook_V_15_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%codebook_V_16_addr = getelementptr i2 %codebook_V_16, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 156 'getelementptr' 'codebook_V_16_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 157 [2/2] (2.32ns)   --->   "%codebook_V_16_load = load i6 %codebook_V_16_addr"   --->   Operation 157 'load' 'codebook_V_16_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%codebook_V_17_addr = getelementptr i2 %codebook_V_17, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 158 'getelementptr' 'codebook_V_17_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 159 [2/2] (2.32ns)   --->   "%codebook_V_17_load = load i6 %codebook_V_17_addr"   --->   Operation 159 'load' 'codebook_V_17_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%codebook_V_18_addr = getelementptr i2 %codebook_V_18, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 160 'getelementptr' 'codebook_V_18_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 161 [2/2] (2.32ns)   --->   "%codebook_V_18_load = load i6 %codebook_V_18_addr"   --->   Operation 161 'load' 'codebook_V_18_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%codebook_V_19_addr = getelementptr i2 %codebook_V_19, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 162 'getelementptr' 'codebook_V_19_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 163 [2/2] (2.32ns)   --->   "%codebook_V_19_load = load i6 %codebook_V_19_addr"   --->   Operation 163 'load' 'codebook_V_19_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%codebook_V_20_addr = getelementptr i2 %codebook_V_20, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 164 'getelementptr' 'codebook_V_20_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 165 [2/2] (2.32ns)   --->   "%codebook_V_20_load = load i6 %codebook_V_20_addr"   --->   Operation 165 'load' 'codebook_V_20_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%codebook_V_21_addr = getelementptr i2 %codebook_V_21, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 166 'getelementptr' 'codebook_V_21_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 167 [2/2] (2.32ns)   --->   "%codebook_V_21_load = load i6 %codebook_V_21_addr"   --->   Operation 167 'load' 'codebook_V_21_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%codebook_V_22_addr = getelementptr i2 %codebook_V_22, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 168 'getelementptr' 'codebook_V_22_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 169 [2/2] (2.32ns)   --->   "%codebook_V_22_load = load i6 %codebook_V_22_addr"   --->   Operation 169 'load' 'codebook_V_22_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%codebook_V_23_addr = getelementptr i2 %codebook_V_23, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 170 'getelementptr' 'codebook_V_23_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 171 [2/2] (2.32ns)   --->   "%codebook_V_23_load = load i6 %codebook_V_23_addr"   --->   Operation 171 'load' 'codebook_V_23_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%codebook_V_24_addr = getelementptr i2 %codebook_V_24, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 172 'getelementptr' 'codebook_V_24_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 173 [2/2] (2.32ns)   --->   "%codebook_V_24_load = load i6 %codebook_V_24_addr"   --->   Operation 173 'load' 'codebook_V_24_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%codebook_V_25_addr = getelementptr i2 %codebook_V_25, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 174 'getelementptr' 'codebook_V_25_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 175 [2/2] (2.32ns)   --->   "%codebook_V_25_load = load i6 %codebook_V_25_addr"   --->   Operation 175 'load' 'codebook_V_25_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%codebook_V_26_addr = getelementptr i2 %codebook_V_26, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 176 'getelementptr' 'codebook_V_26_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 177 [2/2] (2.32ns)   --->   "%codebook_V_26_load = load i6 %codebook_V_26_addr"   --->   Operation 177 'load' 'codebook_V_26_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%codebook_V_27_addr = getelementptr i2 %codebook_V_27, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 178 'getelementptr' 'codebook_V_27_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 179 [2/2] (2.32ns)   --->   "%codebook_V_27_load = load i6 %codebook_V_27_addr"   --->   Operation 179 'load' 'codebook_V_27_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%codebook_V_28_addr = getelementptr i2 %codebook_V_28, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 180 'getelementptr' 'codebook_V_28_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 181 [2/2] (2.32ns)   --->   "%codebook_V_28_load = load i6 %codebook_V_28_addr"   --->   Operation 181 'load' 'codebook_V_28_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%codebook_V_29_addr = getelementptr i2 %codebook_V_29, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 182 'getelementptr' 'codebook_V_29_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 183 [2/2] (2.32ns)   --->   "%codebook_V_29_load = load i6 %codebook_V_29_addr"   --->   Operation 183 'load' 'codebook_V_29_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%codebook_V_30_addr = getelementptr i2 %codebook_V_30, i64, i64 %i_cast_i" [e2e_system.cpp:107]   --->   Operation 184 'getelementptr' 'codebook_V_30_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 185 [2/2] (2.32ns)   --->   "%codebook_V_30_load = load i6 %codebook_V_30_addr"   --->   Operation 185 'load' 'codebook_V_30_load' <Predicate = (!icmp_ln99)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i36 %output_r, i64, i64 %i_cast_i" [e2e_system.cpp:110]   --->   Operation 186 'getelementptr' 'output_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 187 'br' 'br_ln0' <Predicate = (!icmp_ln99)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 188 [1/2] (2.32ns)   --->   "%codebook_V_0_load = load i6 %codebook_V_0_addr"   --->   Operation 188 'load' 'codebook_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 189 [1/2] (2.32ns)   --->   "%codebook_V_1_load = load i6 %codebook_V_1_addr"   --->   Operation 189 'load' 'codebook_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 190 [1/2] (2.32ns)   --->   "%codebook_V_2_load = load i6 %codebook_V_2_addr"   --->   Operation 190 'load' 'codebook_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 191 [1/2] (2.32ns)   --->   "%codebook_V_3_load = load i6 %codebook_V_3_addr"   --->   Operation 191 'load' 'codebook_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 192 [1/2] (2.32ns)   --->   "%codebook_V_4_load = load i6 %codebook_V_4_addr"   --->   Operation 192 'load' 'codebook_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 193 [1/2] (2.32ns)   --->   "%codebook_V_5_load = load i6 %codebook_V_5_addr"   --->   Operation 193 'load' 'codebook_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 194 [1/2] (2.32ns)   --->   "%codebook_V_6_load = load i6 %codebook_V_6_addr"   --->   Operation 194 'load' 'codebook_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 195 [1/2] (2.32ns)   --->   "%codebook_V_7_load = load i6 %codebook_V_7_addr"   --->   Operation 195 'load' 'codebook_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 196 [1/2] (2.32ns)   --->   "%codebook_V_8_load = load i6 %codebook_V_8_addr"   --->   Operation 196 'load' 'codebook_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 197 [1/2] (2.32ns)   --->   "%codebook_V_9_load = load i6 %codebook_V_9_addr"   --->   Operation 197 'load' 'codebook_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 198 [1/2] (2.32ns)   --->   "%codebook_V_10_load = load i6 %codebook_V_10_addr"   --->   Operation 198 'load' 'codebook_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 199 [1/2] (2.32ns)   --->   "%codebook_V_11_load = load i6 %codebook_V_11_addr"   --->   Operation 199 'load' 'codebook_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 200 [1/2] (2.32ns)   --->   "%codebook_V_12_load = load i6 %codebook_V_12_addr"   --->   Operation 200 'load' 'codebook_V_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 201 [1/2] (2.32ns)   --->   "%codebook_V_13_load = load i6 %codebook_V_13_addr"   --->   Operation 201 'load' 'codebook_V_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 202 [1/2] (2.32ns)   --->   "%codebook_V_14_load = load i6 %codebook_V_14_addr"   --->   Operation 202 'load' 'codebook_V_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 203 [1/2] (2.32ns)   --->   "%codebook_V_15_load = load i6 %codebook_V_15_addr"   --->   Operation 203 'load' 'codebook_V_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 204 [1/2] (2.32ns)   --->   "%codebook_V_16_load = load i6 %codebook_V_16_addr"   --->   Operation 204 'load' 'codebook_V_16_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 205 [1/2] (2.32ns)   --->   "%codebook_V_17_load = load i6 %codebook_V_17_addr"   --->   Operation 205 'load' 'codebook_V_17_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 206 [1/2] (2.32ns)   --->   "%codebook_V_18_load = load i6 %codebook_V_18_addr"   --->   Operation 206 'load' 'codebook_V_18_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 207 [1/2] (2.32ns)   --->   "%codebook_V_19_load = load i6 %codebook_V_19_addr"   --->   Operation 207 'load' 'codebook_V_19_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 208 [1/2] (2.32ns)   --->   "%codebook_V_20_load = load i6 %codebook_V_20_addr"   --->   Operation 208 'load' 'codebook_V_20_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 209 [1/2] (2.32ns)   --->   "%codebook_V_21_load = load i6 %codebook_V_21_addr"   --->   Operation 209 'load' 'codebook_V_21_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 210 [1/2] (2.32ns)   --->   "%codebook_V_22_load = load i6 %codebook_V_22_addr"   --->   Operation 210 'load' 'codebook_V_22_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 211 [1/2] (2.32ns)   --->   "%codebook_V_23_load = load i6 %codebook_V_23_addr"   --->   Operation 211 'load' 'codebook_V_23_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 212 [1/2] (2.32ns)   --->   "%codebook_V_24_load = load i6 %codebook_V_24_addr"   --->   Operation 212 'load' 'codebook_V_24_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 213 [1/2] (2.32ns)   --->   "%codebook_V_25_load = load i6 %codebook_V_25_addr"   --->   Operation 213 'load' 'codebook_V_25_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 214 [1/2] (2.32ns)   --->   "%codebook_V_26_load = load i6 %codebook_V_26_addr"   --->   Operation 214 'load' 'codebook_V_26_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 215 [1/2] (2.32ns)   --->   "%codebook_V_27_load = load i6 %codebook_V_27_addr"   --->   Operation 215 'load' 'codebook_V_27_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 216 [1/2] (2.32ns)   --->   "%codebook_V_28_load = load i6 %codebook_V_28_addr"   --->   Operation 216 'load' 'codebook_V_28_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 217 [1/2] (2.32ns)   --->   "%codebook_V_29_load = load i6 %codebook_V_29_addr"   --->   Operation 217 'load' 'codebook_V_29_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_3 : Operation 218 [1/2] (2.32ns)   --->   "%codebook_V_30_load = load i6 %codebook_V_30_addr"   --->   Operation 218 'load' 'codebook_V_30_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i2 %codebook_V_0_load"   --->   Operation 219 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [2/2] (6.91ns)   --->   "%mul_ln1118 = mul i38 %sext_ln1116, i38 %sext_ln1118"   --->   Operation 220 'mul' 'mul_ln1118' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i2 %codebook_V_1_load"   --->   Operation 221 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [2/2] (6.91ns)   --->   "%mul_ln1118_12 = mul i38 %sext_ln1116_1, i38 %sext_ln1118_12"   --->   Operation 222 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i2 %codebook_V_2_load"   --->   Operation 223 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [2/2] (6.91ns)   --->   "%mul_ln1118_13 = mul i38 %sext_ln1116_2, i38 %sext_ln1118_13"   --->   Operation 224 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 225 [1/2] (6.91ns)   --->   "%mul_ln1118 = mul i38 %sext_ln1116, i38 %sext_ln1118"   --->   Operation 225 'mul' 'mul_ln1118' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%tmp = partselect i33 @_ssdm_op_PartSelect.i33.i38.i32.i32, i38 %mul_ln1118, i32, i32"   --->   Operation 226 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [1/2] (6.91ns)   --->   "%mul_ln1118_12 = mul i38 %sext_ln1116_1, i38 %sext_ln1118_12"   --->   Operation 227 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/2] (6.91ns)   --->   "%mul_ln1118_13 = mul i38 %sext_ln1116_2, i38 %sext_ln1118_13"   --->   Operation 228 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i2 %codebook_V_3_load"   --->   Operation 229 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [2/2] (6.91ns)   --->   "%mul_ln1118_14 = mul i38 %sext_ln1116_3, i38 %sext_ln1118_14"   --->   Operation 230 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i2 %codebook_V_4_load"   --->   Operation 231 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [2/2] (6.91ns)   --->   "%mul_ln1118_15 = mul i38 %sext_ln1116_4, i38 %sext_ln1118_15"   --->   Operation 232 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %tmp, i5"   --->   Operation 233 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i38 %and_ln"   --->   Operation 234 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i38 %mul_ln1118_12"   --->   Operation 235 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (2.79ns)   --->   "%add_ln1192 = add i39 %sext_ln703, i39 %sext_ln1192"   --->   Operation 236 'add' 'add_ln1192' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i34 @_ssdm_op_PartSelect.i34.i39.i32.i32, i39 %add_ln1192, i32, i32"   --->   Operation 237 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i34.i5, i34 %trunc_ln, i5"   --->   Operation 238 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i39 %tmp_s"   --->   Operation 239 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln1192_30 = sext i38 %mul_ln1118_13"   --->   Operation 240 'sext' 'sext_ln1192_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (2.83ns)   --->   "%add_ln1192_11 = add i40 %sext_ln1192_1, i40 %sext_ln1192_30"   --->   Operation 241 'add' 'add_ln1192_11' <Predicate = true> <Delay = 2.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i35 @_ssdm_op_PartSelect.i35.i40.i32.i32, i40 %add_ln1192_11, i32, i32"   --->   Operation 242 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [1/2] (6.91ns)   --->   "%mul_ln1118_14 = mul i38 %sext_ln1116_3, i38 %sext_ln1118_14"   --->   Operation 243 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/2] (6.91ns)   --->   "%mul_ln1118_15 = mul i38 %sext_ln1116_4, i38 %sext_ln1118_15"   --->   Operation 244 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i2 %codebook_V_5_load"   --->   Operation 245 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [2/2] (6.91ns)   --->   "%mul_ln1118_16 = mul i38 %sext_ln1116_5, i38 %sext_ln1118_16"   --->   Operation 246 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i2 %codebook_V_6_load"   --->   Operation 247 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [2/2] (6.91ns)   --->   "%mul_ln1118_17 = mul i38 %sext_ln1116_6, i38 %sext_ln1118_17"   --->   Operation 248 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i35.i5, i35 %tmp_40, i5"   --->   Operation 249 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i40 %tmp_41"   --->   Operation 250 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i38 %mul_ln1118_14"   --->   Operation 251 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (2.87ns)   --->   "%add_ln1192_12 = add i41 %sext_ln728, i41 %sext_ln1192_2"   --->   Operation 252 'add' 'add_ln1192_12' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_12, i32, i32"   --->   Operation 253 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%and_ln728_1 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_1, i5"   --->   Operation 254 'bitconcatenate' 'and_ln728_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i38 %mul_ln1118_15"   --->   Operation 255 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (2.90ns)   --->   "%add_ln1192_13 = add i41 %and_ln728_1, i41 %sext_ln1192_3"   --->   Operation 256 'add' 'add_ln1192_13' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_13, i32, i32"   --->   Operation 257 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/2] (6.91ns)   --->   "%mul_ln1118_16 = mul i38 %sext_ln1116_5, i38 %sext_ln1118_16"   --->   Operation 258 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/2] (6.91ns)   --->   "%mul_ln1118_17 = mul i38 %sext_ln1116_6, i38 %sext_ln1118_17"   --->   Operation 259 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i2 %codebook_V_7_load"   --->   Operation 260 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 261 [2/2] (6.91ns)   --->   "%mul_ln1118_18 = mul i38 %sext_ln1116_7, i38 %sext_ln1118_18"   --->   Operation 261 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i2 %codebook_V_8_load"   --->   Operation 262 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [2/2] (6.91ns)   --->   "%mul_ln1118_19 = mul i38 %sext_ln1116_8, i38 %sext_ln1118_19"   --->   Operation 263 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%and_ln728_2 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_2, i5"   --->   Operation 264 'bitconcatenate' 'and_ln728_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i38 %mul_ln1118_16"   --->   Operation 265 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 266 [1/1] (2.90ns)   --->   "%add_ln1192_14 = add i41 %and_ln728_2, i41 %sext_ln1192_4"   --->   Operation 266 'add' 'add_ln1192_14' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_14, i32, i32"   --->   Operation 267 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%and_ln728_3 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_3, i5"   --->   Operation 268 'bitconcatenate' 'and_ln728_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i38 %mul_ln1118_17"   --->   Operation 269 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (2.90ns)   --->   "%add_ln1192_15 = add i41 %and_ln728_3, i41 %sext_ln1192_5"   --->   Operation 270 'add' 'add_ln1192_15' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_15, i32, i32"   --->   Operation 271 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/2] (6.91ns)   --->   "%mul_ln1118_18 = mul i38 %sext_ln1116_7, i38 %sext_ln1118_18"   --->   Operation 272 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 273 [1/2] (6.91ns)   --->   "%mul_ln1118_19 = mul i38 %sext_ln1116_8, i38 %sext_ln1118_19"   --->   Operation 273 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i2 %codebook_V_9_load"   --->   Operation 274 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [2/2] (6.91ns)   --->   "%mul_ln1118_20 = mul i38 %sext_ln1116_9, i38 %sext_ln1118_20"   --->   Operation 275 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i2 %codebook_V_10_load"   --->   Operation 276 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 277 [2/2] (6.91ns)   --->   "%mul_ln1118_21 = mul i38 %sext_ln1116_10, i38 %sext_ln1118_21"   --->   Operation 277 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%and_ln728_4 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_4, i5"   --->   Operation 278 'bitconcatenate' 'and_ln728_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i38 %mul_ln1118_18"   --->   Operation 279 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (2.90ns)   --->   "%add_ln1192_16 = add i41 %and_ln728_4, i41 %sext_ln1192_6"   --->   Operation 280 'add' 'add_ln1192_16' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_16, i32, i32"   --->   Operation 281 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%and_ln728_5 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_5, i5"   --->   Operation 282 'bitconcatenate' 'and_ln728_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i38 %mul_ln1118_19"   --->   Operation 283 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 284 [1/1] (2.90ns)   --->   "%add_ln1192_17 = add i41 %and_ln728_5, i41 %sext_ln1192_7"   --->   Operation 284 'add' 'add_ln1192_17' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_17, i32, i32"   --->   Operation 285 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 286 [1/2] (6.91ns)   --->   "%mul_ln1118_20 = mul i38 %sext_ln1116_9, i38 %sext_ln1118_20"   --->   Operation 286 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 287 [1/2] (6.91ns)   --->   "%mul_ln1118_21 = mul i38 %sext_ln1116_10, i38 %sext_ln1118_21"   --->   Operation 287 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i2 %codebook_V_11_load"   --->   Operation 288 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 289 [2/2] (6.91ns)   --->   "%mul_ln1118_22 = mul i38 %sext_ln1116_11, i38 %sext_ln1118_22"   --->   Operation 289 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i2 %codebook_V_12_load"   --->   Operation 290 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 291 [2/2] (6.91ns)   --->   "%mul_ln1118_23 = mul i38 %sext_ln1116_12, i38 %sext_ln1118_23"   --->   Operation 291 'mul' 'mul_ln1118_23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "%and_ln728_6 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_6, i5"   --->   Operation 292 'bitconcatenate' 'and_ln728_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i38 %mul_ln1118_20"   --->   Operation 293 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 294 [1/1] (2.90ns)   --->   "%add_ln1192_18 = add i41 %and_ln728_6, i41 %sext_ln1192_8"   --->   Operation 294 'add' 'add_ln1192_18' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_18, i32, i32"   --->   Operation 295 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "%and_ln728_7 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_7, i5"   --->   Operation 296 'bitconcatenate' 'and_ln728_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i38 %mul_ln1118_21"   --->   Operation 297 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 298 [1/1] (2.90ns)   --->   "%add_ln1192_19 = add i41 %and_ln728_7, i41 %sext_ln1192_9"   --->   Operation 298 'add' 'add_ln1192_19' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_19, i32, i32"   --->   Operation 299 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 300 [1/2] (6.91ns)   --->   "%mul_ln1118_22 = mul i38 %sext_ln1116_11, i38 %sext_ln1118_22"   --->   Operation 300 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 301 [1/2] (6.91ns)   --->   "%mul_ln1118_23 = mul i38 %sext_ln1116_12, i38 %sext_ln1118_23"   --->   Operation 301 'mul' 'mul_ln1118_23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i2 %codebook_V_13_load"   --->   Operation 302 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 303 [2/2] (6.91ns)   --->   "%mul_ln1118_24 = mul i38 %sext_ln1116_13, i38 %sext_ln1118_24"   --->   Operation 303 'mul' 'mul_ln1118_24' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i2 %codebook_V_14_load"   --->   Operation 304 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 305 [2/2] (6.91ns)   --->   "%mul_ln1118_25 = mul i38 %sext_ln1116_14, i38 %sext_ln1118_25"   --->   Operation 305 'mul' 'mul_ln1118_25' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%and_ln728_8 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_8, i5"   --->   Operation 306 'bitconcatenate' 'and_ln728_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i38 %mul_ln1118_22"   --->   Operation 307 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 308 [1/1] (2.90ns)   --->   "%add_ln1192_20 = add i41 %and_ln728_8, i41 %sext_ln1192_10"   --->   Operation 308 'add' 'add_ln1192_20' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_20, i32, i32"   --->   Operation 309 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "%and_ln728_9 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_9, i5"   --->   Operation 310 'bitconcatenate' 'and_ln728_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i38 %mul_ln1118_23"   --->   Operation 311 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (2.90ns)   --->   "%add_ln1192_21 = add i41 %and_ln728_9, i41 %sext_ln1192_11"   --->   Operation 312 'add' 'add_ln1192_21' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_21, i32, i32"   --->   Operation 313 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 314 [1/2] (6.91ns)   --->   "%mul_ln1118_24 = mul i38 %sext_ln1116_13, i38 %sext_ln1118_24"   --->   Operation 314 'mul' 'mul_ln1118_24' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 315 [1/2] (6.91ns)   --->   "%mul_ln1118_25 = mul i38 %sext_ln1116_14, i38 %sext_ln1118_25"   --->   Operation 315 'mul' 'mul_ln1118_25' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i2 %codebook_V_15_load"   --->   Operation 316 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 317 [2/2] (6.91ns)   --->   "%mul_ln1118_26 = mul i38 %sext_ln1116_15, i38 %sext_ln1118_26"   --->   Operation 317 'mul' 'mul_ln1118_26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i2 %codebook_V_16_load"   --->   Operation 318 'sext' 'sext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 319 [2/2] (6.91ns)   --->   "%mul_ln1118_27 = mul i38 %sext_ln1116_16, i38 %sext_ln1118_27"   --->   Operation 319 'mul' 'mul_ln1118_27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "%and_ln728_s = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_10, i5"   --->   Operation 320 'bitconcatenate' 'and_ln728_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i38 %mul_ln1118_24"   --->   Operation 321 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (2.90ns)   --->   "%add_ln1192_22 = add i41 %and_ln728_s, i41 %sext_ln1192_12"   --->   Operation 322 'add' 'add_ln1192_22' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_22, i32, i32"   --->   Operation 323 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "%and_ln728_10 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_11, i5"   --->   Operation 324 'bitconcatenate' 'and_ln728_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i38 %mul_ln1118_25"   --->   Operation 325 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 326 [1/1] (2.90ns)   --->   "%add_ln1192_23 = add i41 %and_ln728_10, i41 %sext_ln1192_13"   --->   Operation 326 'add' 'add_ln1192_23' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_23, i32, i32"   --->   Operation 327 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 328 [1/2] (6.91ns)   --->   "%mul_ln1118_26 = mul i38 %sext_ln1116_15, i38 %sext_ln1118_26"   --->   Operation 328 'mul' 'mul_ln1118_26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 329 [1/2] (6.91ns)   --->   "%mul_ln1118_27 = mul i38 %sext_ln1116_16, i38 %sext_ln1118_27"   --->   Operation 329 'mul' 'mul_ln1118_27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i2 %codebook_V_17_load"   --->   Operation 330 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 331 [2/2] (6.91ns)   --->   "%mul_ln1118_28 = mul i38 %sext_ln1116_17, i38 %sext_ln1118_28"   --->   Operation 331 'mul' 'mul_ln1118_28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i2 %codebook_V_18_load"   --->   Operation 332 'sext' 'sext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 333 [2/2] (6.91ns)   --->   "%mul_ln1118_29 = mul i38 %sext_ln1116_18, i38 %sext_ln1118_29"   --->   Operation 333 'mul' 'mul_ln1118_29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 334 [1/1] (0.00ns)   --->   "%and_ln728_11 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_12, i5"   --->   Operation 334 'bitconcatenate' 'and_ln728_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i38 %mul_ln1118_26"   --->   Operation 335 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 336 [1/1] (2.90ns)   --->   "%add_ln1192_24 = add i41 %and_ln728_11, i41 %sext_ln1192_14"   --->   Operation 336 'add' 'add_ln1192_24' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_24, i32, i32"   --->   Operation 337 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "%and_ln728_12 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_13, i5"   --->   Operation 338 'bitconcatenate' 'and_ln728_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i38 %mul_ln1118_27"   --->   Operation 339 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (2.90ns)   --->   "%add_ln1192_25 = add i41 %and_ln728_12, i41 %sext_ln1192_15"   --->   Operation 340 'add' 'add_ln1192_25' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_25, i32, i32"   --->   Operation 341 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 342 [1/2] (6.91ns)   --->   "%mul_ln1118_28 = mul i38 %sext_ln1116_17, i38 %sext_ln1118_28"   --->   Operation 342 'mul' 'mul_ln1118_28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 343 [1/2] (6.91ns)   --->   "%mul_ln1118_29 = mul i38 %sext_ln1116_18, i38 %sext_ln1118_29"   --->   Operation 343 'mul' 'mul_ln1118_29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i2 %codebook_V_19_load"   --->   Operation 344 'sext' 'sext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 345 [2/2] (6.91ns)   --->   "%mul_ln1118_30 = mul i38 %sext_ln1116_19, i38 %sext_ln1118_30"   --->   Operation 345 'mul' 'mul_ln1118_30' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i2 %codebook_V_20_load"   --->   Operation 346 'sext' 'sext_ln1118_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 347 [2/2] (6.91ns)   --->   "%mul_ln1118_31 = mul i38 %sext_ln1116_20, i38 %sext_ln1118_31"   --->   Operation 347 'mul' 'mul_ln1118_31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 348 [1/1] (0.00ns)   --->   "%and_ln728_13 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_14, i5"   --->   Operation 348 'bitconcatenate' 'and_ln728_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i38 %mul_ln1118_28"   --->   Operation 349 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 350 [1/1] (2.90ns)   --->   "%add_ln1192_26 = add i41 %and_ln728_13, i41 %sext_ln1192_16"   --->   Operation 350 'add' 'add_ln1192_26' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_26, i32, i32"   --->   Operation 351 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "%and_ln728_14 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_15, i5"   --->   Operation 352 'bitconcatenate' 'and_ln728_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i38 %mul_ln1118_29"   --->   Operation 353 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 354 [1/1] (2.90ns)   --->   "%add_ln1192_27 = add i41 %and_ln728_14, i41 %sext_ln1192_17"   --->   Operation 354 'add' 'add_ln1192_27' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_27, i32, i32"   --->   Operation 355 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 356 [1/2] (6.91ns)   --->   "%mul_ln1118_30 = mul i38 %sext_ln1116_19, i38 %sext_ln1118_30"   --->   Operation 356 'mul' 'mul_ln1118_30' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 357 [1/2] (6.91ns)   --->   "%mul_ln1118_31 = mul i38 %sext_ln1116_20, i38 %sext_ln1118_31"   --->   Operation 357 'mul' 'mul_ln1118_31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i2 %codebook_V_21_load"   --->   Operation 358 'sext' 'sext_ln1118_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 359 [2/2] (6.91ns)   --->   "%mul_ln1118_32 = mul i38 %sext_ln1116_21, i38 %sext_ln1118_32"   --->   Operation 359 'mul' 'mul_ln1118_32' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i2 %codebook_V_22_load"   --->   Operation 360 'sext' 'sext_ln1118_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 361 [2/2] (6.91ns)   --->   "%mul_ln1118_33 = mul i38 %sext_ln1116_22, i38 %sext_ln1118_33"   --->   Operation 361 'mul' 'mul_ln1118_33' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 362 [1/1] (0.00ns)   --->   "%and_ln728_15 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_16, i5"   --->   Operation 362 'bitconcatenate' 'and_ln728_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i38 %mul_ln1118_30"   --->   Operation 363 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 364 [1/1] (2.90ns)   --->   "%add_ln1192_28 = add i41 %and_ln728_15, i41 %sext_ln1192_18"   --->   Operation 364 'add' 'add_ln1192_28' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_28, i32, i32"   --->   Operation 365 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 366 [1/1] (0.00ns)   --->   "%and_ln728_16 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_17, i5"   --->   Operation 366 'bitconcatenate' 'and_ln728_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i38 %mul_ln1118_31"   --->   Operation 367 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 368 [1/1] (2.90ns)   --->   "%add_ln1192_29 = add i41 %and_ln728_16, i41 %sext_ln1192_19"   --->   Operation 368 'add' 'add_ln1192_29' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_29, i32, i32"   --->   Operation 369 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 370 [1/2] (6.91ns)   --->   "%mul_ln1118_32 = mul i38 %sext_ln1116_21, i38 %sext_ln1118_32"   --->   Operation 370 'mul' 'mul_ln1118_32' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 371 [1/2] (6.91ns)   --->   "%mul_ln1118_33 = mul i38 %sext_ln1116_22, i38 %sext_ln1118_33"   --->   Operation 371 'mul' 'mul_ln1118_33' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i2 %codebook_V_23_load"   --->   Operation 372 'sext' 'sext_ln1118_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 373 [2/2] (6.91ns)   --->   "%mul_ln1118_34 = mul i38 %sext_ln1116_23, i38 %sext_ln1118_34"   --->   Operation 373 'mul' 'mul_ln1118_34' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i2 %codebook_V_24_load"   --->   Operation 374 'sext' 'sext_ln1118_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 375 [2/2] (6.91ns)   --->   "%mul_ln1118_35 = mul i38 %sext_ln1116_24, i38 %sext_ln1118_35"   --->   Operation 375 'mul' 'mul_ln1118_35' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 376 [1/1] (0.00ns)   --->   "%and_ln728_17 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_18, i5"   --->   Operation 376 'bitconcatenate' 'and_ln728_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i38 %mul_ln1118_32"   --->   Operation 377 'sext' 'sext_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 378 [1/1] (2.90ns)   --->   "%add_ln1192_30 = add i41 %and_ln728_17, i41 %sext_ln1192_20"   --->   Operation 378 'add' 'add_ln1192_30' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_30, i32, i32"   --->   Operation 379 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 380 [1/1] (0.00ns)   --->   "%and_ln728_18 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_19, i5"   --->   Operation 380 'bitconcatenate' 'and_ln728_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i38 %mul_ln1118_33"   --->   Operation 381 'sext' 'sext_ln1192_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 382 [1/1] (2.90ns)   --->   "%add_ln1192_31 = add i41 %and_ln728_18, i41 %sext_ln1192_21"   --->   Operation 382 'add' 'add_ln1192_31' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_31, i32, i32"   --->   Operation 383 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 384 [1/2] (6.91ns)   --->   "%mul_ln1118_34 = mul i38 %sext_ln1116_23, i38 %sext_ln1118_34"   --->   Operation 384 'mul' 'mul_ln1118_34' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 385 [1/2] (6.91ns)   --->   "%mul_ln1118_35 = mul i38 %sext_ln1116_24, i38 %sext_ln1118_35"   --->   Operation 385 'mul' 'mul_ln1118_35' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i2 %codebook_V_25_load"   --->   Operation 386 'sext' 'sext_ln1118_36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 387 [2/2] (6.91ns)   --->   "%mul_ln1118_36 = mul i38 %sext_ln1116_25, i38 %sext_ln1118_36"   --->   Operation 387 'mul' 'mul_ln1118_36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i2 %codebook_V_26_load"   --->   Operation 388 'sext' 'sext_ln1118_37' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 389 [2/2] (6.91ns)   --->   "%mul_ln1118_37 = mul i38 %sext_ln1116_26, i38 %sext_ln1118_37"   --->   Operation 389 'mul' 'mul_ln1118_37' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 390 [1/1] (0.00ns)   --->   "%and_ln728_19 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_20, i5"   --->   Operation 390 'bitconcatenate' 'and_ln728_19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln1192_22 = sext i38 %mul_ln1118_34"   --->   Operation 391 'sext' 'sext_ln1192_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 392 [1/1] (2.90ns)   --->   "%add_ln1192_32 = add i41 %and_ln728_19, i41 %sext_ln1192_22"   --->   Operation 392 'add' 'add_ln1192_32' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_32, i32, i32"   --->   Operation 393 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 394 [1/1] (0.00ns)   --->   "%and_ln728_20 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_21, i5"   --->   Operation 394 'bitconcatenate' 'and_ln728_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln1192_23 = sext i38 %mul_ln1118_35"   --->   Operation 395 'sext' 'sext_ln1192_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 396 [1/1] (2.90ns)   --->   "%add_ln1192_33 = add i41 %and_ln728_20, i41 %sext_ln1192_23"   --->   Operation 396 'add' 'add_ln1192_33' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_33, i32, i32"   --->   Operation 397 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 398 [1/2] (6.91ns)   --->   "%mul_ln1118_36 = mul i38 %sext_ln1116_25, i38 %sext_ln1118_36"   --->   Operation 398 'mul' 'mul_ln1118_36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 399 [1/2] (6.91ns)   --->   "%mul_ln1118_37 = mul i38 %sext_ln1116_26, i38 %sext_ln1118_37"   --->   Operation 399 'mul' 'mul_ln1118_37' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i2 %codebook_V_27_load"   --->   Operation 400 'sext' 'sext_ln1118_38' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 401 [2/2] (6.91ns)   --->   "%mul_ln1118_38 = mul i38 %sext_ln1116_27, i38 %sext_ln1118_38"   --->   Operation 401 'mul' 'mul_ln1118_38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i2 %codebook_V_28_load"   --->   Operation 402 'sext' 'sext_ln1118_39' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 403 [2/2] (6.91ns)   --->   "%mul_ln1118_39 = mul i38 %sext_ln1116_28, i38 %sext_ln1118_39"   --->   Operation 403 'mul' 'mul_ln1118_39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 404 [1/1] (0.00ns)   --->   "%and_ln728_21 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_22, i5"   --->   Operation 404 'bitconcatenate' 'and_ln728_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln1192_24 = sext i38 %mul_ln1118_36"   --->   Operation 405 'sext' 'sext_ln1192_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 406 [1/1] (2.90ns)   --->   "%add_ln1192_34 = add i41 %and_ln728_21, i41 %sext_ln1192_24"   --->   Operation 406 'add' 'add_ln1192_34' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_34, i32, i32"   --->   Operation 407 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 408 [1/1] (0.00ns)   --->   "%and_ln728_22 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_23, i5"   --->   Operation 408 'bitconcatenate' 'and_ln728_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln1192_25 = sext i38 %mul_ln1118_37"   --->   Operation 409 'sext' 'sext_ln1192_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 410 [1/1] (2.90ns)   --->   "%add_ln1192_35 = add i41 %and_ln728_22, i41 %sext_ln1192_25"   --->   Operation 410 'add' 'add_ln1192_35' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_35, i32, i32"   --->   Operation 411 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 412 [1/2] (6.91ns)   --->   "%mul_ln1118_38 = mul i38 %sext_ln1116_27, i38 %sext_ln1118_38"   --->   Operation 412 'mul' 'mul_ln1118_38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 413 [1/2] (6.91ns)   --->   "%mul_ln1118_39 = mul i38 %sext_ln1116_28, i38 %sext_ln1118_39"   --->   Operation 413 'mul' 'mul_ln1118_39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i2 %codebook_V_29_load"   --->   Operation 414 'sext' 'sext_ln1118_40' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 415 [2/2] (6.91ns)   --->   "%mul_ln1118_40 = mul i38 %sext_ln1116_29, i38 %sext_ln1118_40"   --->   Operation 415 'mul' 'mul_ln1118_40' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i2 %codebook_V_30_load"   --->   Operation 416 'sext' 'sext_ln1118_41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 417 [2/2] (6.91ns)   --->   "%mul_ln1118_41 = mul i38 %sext_ln1116_30, i38 %sext_ln1118_41"   --->   Operation 417 'mul' 'mul_ln1118_41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 418 [1/1] (0.00ns)   --->   "%and_ln728_23 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_24, i5"   --->   Operation 418 'bitconcatenate' 'and_ln728_23' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln1192_26 = sext i38 %mul_ln1118_38"   --->   Operation 419 'sext' 'sext_ln1192_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 420 [1/1] (2.90ns)   --->   "%add_ln1192_36 = add i41 %and_ln728_23, i41 %sext_ln1192_26"   --->   Operation 420 'add' 'add_ln1192_36' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_36, i32, i32"   --->   Operation 421 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 422 [1/1] (0.00ns)   --->   "%and_ln728_24 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_25, i5"   --->   Operation 422 'bitconcatenate' 'and_ln728_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln1192_27 = sext i38 %mul_ln1118_39"   --->   Operation 423 'sext' 'sext_ln1192_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 424 [1/1] (2.90ns)   --->   "%add_ln1192_37 = add i41 %and_ln728_24, i41 %sext_ln1192_27"   --->   Operation 424 'add' 'add_ln1192_37' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_37, i32, i32"   --->   Operation 425 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 426 [1/2] (6.91ns)   --->   "%mul_ln1118_40 = mul i38 %sext_ln1116_29, i38 %sext_ln1118_40"   --->   Operation 426 'mul' 'mul_ln1118_40' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 427 [1/2] (6.91ns)   --->   "%mul_ln1118_41 = mul i38 %sext_ln1116_30, i38 %sext_ln1118_41"   --->   Operation 427 'mul' 'mul_ln1118_41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 428 [2/2] (3.25ns)   --->   "%output_load = load i6 %output_addr" [e2e_system.cpp:110]   --->   Operation 428 'load' 'output_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 33> <RAM>

State 20 <SV = 19> <Delay = 5.81>
ST_20 : Operation 429 [1/1] (0.00ns)   --->   "%and_ln728_25 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_26, i5"   --->   Operation 429 'bitconcatenate' 'and_ln728_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln1192_28 = sext i38 %mul_ln1118_40"   --->   Operation 430 'sext' 'sext_ln1192_28' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 431 [1/1] (2.90ns)   --->   "%add_ln1192_38 = add i41 %and_ln728_25, i41 %sext_ln1192_28"   --->   Operation 431 'add' 'add_ln1192_38' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_38, i32, i32"   --->   Operation 432 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 433 [1/1] (0.00ns)   --->   "%and_ln728_26 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_27, i5"   --->   Operation 433 'bitconcatenate' 'and_ln728_26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln1192_29 = sext i38 %mul_ln1118_41"   --->   Operation 434 'sext' 'sext_ln1192_29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 435 [1/1] (2.90ns)   --->   "%add_ln1192_39 = add i41 %and_ln728_26, i41 %sext_ln1192_29"   --->   Operation 435 'add' 'add_ln1192_39' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_39, i32, i32"   --->   Operation 436 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 437 [1/2] (3.25ns)   --->   "%output_load = load i6 %output_addr" [e2e_system.cpp:110]   --->   Operation 437 'load' 'output_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 33> <RAM>

State 21 <SV = 20> <Delay = 6.73>
ST_21 : Operation 438 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [e2e_system.cpp:99]   --->   Operation 438 'specloopname' 'specloopname_ln99' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 439 [1/1] (2.50ns)   --->   "%icmp_ln1494 = icmp_sgt  i36 %trunc_ln708_2, i36 %output_load"   --->   Operation 439 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.50> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln1494, void %bb._crit_edge.i, void %bb41.i" [e2e_system.cpp:110]   --->   Operation 440 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 441 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %trunc_ln708_2, i6 %output_addr, i36 %output_load"   --->   Operation 441 'store' 'store_ln205' <Predicate = (icmp_ln1494)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 33> <RAM>
ST_21 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln112 = br void %bb._crit_edge.i" [e2e_system.cpp:112]   --->   Operation 442 'br' 'br_ln112' <Predicate = (icmp_ln1494)> <Delay = 0.00>

State 22 <SV = 2> <Delay = 0.00>
ST_22 : Operation 443 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 443 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'input_r' [156]  (3.63 ns)

 <State 2>: 2.4ns
The critical path consists of the following:
	'phi' operation ('i', e2e_system.cpp:99) with incoming values : ('add_ln99', e2e_system.cpp:99) [191]  (0 ns)
	'getelementptr' operation ('codebook_V_0_addr', e2e_system.cpp:107) [200]  (0 ns)
	'load' operation ('codebook_V_0_load') on array 'codebook_V_0' [201]  (2.32 ns)
	blocking operation 0.0825 ns on control path)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('codebook_V_0_load') on array 'codebook_V_0' [201]  (2.32 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118') [203]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118') [203]  (6.91 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_14') [228]  (6.91 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_16') [244]  (6.91 ns)

 <State 8>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_18') [260]  (6.91 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_20') [276]  (6.91 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_22') [292]  (6.91 ns)

 <State 11>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_24') [308]  (6.91 ns)

 <State 12>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_26') [324]  (6.91 ns)

 <State 13>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_28') [340]  (6.91 ns)

 <State 14>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_30') [356]  (6.91 ns)

 <State 15>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_32') [372]  (6.91 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_34') [388]  (6.91 ns)

 <State 17>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_36') [404]  (6.91 ns)

 <State 18>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_38') [420]  (6.91 ns)

 <State 19>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_40') [436]  (6.91 ns)

 <State 20>: 5.81ns
The critical path consists of the following:
	'add' operation ('add_ln1192_38') [438]  (2.91 ns)
	'add' operation ('add_ln1192_39') [446]  (2.91 ns)

 <State 21>: 6.73ns
The critical path consists of the following:
	'store' operation ('store_ln205') of variable 'trunc_ln708_2' on array 'output_r' [453]  (3.25 ns)
	blocking operation 3.48 ns on control path)

 <State 22>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
