{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# MOSFET\n",
    "\n",
    "## Metal-Oxide-Semiconductor Field-Effect Transistor\n",
    "\n",
    "The MOSFET is the fundamental building block of modern digital electronics. Understanding its operation is essential for circuit design and device engineering.\n",
    "\n",
    "**Learning Objectives:**\n",
    "- Understand MOSFET structure and operation\n",
    "- Simulate transfer characteristics (Id-Vg) with PADRE\n",
    "- Simulate output characteristics (Id-Vd) with PADRE\n",
    "- Extract threshold voltage and transconductance from simulation data"
   ]
  },
  {
   "cell_type": "code",
   "source": "# Setup: Load PADRE environment (required on nanoHUB)\n# This cell loads the PADRE simulator into your environment.\n# If running locally with PADRE already in your PATH, this will be skipped gracefully.\n\nfrom nanohubpadre import use\n\n# Load the PADRE simulator environment\n%use padre-2.4E-r15\n\nprint(\"PADRE environment setup complete.\")",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 1. MOSFET Physics\n",
    "\n",
    "### 1.1 Structure\n",
    "\n",
    "```\n",
    "     Gate (Metal/Poly)\n",
    "     ================\n",
    "     |   Gate Oxide  |\n",
    "     ================\n",
    "  Source    Channel    Drain\n",
    "  (N+)    (Inversion)   (N+)\n",
    "  ====     -------     ====\n",
    "    |                    |\n",
    "    |    P-substrate     |\n",
    "    +--------------------+\n",
    "           Body\n",
    "```\n",
    "\n",
    "### 1.2 Key Parameters\n",
    "\n",
    "- **Threshold voltage** ($V_{th}$): Gate voltage to create inversion\n",
    "  $$V_{th} = V_{FB} + 2\\phi_F + \\frac{\\sqrt{2\\epsilon_s q N_a (2\\phi_F)}}{C_{ox}}$$\n",
    "\n",
    "- **Drain current** (linear region, $V_{ds} < V_{gs} - V_{th}$):\n",
    "  $$I_d = \\mu_n C_{ox} \\frac{W}{L} \\left[(V_{gs} - V_{th})V_{ds} - \\frac{V_{ds}^2}{2}\\right]$$\n",
    "\n",
    "- **Drain current** (saturation, $V_{ds} > V_{gs} - V_{th}$):\n",
    "  $$I_d = \\frac{1}{2} \\mu_n C_{ox} \\frac{W}{L} (V_{gs} - V_{th})^2$$\n",
    "\n",
    "- **Transconductance**:\n",
    "  $$g_m = \\frac{\\partial I_d}{\\partial V_{gs}} = \\mu_n C_{ox} \\frac{W}{L} (V_{gs} - V_{th})$$"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "from nanohubpadre import create_mosfet\n",
    "\n",
    "# Physical constants\n",
    "q = 1.6e-19\n",
    "eps_0 = 8.85e-14  # F/cm\n",
    "eps_si = 11.7 * eps_0\n",
    "eps_ox = 3.9 * eps_0\n",
    "kT = 0.0259  # eV at 300K\n",
    "ni = 1.5e10  # intrinsic carrier concentration (cm^-3)\n",
    "\n",
    "# MOSFET parameters\n",
    "L = 0.1e-4    # Channel length (cm) = 100nm\n",
    "W = 1e-4      # Channel width (cm) = 1um\n",
    "tox = 5e-7    # Oxide thickness (cm) = 5nm\n",
    "Na = 1e18     # Substrate doping (cm^-3)\n",
    "mu_n = 400    # Electron mobility (cm^2/V-s)\n",
    "\n",
    "# Calculated parameters\n",
    "Cox = eps_ox / tox  # Oxide capacitance (F/cm^2)\n",
    "phi_F = kT * np.log(Na / ni)  # Fermi potential\n",
    "\n",
    "print(\"MOSFET Parameters:\")\n",
    "print(\"=\"*40)\n",
    "print(f\"Channel length: {L*1e4*1000:.0f} nm\")\n",
    "print(f\"Oxide thickness: {tox*1e7:.0f} nm\")\n",
    "print(f\"Cox = {Cox*1e6:.2f} μF/cm²\")\n",
    "print(f\"phi_F = {phi_F:.3f} V\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 2. Creating and Running a MOSFET Simulation\n",
    "\n",
    "Let's create an NMOS transistor and run PADRE to examine its characteristics."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Create NMOS transistor\n",
    "sim_nmos = create_mosfet(\n",
    "    # Geometry\n",
    "    channel_length=0.1,         # 100nm gate length\n",
    "    gate_oxide_thickness=0.005, # 5nm oxide\n",
    "    junction_depth=0.02,        # 20nm junction depth\n",
    "    device_width=0.125,         # Device width\n",
    "    device_depth=0.068,         # Substrate depth\n",
    "    \n",
    "    # Mesh\n",
    "    nx=51,\n",
    "    ny=51,\n",
    "    \n",
    "    # Doping\n",
    "    channel_doping=1e18,        # Channel doping (p-type for NMOS)\n",
    "    substrate_doping=5e16,      # Substrate doping\n",
    "    source_drain_doping=1e20,   # N+ S/D doping\n",
    "    device_type='nmos',\n",
    "    \n",
    "    # Models\n",
    "    temperature=300,\n",
    "    bgn=True,                   # Band-gap narrowing\n",
    "    \n",
    "    # Output - enable band diagrams\n",
    "    log_bands_eq=True\n",
    ")\n",
    "\n",
    "print(\"NMOS Transistor Configuration:\")\n",
    "print(\"=\"*40)\n",
    "print(\"Channel length: 100 nm\")\n",
    "print(\"Gate oxide: 5 nm\")\n",
    "print(\"Channel doping: 1e18 cm⁻³\")\n",
    "print(\"S/D doping: 1e20 cm⁻³\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# View generated deck\n",
    "print(\"PADRE Input Deck:\")\n",
    "print(\"=\"*60)\n",
    "print(sim_nmos.generate_deck())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Run equilibrium simulation\n",
    "print(\"Running MOSFET equilibrium simulation...\")\n",
    "result_eq = sim_nmos.run()\n",
    "\n",
    "if result_eq.returncode == 0:\n",
    "    print(\"Simulation completed successfully!\")\n",
    "    print(f\"Output directory: {sim_nmos.working_dir}\")\n",
    "else:\n",
    "    print(\"Simulation failed!\")\n",
    "    print(result_eq.stderr)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 3. Transfer Characteristics (Id-Vg)\n",
    "\n",
    "The transfer characteristic shows drain current vs gate voltage at fixed drain voltage. Let's simulate this with PADRE."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Create MOSFET with transfer characteristic sweep\n",
    "sim_idvg = create_mosfet(\n",
    "    channel_length=0.1,\n",
    "    gate_oxide_thickness=0.005,\n",
    "    junction_depth=0.02,\n",
    "    device_width=0.125,\n",
    "    device_depth=0.068,\n",
    "    channel_doping=1e18,\n",
    "    source_drain_doping=1e20,\n",
    "    device_type='nmos',\n",
    "    \n",
    "    # Models\n",
    "    temperature=300,\n",
    "    bgn=True,\n",
    "    \n",
    "    # Enable I-V logging\n",
    "    log_iv=True,\n",
    "    iv_file=\"idvg\",\n",
    "    \n",
    "    # Transfer characteristic: sweep Vgs at fixed Vds\n",
    "    vgs_sweep=(0.0, 1.5, 0.05),  # Vgs: 0 to 1.5V\n",
    "    vds=0.1                       # Vds = 0.1V (linear region)\n",
    ")\n",
    "\n",
    "print(\"Transfer Characteristic Simulation Configuration:\")\n",
    "print(\"=\"*40)\n",
    "print(\"Gate voltage sweep: 0V to 1.5V\")\n",
    "print(\"Drain voltage: 0.1V (linear region)\")\n",
    "print(f\"Number of bias points: {int(1.5/0.05) + 1}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Run the transfer characteristic simulation\n",
    "print(\"Running transfer characteristic simulation...\")\n",
    "print(\"(This may take a few minutes)\")\n",
    "result_idvg = sim_idvg.run()\n",
    "\n",
    "if result_idvg.returncode == 0:\n",
    "    print(\"Simulation completed successfully!\")\n",
    "else:\n",
    "    print(\"Simulation failed!\")\n",
    "    print(result_idvg.stderr)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Plot the simulated transfer characteristic\n",
    "try:\n",
    "    # Get I-V data from simulation\n",
    "    iv_data = sim_idvg.get_iv_data()\n",
    "    \n",
    "    # Gate electrode is typically electrode 3, drain is electrode 2\n",
    "    Vgs_sim, Id_sim = iv_data.get_transfer_characteristic(gate_electrode=3, drain_electrode=2)\n",
    "    \n",
    "    Vgs_sim = np.array(Vgs_sim)\n",
    "    Id_sim = np.array(Id_sim)\n",
    "    \n",
    "    # Create figure with two subplots\n",
    "    fig, (ax1, ax2) = plt.subplots(1, 2, figsize=(12, 5))\n",
    "    \n",
    "    # Linear scale plot\n",
    "    ax1.plot(Vgs_sim, Id_sim * 1e6, 'b-o', linewidth=2, markersize=4, label='PADRE Simulation')\n",
    "    ax1.set_xlabel('Gate Voltage Vgs (V)', fontsize=12)\n",
    "    ax1.set_ylabel('Drain Current Id (μA)', fontsize=12)\n",
    "    ax1.set_title('Transfer Characteristic (Linear Scale)', fontsize=14)\n",
    "    ax1.grid(True, alpha=0.3)\n",
    "    ax1.legend()\n",
    "    ax1.set_xlim(0, 1.5)\n",
    "    \n",
    "    # Log scale plot\n",
    "    ax2.semilogy(Vgs_sim, Id_sim, 'b-o', linewidth=2, markersize=4, label='PADRE Simulation')\n",
    "    ax2.set_xlabel('Gate Voltage Vgs (V)', fontsize=12)\n",
    "    ax2.set_ylabel('Drain Current Id (A)', fontsize=12)\n",
    "    ax2.set_title('Transfer Characteristic (Log Scale)', fontsize=14)\n",
    "    ax2.grid(True, alpha=0.3)\n",
    "    ax2.legend()\n",
    "    ax2.set_xlim(0, 1.5)\n",
    "    \n",
    "    # Add annotation for subthreshold slope\n",
    "    ax2.annotate('Subthreshold\\nregion', xy=(0.2, 1e-10), fontsize=10)\n",
    "    \n",
    "    plt.tight_layout()\n",
    "    plt.show()\n",
    "    \n",
    "    print(\"\\nSimulated Transfer Characteristic:\")\n",
    "    print(\"=\"*40)\n",
    "    print(f\"Vgs range: {Vgs_sim[0]:.2f}V to {Vgs_sim[-1]:.2f}V\")\n",
    "    print(f\"Id range: {Id_sim.min():.3e} A to {Id_sim.max():.3e} A\")\n",
    "    \n",
    "except Exception as e:\n",
    "    print(f\"Could not plot transfer characteristic: {e}\")\n",
    "    print(\"Trying built-in plot method...\")\n",
    "    sim_idvg.plot_transfer(gate_electrode=3, drain_electrode=2)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Extract threshold voltage from simulation\n",
    "try:\n",
    "    # Method 1: Linear extrapolation\n",
    "    # Find max gm point (maximum slope)\n",
    "    gm = np.gradient(Id_sim, Vgs_sim)\n",
    "    max_gm_idx = np.argmax(gm)\n",
    "    \n",
    "    if max_gm_idx > 0 and max_gm_idx < len(Id_sim) - 1:\n",
    "        slope = gm[max_gm_idx]\n",
    "        intercept = Id_sim[max_gm_idx] - slope * Vgs_sim[max_gm_idx]\n",
    "        Vth_linear = -intercept / slope if slope > 0 else np.nan\n",
    "    else:\n",
    "        Vth_linear = np.nan\n",
    "    \n",
    "    # Method 2: Constant current method (Ith = 100nA)\n",
    "    I_th = 1e-7  # 100 nA\n",
    "    idx_above = np.where(Id_sim > I_th)[0]\n",
    "    if len(idx_above) > 0:\n",
    "        Vth_const = Vgs_sim[idx_above[0]]\n",
    "    else:\n",
    "        Vth_const = np.nan\n",
    "    \n",
    "    # Calculate transconductance\n",
    "    gm_max = np.max(gm) * 1e6  # μS\n",
    "    \n",
    "    # Calculate subthreshold swing\n",
    "    # SS = dVgs / d(log10(Id))\n",
    "    mask = (Id_sim > 1e-12) & (Id_sim < 1e-7)\n",
    "    if np.sum(mask) > 2:\n",
    "        Vgs_sub = Vgs_sim[mask]\n",
    "        Id_sub = Id_sim[mask]\n",
    "        slope_sub = np.polyfit(np.log10(Id_sub), Vgs_sub, 1)[0]\n",
    "        SS = slope_sub * 1000  # mV/decade\n",
    "    else:\n",
    "        SS = np.nan\n",
    "    \n",
    "    print(\"Extracted MOSFET Parameters:\")\n",
    "    print(\"=\"*40)\n",
    "    print(f\"Threshold voltage (linear extrap): Vth = {Vth_linear:.3f} V\")\n",
    "    print(f\"Threshold voltage (constant I): Vth = {Vth_const:.3f} V\")\n",
    "    print(f\"Peak transconductance: gm_max = {gm_max:.2f} μS\")\n",
    "    print(f\"Subthreshold swing: SS = {SS:.1f} mV/decade\")\n",
    "    print(f\"\\nNote: Ideal SS at 300K = 60 mV/decade\")\n",
    "    \n",
    "except Exception as e:\n",
    "    print(f\"Could not extract parameters: {e}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 4. Output Characteristics (Id-Vd)\n",
    "\n",
    "The output characteristic shows drain current vs drain voltage at different gate voltages."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Create MOSFET with output characteristic sweep\n",
    "sim_idvd = create_mosfet(\n",
    "    channel_length=0.1,\n",
    "    gate_oxide_thickness=0.005,\n",
    "    junction_depth=0.02,\n",
    "    device_width=0.125,\n",
    "    device_depth=0.068,\n",
    "    channel_doping=1e18,\n",
    "    source_drain_doping=1e20,\n",
    "    device_type='nmos',\n",
    "    \n",
    "    temperature=300,\n",
    "    bgn=True,\n",
    "    \n",
    "    # Enable I-V logging\n",
    "    log_iv=True,\n",
    "    iv_file=\"idvd\",\n",
    "    \n",
    "    # Output characteristic: sweep Vds at fixed Vgs\n",
    "    vds_sweep=(0.0, 1.5, 0.05),  # Vds: 0 to 1.5V\n",
    "    vgs=1.0                       # Vgs = 1.0V\n",
    ")\n",
    "\n",
    "print(\"Output Characteristic Simulation Configuration:\")\n",
    "print(\"=\"*40)\n",
    "print(\"Drain voltage sweep: 0V to 1.5V\")\n",
    "print(\"Gate voltage: 1.0V (fixed)\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Run the output characteristic simulation\n",
    "print(\"Running output characteristic simulation...\")\n",
    "result_idvd = sim_idvd.run()\n",
    "\n",
    "if result_idvd.returncode == 0:\n",
    "    print(\"Simulation completed successfully!\")\n",
    "else:\n",
    "    print(\"Simulation failed!\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Plot the simulated output characteristic\n",
    "try:\n",
    "    iv_data = sim_idvd.get_iv_data()\n",
    "    Vds_sim, Id_out = iv_data.get_output_characteristic(drain_electrode=2)\n",
    "    \n",
    "    Vds_sim = np.array(Vds_sim)\n",
    "    Id_out = np.array(Id_out)\n",
    "    \n",
    "    plt.figure(figsize=(10, 6))\n",
    "    plt.plot(Vds_sim, Id_out * 1e6, 'b-o', linewidth=2, markersize=4, label='Vgs = 1.0V')\n",
    "    \n",
    "    plt.xlabel('Drain Voltage Vds (V)', fontsize=12)\n",
    "    plt.ylabel('Drain Current Id (μA)', fontsize=12)\n",
    "    plt.title('NMOS Output Characteristic (PADRE Simulation)', fontsize=14)\n",
    "    plt.legend()\n",
    "    plt.grid(True, alpha=0.3)\n",
    "    plt.xlim(0, 1.5)\n",
    "    plt.ylim(0, None)\n",
    "    \n",
    "    # Mark linear and saturation regions\n",
    "    Vth_approx = 0.4  # Approximate threshold\n",
    "    Vdsat = 1.0 - Vth_approx\n",
    "    plt.axvline(x=Vdsat, color='r', linestyle='--', alpha=0.5, label=f'Vdsat ≈ {Vdsat:.1f}V')\n",
    "    plt.annotate('Linear', xy=(0.15, Id_out.max()*0.5e6), fontsize=10)\n",
    "    plt.annotate('Saturation', xy=(1.0, Id_out.max()*0.5e6), fontsize=10)\n",
    "    \n",
    "    plt.tight_layout()\n",
    "    plt.show()\n",
    "    \n",
    "except Exception as e:\n",
    "    print(f\"Could not plot output characteristic: {e}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Simulate output characteristics at multiple gate voltages\n",
    "Vgs_values = [0.6, 0.8, 1.0, 1.2]\n",
    "output_results = {}\n",
    "\n",
    "print(\"Simulating output characteristics at multiple Vgs:\")\n",
    "print(\"=\"*50)\n",
    "\n",
    "for Vgs in Vgs_values:\n",
    "    print(f\"\\nVgs = {Vgs}V...\")\n",
    "    \n",
    "    sim = create_mosfet(\n",
    "        channel_length=0.1,\n",
    "        gate_oxide_thickness=0.005,\n",
    "        channel_doping=1e18,\n",
    "        source_drain_doping=1e20,\n",
    "        device_type='nmos',\n",
    "        temperature=300,\n",
    "        log_iv=True,\n",
    "        iv_file=f\"idvd_vgs{int(Vgs*10)}\",\n",
    "        vds_sweep=(0.0, 1.5, 0.05),\n",
    "        vgs=Vgs\n",
    "    )\n",
    "    \n",
    "    result = sim.run()\n",
    "    \n",
    "    if result.returncode == 0:\n",
    "        try:\n",
    "            iv = sim.get_iv_data()\n",
    "            Vds, Id = iv.get_output_characteristic(drain_electrode=2)\n",
    "            output_results[Vgs] = (np.array(Vds), np.array(Id))\n",
    "            print(f\"  Success\")\n",
    "        except:\n",
    "            print(f\"  Could not parse data\")\n",
    "    else:\n",
    "        print(f\"  Failed\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Plot family of output characteristics\n",
    "if output_results:\n",
    "    plt.figure(figsize=(10, 6))\n",
    "    \n",
    "    colors = ['blue', 'green', 'red', 'purple', 'orange']\n",
    "    \n",
    "    for i, (Vgs, (Vds, Id)) in enumerate(output_results.items()):\n",
    "        color = colors[i % len(colors)]\n",
    "        plt.plot(Vds, Id * 1e6, color=color, linewidth=2, label=f'Vgs = {Vgs}V')\n",
    "    \n",
    "    plt.xlabel('Drain Voltage Vds (V)', fontsize=12)\n",
    "    plt.ylabel('Drain Current Id (μA)', fontsize=12)\n",
    "    plt.title('NMOS Output Characteristics (PADRE Simulation)', fontsize=14)\n",
    "    plt.legend()\n",
    "    plt.grid(True, alpha=0.3)\n",
    "    plt.xlim(0, 1.5)\n",
    "    plt.ylim(0, None)\n",
    "    \n",
    "    plt.tight_layout()\n",
    "    plt.show()\n",
    "    \n",
    "    print(\"\\nOutput characteristic analysis:\")\n",
    "    print(\"- Linear region: Id increases with Vds\")\n",
    "    print(\"- Saturation region: Id relatively constant (channel pinch-off)\")\n",
    "    print(\"- Higher Vgs → Higher saturation current\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 5. Channel Length Effects\n",
    "\n",
    "Let's explore how channel length affects transistor behavior using PADRE simulations."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Compare different channel lengths\n",
    "channel_lengths = [0.2, 0.1, 0.05]  # microns\n",
    "length_results = {}\n",
    "\n",
    "print(\"Channel Length Comparison:\")\n",
    "print(\"=\"*50)\n",
    "\n",
    "for L_um in channel_lengths:\n",
    "    print(f\"\\nL = {L_um*1000:.0f} nm...\")\n",
    "    \n",
    "    sim = create_mosfet(\n",
    "        channel_length=L_um,\n",
    "        gate_oxide_thickness=0.005,\n",
    "        channel_doping=1e18,\n",
    "        source_drain_doping=1e20,\n",
    "        device_type='nmos',\n",
    "        temperature=300,\n",
    "        log_iv=True,\n",
    "        iv_file=f\"idvg_L{int(L_um*1000)}nm\",\n",
    "        vgs_sweep=(0.0, 1.5, 0.05),\n",
    "        vds=0.1\n",
    "    )\n",
    "    \n",
    "    result = sim.run()\n",
    "    \n",
    "    if result.returncode == 0:\n",
    "        try:\n",
    "            iv = sim.get_iv_data()\n",
    "            Vgs, Id = iv.get_transfer_characteristic(gate_electrode=3, drain_electrode=2)\n",
    "            length_results[L_um] = (np.array(Vgs), np.array(Id))\n",
    "            print(f\"  Success\")\n",
    "        except:\n",
    "            print(f\"  Could not parse data\")\n",
    "    else:\n",
    "        print(f\"  Failed\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Plot channel length comparison\n",
    "if length_results:\n",
    "    fig, (ax1, ax2) = plt.subplots(1, 2, figsize=(12, 5))\n",
    "    \n",
    "    colors = ['blue', 'green', 'red']\n",
    "    \n",
    "    for i, (L_um, (Vgs, Id)) in enumerate(length_results.items()):\n",
    "        color = colors[i % len(colors)]\n",
    "        label = f'L = {L_um*1000:.0f} nm'\n",
    "        ax1.plot(Vgs, Id * 1e6, color=color, linewidth=2, label=label)\n",
    "        ax2.semilogy(Vgs, Id, color=color, linewidth=2, label=label)\n",
    "    \n",
    "    ax1.set_xlabel('Vgs (V)', fontsize=12)\n",
    "    ax1.set_ylabel('Id (μA)', fontsize=12)\n",
    "    ax1.set_title('Transfer Characteristic (Linear)', fontsize=14)\n",
    "    ax1.legend()\n",
    "    ax1.grid(True, alpha=0.3)\n",
    "    ax1.set_xlim(0, 1.5)\n",
    "    \n",
    "    ax2.set_xlabel('Vgs (V)', fontsize=12)\n",
    "    ax2.set_ylabel('Id (A)', fontsize=12)\n",
    "    ax2.set_title('Transfer Characteristic (Log)', fontsize=14)\n",
    "    ax2.legend()\n",
    "    ax2.grid(True, alpha=0.3)\n",
    "    ax2.set_xlim(0, 1.5)\n",
    "    \n",
    "    plt.tight_layout()\n",
    "    plt.show()\n",
    "    \n",
    "    print(\"\\nKey observations:\")\n",
    "    print(\"- Shorter channel → Higher current (Id ~ 1/L)\")\n",
    "    print(\"- Short-channel effects may reduce Vth (DIBL)\")\n",
    "    print(\"- Subthreshold slope may degrade at very short L\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 6. DIBL Analysis (Drain-Induced Barrier Lowering)\n",
    "\n",
    "DIBL is a short-channel effect where the drain voltage affects the threshold voltage."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Simulate at low and high Vds to measure DIBL\n",
    "Vds_low = 0.05\n",
    "Vds_high = 1.0\n",
    "dibl_results = {}\n",
    "\n",
    "print(\"DIBL Analysis:\")\n",
    "print(\"=\"*50)\n",
    "\n",
    "for Vds in [Vds_low, Vds_high]:\n",
    "    print(f\"\\nVds = {Vds}V...\")\n",
    "    \n",
    "    sim = create_mosfet(\n",
    "        channel_length=0.1,\n",
    "        gate_oxide_thickness=0.005,\n",
    "        channel_doping=1e18,\n",
    "        source_drain_doping=1e20,\n",
    "        device_type='nmos',\n",
    "        temperature=300,\n",
    "        log_iv=True,\n",
    "        iv_file=f\"dibl_vds{int(Vds*100)}\",\n",
    "        vgs_sweep=(0.0, 1.5, 0.02),\n",
    "        vds=Vds\n",
    "    )\n",
    "    \n",
    "    result = sim.run()\n",
    "    \n",
    "    if result.returncode == 0:\n",
    "        try:\n",
    "            iv = sim.get_iv_data()\n",
    "            Vgs, Id = iv.get_transfer_characteristic(gate_electrode=3, drain_electrode=2)\n",
    "            dibl_results[Vds] = (np.array(Vgs), np.array(Id))\n",
    "            print(f\"  Success\")\n",
    "        except:\n",
    "            print(f\"  Could not parse data\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Plot DIBL comparison\n",
    "if len(dibl_results) == 2:\n",
    "    plt.figure(figsize=(10, 6))\n",
    "    \n",
    "    Vgs_low, Id_low = dibl_results[Vds_low]\n",
    "    Vgs_high, Id_high = dibl_results[Vds_high]\n",
    "    \n",
    "    plt.semilogy(Vgs_low, Id_low, 'b-', linewidth=2, label=f'Vds = {Vds_low}V')\n",
    "    plt.semilogy(Vgs_high, Id_high, 'r-', linewidth=2, label=f'Vds = {Vds_high}V')\n",
    "    \n",
    "    plt.xlabel('Gate Voltage Vgs (V)', fontsize=12)\n",
    "    plt.ylabel('Drain Current Id (A)', fontsize=12)\n",
    "    plt.title('DIBL Analysis (PADRE Simulation)', fontsize=14)\n",
    "    plt.legend()\n",
    "    plt.grid(True, alpha=0.3)\n",
    "    plt.xlim(0, 1.5)\n",
    "    \n",
    "    plt.tight_layout()\n",
    "    plt.show()\n",
    "    \n",
    "    # Extract Vth at constant current and calculate DIBL\n",
    "    I_th = 1e-7  # 100 nA\n",
    "    \n",
    "    idx_low = np.where(Id_low > I_th)[0]\n",
    "    idx_high = np.where(Id_high > I_th)[0]\n",
    "    \n",
    "    if len(idx_low) > 0 and len(idx_high) > 0:\n",
    "        Vth_low = Vgs_low[idx_low[0]]\n",
    "        Vth_high = Vgs_high[idx_high[0]]\n",
    "        \n",
    "        delta_Vth = Vth_low - Vth_high\n",
    "        delta_Vds = Vds_high - Vds_low\n",
    "        DIBL = delta_Vth / delta_Vds * 1000  # mV/V\n",
    "        \n",
    "        print(f\"\\nDIBL Analysis Results:\")\n",
    "        print(\"=\"*40)\n",
    "        print(f\"Vth at Vds={Vds_low}V: {Vth_low:.3f} V\")\n",
    "        print(f\"Vth at Vds={Vds_high}V: {Vth_high:.3f} V\")\n",
    "        print(f\"ΔVth = {delta_Vth*1000:.1f} mV\")\n",
    "        print(f\"DIBL = {DIBL:.1f} mV/V\")\n",
    "        print(f\"\\nNote: DIBL < 100 mV/V is typically acceptable\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 7. Oxide Thickness Effect\n",
    "\n",
    "Gate oxide thickness affects Cox, Vth, and overall device performance."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Compare different oxide thicknesses\n",
    "tox_values = [0.002, 0.005, 0.010]  # 2nm, 5nm, 10nm\n",
    "tox_results = {}\n",
    "\n",
    "print(\"Oxide Thickness Comparison:\")\n",
    "print(\"=\"*50)\n",
    "\n",
    "for tox in tox_values:\n",
    "    print(f\"\\ntox = {tox*1000:.0f} nm...\")\n",
    "    Cox_calc = eps_ox / (tox * 1e-4)  # F/cm^2\n",
    "    print(f\"  Cox = {Cox_calc*1e6:.2f} μF/cm²\")\n",
    "    \n",
    "    sim = create_mosfet(\n",
    "        channel_length=0.1,\n",
    "        gate_oxide_thickness=tox,\n",
    "        channel_doping=1e18,\n",
    "        source_drain_doping=1e20,\n",
    "        device_type='nmos',\n",
    "        temperature=300,\n",
    "        log_iv=True,\n",
    "        iv_file=f\"tox_{int(tox*1000)}nm\",\n",
    "        vgs_sweep=(0.0, 1.5, 0.05),\n",
    "        vds=0.1\n",
    "    )\n",
    "    \n",
    "    result = sim.run()\n",
    "    \n",
    "    if result.returncode == 0:\n",
    "        try:\n",
    "            iv = sim.get_iv_data()\n",
    "            Vgs, Id = iv.get_transfer_characteristic(gate_electrode=3, drain_electrode=2)\n",
    "            tox_results[tox] = (np.array(Vgs), np.array(Id))\n",
    "            print(f\"  Simulation success\")\n",
    "        except:\n",
    "            print(f\"  Could not parse data\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Plot oxide thickness comparison\n",
    "if tox_results:\n",
    "    plt.figure(figsize=(10, 6))\n",
    "    \n",
    "    colors = ['blue', 'green', 'red']\n",
    "    \n",
    "    for i, (tox, (Vgs, Id)) in enumerate(tox_results.items()):\n",
    "        color = colors[i % len(colors)]\n",
    "        label = f'tox = {tox*1000:.0f} nm'\n",
    "        plt.plot(Vgs, Id * 1e6, color=color, linewidth=2, label=label)\n",
    "    \n",
    "    plt.xlabel('Gate Voltage Vgs (V)', fontsize=12)\n",
    "    plt.ylabel('Drain Current Id (μA)', fontsize=12)\n",
    "    plt.title('Effect of Oxide Thickness (PADRE Simulation)', fontsize=14)\n",
    "    plt.legend()\n",
    "    plt.grid(True, alpha=0.3)\n",
    "    plt.xlim(0, 1.5)\n",
    "    \n",
    "    plt.tight_layout()\n",
    "    plt.show()\n",
    "    \n",
    "    print(\"\\nKey observations:\")\n",
    "    print(\"- Thinner oxide → Higher Cox → Higher current\")\n",
    "    print(\"- Thinner oxide → Better gate control\")\n",
    "    print(\"- Trade-off: Thinner oxide increases gate leakage\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 8. Exercises\n",
    "\n",
    "### Exercise 1: PMOS Transistor\n",
    "Create a PMOS transistor and compare its characteristics to the NMOS."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Exercise 1: PMOS simulation\n",
    "sim_pmos = create_mosfet(\n",
    "    channel_length=0.1,\n",
    "    gate_oxide_thickness=0.005,\n",
    "    channel_doping=1e18,\n",
    "    source_drain_doping=1e20,\n",
    "    device_type='pmos',  # PMOS\n",
    "    temperature=300,\n",
    "    log_iv=True,\n",
    "    iv_file=\"pmos_idvg\",\n",
    "    vgs_sweep=(0.0, -1.5, -0.05),  # Negative voltages for PMOS\n",
    "    vds=-0.1                        # Negative Vds for PMOS\n",
    ")\n",
    "\n",
    "print(\"Running PMOS simulation...\")\n",
    "result_pmos = sim_pmos.run()\n",
    "\n",
    "if result_pmos.returncode == 0:\n",
    "    print(\"PMOS simulation completed!\")\n",
    "    \n",
    "    try:\n",
    "        iv_pmos = sim_pmos.get_iv_data()\n",
    "        Vgs_p, Id_p = iv_pmos.get_transfer_characteristic(gate_electrode=3, drain_electrode=2)\n",
    "        \n",
    "        plt.figure(figsize=(10, 6))\n",
    "        plt.plot(np.abs(Vgs_p), np.abs(Id_p) * 1e6, 'r-o', linewidth=2, label='PMOS')\n",
    "        \n",
    "        plt.xlabel('|Vgs| (V)', fontsize=12)\n",
    "        plt.ylabel('|Id| (μA)', fontsize=12)\n",
    "        plt.title('PMOS Transfer Characteristic', fontsize=14)\n",
    "        plt.legend()\n",
    "        plt.grid(True, alpha=0.3)\n",
    "        \n",
    "        plt.tight_layout()\n",
    "        plt.show()\n",
    "        \n",
    "        print(\"\\nPMOS vs NMOS:\")\n",
    "        print(\"- PMOS uses holes as carriers (lower mobility)\")\n",
    "        print(\"- PMOS current ~2-3x lower than NMOS at same |Vgs|\")\n",
    "        print(\"- PMOS turns on with negative Vgs\")\n",
    "        \n",
    "    except Exception as e:\n",
    "        print(f\"Could not plot: {e}\")\n",
    "else:\n",
    "    print(\"Simulation failed\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Summary\n",
    "\n",
    "In this notebook, you learned:\n",
    "\n",
    "1. **MOSFET Structure**: Source, drain, gate, and channel regions\n",
    "2. **Running PADRE Simulations**: Using `create_mosfet()` and `sim.run()`\n",
    "3. **Transfer Characteristics**: Id vs Vgs from PADRE simulation\n",
    "4. **Output Characteristics**: Linear and saturation regions\n",
    "5. **Parameter Extraction**: Vth, gm, SS from simulated data\n",
    "6. **Short-Channel Effects**: DIBL analysis from simulation\n",
    "7. **Design Parameters**: Effect of channel length and oxide thickness\n",
    "\n",
    "**Key Equations:**\n",
    "- Linear region: $I_d = \\mu C_{ox}\\frac{W}{L}[(V_{gs}-V_{th})V_{ds} - \\frac{V_{ds}^2}{2}]$\n",
    "- Saturation: $I_d = \\frac{1}{2}\\mu C_{ox}\\frac{W}{L}(V_{gs}-V_{th})^2$\n",
    "\n",
    "**Next**: [05 - BJT](05_BJT.ipynb) - Bipolar Junction Transistors"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.8.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}