// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "04/13/2015 19:35:54"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE2_115_Default (
	\HSMC_CLKIN_P1(n) ,
	\HSMC_CLKIN_P2(n) ,
	\HSMC_CLKOUT_P1(n) ,
	\HSMC_CLKOUT_P2(n) ,
	\HSMC_RX_D_P[0](n) ,
	\HSMC_RX_D_P[1](n) ,
	\HSMC_RX_D_P[2](n) ,
	\HSMC_RX_D_P[3](n) ,
	\HSMC_RX_D_P[4](n) ,
	\HSMC_RX_D_P[5](n) ,
	\HSMC_RX_D_P[6](n) ,
	\HSMC_RX_D_P[7](n) ,
	\HSMC_RX_D_P[8](n) ,
	\HSMC_RX_D_P[9](n) ,
	\HSMC_RX_D_P[10](n) ,
	\HSMC_RX_D_P[11](n) ,
	\HSMC_RX_D_P[12](n) ,
	\HSMC_RX_D_P[13](n) ,
	\HSMC_RX_D_P[14](n) ,
	\HSMC_RX_D_P[15](n) ,
	\HSMC_RX_D_P[16](n) ,
	\HSMC_TX_D_P[0](n) ,
	\HSMC_TX_D_P[1](n) ,
	\HSMC_TX_D_P[2](n) ,
	\HSMC_TX_D_P[3](n) ,
	\HSMC_TX_D_P[4](n) ,
	\HSMC_TX_D_P[5](n) ,
	\HSMC_TX_D_P[6](n) ,
	\HSMC_TX_D_P[7](n) ,
	\HSMC_TX_D_P[8](n) ,
	\HSMC_TX_D_P[9](n) ,
	\HSMC_TX_D_P[10](n) ,
	\HSMC_TX_D_P[11](n) ,
	\HSMC_TX_D_P[12](n) ,
	\HSMC_TX_D_P[13](n) ,
	\HSMC_TX_D_P[14](n) ,
	\HSMC_TX_D_P[15](n) ,
	\HSMC_TX_D_P[16](n) ,
	CLOCK_50,
	CLOCK2_50,
	CLOCK3_50,
	ENETCLK_25,
	SMA_CLKIN,
	SMA_CLKOUT,
	LEDG,
	LEDR,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	LCD_BLON,
	LCD_DATA,
	LCD_EN,
	LCD_ON,
	LCD_RS,
	LCD_RW,
	UART_CTS,
	UART_RTS,
	UART_RXD,
	UART_TXD,
	PS2_CLK,
	PS2_DAT,
	PS2_CLK2,
	PS2_DAT2,
	SD_CLK,
	SD_CMD,
	SD_DAT,
	SD_WP_N,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS,
	AUD_ADCDAT,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_DACDAT,
	AUD_DACLRCK,
	AUD_XCK,
	EEP_I2C_SCLK,
	EEP_I2C_SDAT,
	I2C_SCLK,
	I2C_SDAT,
	ENET0_GTX_CLK,
	ENET0_INT_N,
	ENET0_MDC,
	ENET0_MDIO,
	ENET0_RST_N,
	ENET0_RX_CLK,
	ENET0_RX_COL,
	ENET0_RX_CRS,
	ENET0_RX_DATA,
	ENET0_RX_DV,
	ENET0_RX_ER,
	ENET0_TX_CLK,
	ENET0_TX_DATA,
	ENET0_TX_EN,
	ENET0_TX_ER,
	ENET0_LINK100,
	ENET1_GTX_CLK,
	ENET1_INT_N,
	ENET1_MDC,
	ENET1_MDIO,
	ENET1_RST_N,
	ENET1_RX_CLK,
	ENET1_RX_COL,
	ENET1_RX_CRS,
	ENET1_RX_DATA,
	ENET1_RX_DV,
	ENET1_RX_ER,
	ENET1_TX_CLK,
	ENET1_TX_DATA,
	ENET1_TX_EN,
	ENET1_TX_ER,
	ENET1_LINK100,
	TD_CLK27,
	TD_DATA,
	TD_HS,
	TD_RESET_N,
	TD_VS,
	OTG_DATA,
	OTG_ADDR,
	OTG_CS_N,
	OTG_WR_N,
	OTG_RD_N,
	OTG_INT,
	OTG_RST_N,
	IRDA_RXD,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_DQM,
	DRAM_RAS_N,
	DRAM_WE_N,
	SRAM_ADDR,
	SRAM_CE_N,
	SRAM_DQ,
	SRAM_LB_N,
	SRAM_OE_N,
	SRAM_UB_N,
	SRAM_WE_N,
	FL_ADDR,
	FL_CE_N,
	FL_DQ,
	FL_OE_N,
	FL_RST_N,
	FL_RY,
	FL_WE_N,
	FL_WP_N,
	GPIO,
	HSMC_CLKIN_P1,
	HSMC_CLKIN_P2,
	HSMC_CLKIN0,
	HSMC_CLKOUT_P1,
	HSMC_CLKOUT_P2,
	HSMC_CLKOUT0,
	HSMC_D,
	HSMC_RX_D_P,
	HSMC_TX_D_P,
	EX_IO);
input 	\HSMC_CLKIN_P1(n) ;
input 	\HSMC_CLKIN_P2(n) ;
output 	\HSMC_CLKOUT_P1(n) ;
output 	\HSMC_CLKOUT_P2(n) ;
input 	\HSMC_RX_D_P[0](n) ;
input 	\HSMC_RX_D_P[1](n) ;
input 	\HSMC_RX_D_P[2](n) ;
input 	\HSMC_RX_D_P[3](n) ;
input 	\HSMC_RX_D_P[4](n) ;
input 	\HSMC_RX_D_P[5](n) ;
input 	\HSMC_RX_D_P[6](n) ;
input 	\HSMC_RX_D_P[7](n) ;
input 	\HSMC_RX_D_P[8](n) ;
input 	\HSMC_RX_D_P[9](n) ;
input 	\HSMC_RX_D_P[10](n) ;
input 	\HSMC_RX_D_P[11](n) ;
input 	\HSMC_RX_D_P[12](n) ;
input 	\HSMC_RX_D_P[13](n) ;
input 	\HSMC_RX_D_P[14](n) ;
input 	\HSMC_RX_D_P[15](n) ;
input 	\HSMC_RX_D_P[16](n) ;
output 	\HSMC_TX_D_P[0](n) ;
output 	\HSMC_TX_D_P[1](n) ;
output 	\HSMC_TX_D_P[2](n) ;
output 	\HSMC_TX_D_P[3](n) ;
output 	\HSMC_TX_D_P[4](n) ;
output 	\HSMC_TX_D_P[5](n) ;
output 	\HSMC_TX_D_P[6](n) ;
output 	\HSMC_TX_D_P[7](n) ;
output 	\HSMC_TX_D_P[8](n) ;
output 	\HSMC_TX_D_P[9](n) ;
output 	\HSMC_TX_D_P[10](n) ;
output 	\HSMC_TX_D_P[11](n) ;
output 	\HSMC_TX_D_P[12](n) ;
output 	\HSMC_TX_D_P[13](n) ;
output 	\HSMC_TX_D_P[14](n) ;
output 	\HSMC_TX_D_P[15](n) ;
output 	\HSMC_TX_D_P[16](n) ;
input 	CLOCK_50;
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	ENETCLK_25;
input 	SMA_CLKIN;
output 	SMA_CLKOUT;
output 	[8:0] LEDG;
output 	[17:0] LEDR;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	LCD_BLON;
inout 	[7:0] LCD_DATA;
output 	LCD_EN;
output 	LCD_ON;
output 	LCD_RS;
output 	LCD_RW;
output 	UART_CTS;
input 	UART_RTS;
input 	UART_RXD;
output 	UART_TXD;
inout 	PS2_CLK;
inout 	PS2_DAT;
inout 	PS2_CLK2;
inout 	PS2_DAT2;
output 	SD_CLK;
inout 	SD_CMD;
inout 	[3:0] SD_DAT;
input 	SD_WP_N;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;
input 	AUD_ADCDAT;
inout 	AUD_ADCLRCK;
inout 	AUD_BCLK;
output 	AUD_DACDAT;
inout 	AUD_DACLRCK;
output 	AUD_XCK;
output 	EEP_I2C_SCLK;
inout 	EEP_I2C_SDAT;
output 	I2C_SCLK;
inout 	I2C_SDAT;
output 	ENET0_GTX_CLK;
input 	ENET0_INT_N;
output 	ENET0_MDC;
input 	ENET0_MDIO;
output 	ENET0_RST_N;
input 	ENET0_RX_CLK;
input 	ENET0_RX_COL;
input 	ENET0_RX_CRS;
input 	[3:0] ENET0_RX_DATA;
input 	ENET0_RX_DV;
input 	ENET0_RX_ER;
input 	ENET0_TX_CLK;
output 	[3:0] ENET0_TX_DATA;
output 	ENET0_TX_EN;
output 	ENET0_TX_ER;
input 	ENET0_LINK100;
output 	ENET1_GTX_CLK;
input 	ENET1_INT_N;
output 	ENET1_MDC;
input 	ENET1_MDIO;
output 	ENET1_RST_N;
input 	ENET1_RX_CLK;
input 	ENET1_RX_COL;
input 	ENET1_RX_CRS;
input 	[3:0] ENET1_RX_DATA;
input 	ENET1_RX_DV;
input 	ENET1_RX_ER;
input 	ENET1_TX_CLK;
output 	[3:0] ENET1_TX_DATA;
output 	ENET1_TX_EN;
output 	ENET1_TX_ER;
input 	ENET1_LINK100;
input 	TD_CLK27;
input 	[7:0] TD_DATA;
input 	TD_HS;
output 	TD_RESET_N;
input 	TD_VS;
inout 	[15:0] OTG_DATA;
output 	[1:0] OTG_ADDR;
output 	OTG_CS_N;
output 	OTG_WR_N;
output 	OTG_RD_N;
input 	OTG_INT;
output 	OTG_RST_N;
input 	IRDA_RXD;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
inout 	[31:0] DRAM_DQ;
output 	[3:0] DRAM_DQM;
output 	DRAM_RAS_N;
output 	DRAM_WE_N;
output 	[19:0] SRAM_ADDR;
output 	SRAM_CE_N;
inout 	[15:0] SRAM_DQ;
output 	SRAM_LB_N;
output 	SRAM_OE_N;
output 	SRAM_UB_N;
output 	SRAM_WE_N;
output 	[22:0] FL_ADDR;
output 	FL_CE_N;
inout 	[7:0] FL_DQ;
output 	FL_OE_N;
output 	FL_RST_N;
input 	FL_RY;
output 	FL_WE_N;
output 	FL_WP_N;
inout 	[35:0] GPIO;
input 	HSMC_CLKIN_P1;
input 	HSMC_CLKIN_P2;
input 	HSMC_CLKIN0;
output 	HSMC_CLKOUT_P1;
output 	HSMC_CLKOUT_P2;
output 	HSMC_CLKOUT0;
inout 	[3:0] HSMC_D;
input 	[16:0] HSMC_RX_D_P;
output 	[16:0] HSMC_TX_D_P;
inout 	[6:0] EX_IO;

// Design Ports Information
// CLOCK3_50	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENETCLK_25	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SMA_CLKIN	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SMA_CLKOUT	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_BLON	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_EN	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_ON	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_RS	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_RW	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// UART_CTS	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// UART_RTS	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// UART_RXD	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// UART_TXD	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_CLK	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_WP_N	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_ADCDAT	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_XCK	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EEP_I2C_SCLK	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// I2C_SCLK	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET0_GTX_CLK	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_INT_N	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_MDC	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_MDIO	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RST_N	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_CLK	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_COL	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_CRS	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_DATA[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_DATA[1]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_DATA[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_DATA[3]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_DV	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_ER	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_CLK	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_DATA[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_DATA[1]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_DATA[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_DATA[3]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_EN	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_ER	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_LINK100	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET1_GTX_CLK	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_INT_N	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_MDC	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_MDIO	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RST_N	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_CLK	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_COL	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_CRS	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_DATA[0]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_DATA[1]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_DATA[2]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_DATA[3]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_DV	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_ER	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_CLK	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_DATA[0]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_DATA[1]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_DATA[2]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_DATA[3]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_EN	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_ER	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_LINK100	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_CLK27	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[0]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[2]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[3]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[4]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[5]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[6]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[7]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_HS	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_RESET_N	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TD_VS	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_ADDR[0]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_ADDR[1]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_CS_N	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_WR_N	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_RD_N	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_INT	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_RST_N	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IRDA_RXD	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[0]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[1]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[2]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[3]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_CE_N	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_LB_N	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_OE_N	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_UB_N	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_WE_N	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[0]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[1]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[2]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[4]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[5]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[6]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[7]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[8]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[9]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[10]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[11]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[12]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[13]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[14]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[16]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[17]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[18]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[19]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[20]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[21]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[22]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_CE_N	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_OE_N	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_RST_N	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_RY	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FL_WE_N	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_WP_N	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HSMC_CLKIN_P1	=>  Location: PIN_J27,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_CLKIN_P2	=>  Location: PIN_Y27,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_CLKIN0	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HSMC_CLKOUT_P1	=>  Location: PIN_G23,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_CLKOUT_P2	=>  Location: PIN_V23,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_CLKOUT0	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_P[0]	=>  Location: PIN_F24,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[1]	=>  Location: PIN_D26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[2]	=>  Location: PIN_F26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[3]	=>  Location: PIN_G25,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[4]	=>  Location: PIN_H25,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[5]	=>  Location: PIN_K25,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[6]	=>  Location: PIN_L23,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[7]	=>  Location: PIN_M25,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[8]	=>  Location: PIN_R25,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[9]	=>  Location: PIN_T25,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[10]	=>  Location: PIN_U25,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[11]	=>  Location: PIN_L21,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[12]	=>  Location: PIN_N25,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[13]	=>  Location: PIN_P25,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[14]	=>  Location: PIN_P21,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[15]	=>  Location: PIN_R22,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[16]	=>  Location: PIN_T21,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_TX_D_P[0]	=>  Location: PIN_D27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[1]	=>  Location: PIN_E27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[2]	=>  Location: PIN_F27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[3]	=>  Location: PIN_G27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[4]	=>  Location: PIN_K27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[5]	=>  Location: PIN_M27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[6]	=>  Location: PIN_K21,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[7]	=>  Location: PIN_H23,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[8]	=>  Location: PIN_J23,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[9]	=>  Location: PIN_P27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[10]	=>  Location: PIN_J25,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[11]	=>  Location: PIN_L27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[12]	=>  Location: PIN_V25,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[13]	=>  Location: PIN_R27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[14]	=>  Location: PIN_U27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[15]	=>  Location: PIN_V27,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[16]	=>  Location: PIN_U22,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// PS2_CLK	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_DAT	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_CLK2	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_DAT2	=>  Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HSMC_D[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_D[1]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_D[2]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_D[3]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_IO[0]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[3]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[4]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[5]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[6]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[3]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[6]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[7]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_CMD	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_DAT[0]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_DAT[1]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_DAT[2]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_DAT[3]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_ADCLRCK	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_BCLK	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_DACLRCK	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EEP_I2C_SDAT	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// I2C_SDAT	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[0]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[1]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[2]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[3]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[4]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[5]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[6]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[7]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[8]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[9]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[10]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[11]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[12]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[13]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[14]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[15]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[16]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[17]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[18]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[19]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[20]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[21]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[22]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[23]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[24]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[25]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[26]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[27]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[28]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[29]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[30]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[31]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[0]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[1]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[2]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[3]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[4]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[5]	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[6]	=>  Location: PIN_AH11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[7]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[0]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[1]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[4]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[5]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[7]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[8]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[9]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[10]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[11]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[12]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[13]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[14]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[15]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[16]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[17]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[18]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[19]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[20]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[21]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[22]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[23]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[24]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[25]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[26]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[27]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[28]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[29]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[30]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[31]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[32]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[33]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[34]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[35]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK2_50	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HSMC_CLKIN_P1(n)	=>  Location: PIN_J28,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_CLKIN_P2(n)	=>  Location: PIN_Y28,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_CLKOUT_P1(n)	=>  Location: PIN_G24,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_CLKOUT_P2(n)	=>  Location: PIN_V24,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_RX_D_P[0](n)	=>  Location: PIN_F25,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[1](n)	=>  Location: PIN_C27,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[2](n)	=>  Location: PIN_E26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[3](n)	=>  Location: PIN_G26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[4](n)	=>  Location: PIN_H26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[5](n)	=>  Location: PIN_K26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[6](n)	=>  Location: PIN_L24,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[7](n)	=>  Location: PIN_M26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[8](n)	=>  Location: PIN_R26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[9](n)	=>  Location: PIN_T26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[10](n)	=>  Location: PIN_U26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[11](n)	=>  Location: PIN_L22,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[12](n)	=>  Location: PIN_N26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[13](n)	=>  Location: PIN_P26,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[14](n)	=>  Location: PIN_R21,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[15](n)	=>  Location: PIN_R23,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_RX_D_P[16](n)	=>  Location: PIN_T22,	 I/O Standard: LVDS,	 Current Strength: Default
// HSMC_TX_D_P[0](n)	=>  Location: PIN_D28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[1](n)	=>  Location: PIN_E28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[2](n)	=>  Location: PIN_F28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[3](n)	=>  Location: PIN_G28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[4](n)	=>  Location: PIN_K28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[5](n)	=>  Location: PIN_M28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[6](n)	=>  Location: PIN_K22,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[7](n)	=>  Location: PIN_H24,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[8](n)	=>  Location: PIN_J24,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[9](n)	=>  Location: PIN_P28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[10](n)	=>  Location: PIN_J26,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[11](n)	=>  Location: PIN_L28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[12](n)	=>  Location: PIN_V26,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[13](n)	=>  Location: PIN_R28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[14](n)	=>  Location: PIN_U28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[15](n)	=>  Location: PIN_V28,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// HSMC_TX_D_P[16](n)	=>  Location: PIN_V22,	 I/O Standard: LVDS,	 Current Strength: Maximum Current


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DE2_115_Default_v.sdo");
// synopsys translate_on

wire \CLOCK3_50~input_o ;
wire \ENETCLK_25~input_o ;
wire \SMA_CLKIN~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \UART_RTS~input_o ;
wire \UART_RXD~input_o ;
wire \SD_WP_N~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \ENET0_INT_N~input_o ;
wire \ENET0_MDIO~input_o ;
wire \ENET0_RX_CLK~input_o ;
wire \ENET0_RX_COL~input_o ;
wire \ENET0_RX_CRS~input_o ;
wire \ENET0_RX_DATA[0]~input_o ;
wire \ENET0_RX_DATA[1]~input_o ;
wire \ENET0_RX_DATA[2]~input_o ;
wire \ENET0_RX_DATA[3]~input_o ;
wire \ENET0_RX_DV~input_o ;
wire \ENET0_RX_ER~input_o ;
wire \ENET0_TX_CLK~input_o ;
wire \ENET0_LINK100~input_o ;
wire \ENET1_INT_N~input_o ;
wire \ENET1_MDIO~input_o ;
wire \ENET1_RX_CLK~input_o ;
wire \ENET1_RX_COL~input_o ;
wire \ENET1_RX_CRS~input_o ;
wire \ENET1_RX_DATA[0]~input_o ;
wire \ENET1_RX_DATA[1]~input_o ;
wire \ENET1_RX_DATA[2]~input_o ;
wire \ENET1_RX_DATA[3]~input_o ;
wire \ENET1_RX_DV~input_o ;
wire \ENET1_RX_ER~input_o ;
wire \ENET1_TX_CLK~input_o ;
wire \ENET1_LINK100~input_o ;
wire \TD_CLK27~input_o ;
wire \TD_DATA[0]~input_o ;
wire \TD_DATA[1]~input_o ;
wire \TD_DATA[2]~input_o ;
wire \TD_DATA[3]~input_o ;
wire \TD_DATA[4]~input_o ;
wire \TD_DATA[5]~input_o ;
wire \TD_DATA[6]~input_o ;
wire \TD_DATA[7]~input_o ;
wire \TD_HS~input_o ;
wire \TD_VS~input_o ;
wire \OTG_INT~input_o ;
wire \IRDA_RXD~input_o ;
wire \FL_RY~input_o ;
wire \HSMC_CLKIN_P1~input_o ;
wire \HSMC_CLKIN_P2~input_o ;
wire \HSMC_CLKIN0~input_o ;
wire \HSMC_RX_D_P[0]~input_o ;
wire \HSMC_RX_D_P[1]~input_o ;
wire \HSMC_RX_D_P[2]~input_o ;
wire \HSMC_RX_D_P[3]~input_o ;
wire \HSMC_RX_D_P[4]~input_o ;
wire \HSMC_RX_D_P[5]~input_o ;
wire \HSMC_RX_D_P[6]~input_o ;
wire \HSMC_RX_D_P[7]~input_o ;
wire \HSMC_RX_D_P[8]~input_o ;
wire \HSMC_RX_D_P[9]~input_o ;
wire \HSMC_RX_D_P[10]~input_o ;
wire \HSMC_RX_D_P[11]~input_o ;
wire \HSMC_RX_D_P[12]~input_o ;
wire \HSMC_RX_D_P[13]~input_o ;
wire \HSMC_RX_D_P[14]~input_o ;
wire \HSMC_RX_D_P[15]~input_o ;
wire \HSMC_RX_D_P[16]~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_DAT~input_o ;
wire \PS2_CLK2~input_o ;
wire \PS2_DAT2~input_o ;
wire \HSMC_D[0]~input_o ;
wire \HSMC_D[1]~input_o ;
wire \HSMC_D[2]~input_o ;
wire \HSMC_D[3]~input_o ;
wire \EX_IO[0]~input_o ;
wire \EX_IO[1]~input_o ;
wire \EX_IO[2]~input_o ;
wire \EX_IO[3]~input_o ;
wire \EX_IO[4]~input_o ;
wire \EX_IO[5]~input_o ;
wire \EX_IO[6]~input_o ;
wire \LCD_DATA[0]~input_o ;
wire \LCD_DATA[1]~input_o ;
wire \LCD_DATA[2]~input_o ;
wire \LCD_DATA[3]~input_o ;
wire \LCD_DATA[4]~input_o ;
wire \LCD_DATA[5]~input_o ;
wire \LCD_DATA[6]~input_o ;
wire \LCD_DATA[7]~input_o ;
wire \SD_CMD~input_o ;
wire \SD_DAT[0]~input_o ;
wire \SD_DAT[1]~input_o ;
wire \SD_DAT[2]~input_o ;
wire \SD_DAT[3]~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_BCLK~input_o ;
wire \EEP_I2C_SDAT~input_o ;
wire \I2C_SDAT~input_o ;
wire \OTG_DATA[0]~input_o ;
wire \OTG_DATA[1]~input_o ;
wire \OTG_DATA[2]~input_o ;
wire \OTG_DATA[3]~input_o ;
wire \OTG_DATA[4]~input_o ;
wire \OTG_DATA[5]~input_o ;
wire \OTG_DATA[6]~input_o ;
wire \OTG_DATA[7]~input_o ;
wire \OTG_DATA[8]~input_o ;
wire \OTG_DATA[9]~input_o ;
wire \OTG_DATA[10]~input_o ;
wire \OTG_DATA[11]~input_o ;
wire \OTG_DATA[12]~input_o ;
wire \OTG_DATA[13]~input_o ;
wire \OTG_DATA[14]~input_o ;
wire \OTG_DATA[15]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \DRAM_DQ[16]~input_o ;
wire \DRAM_DQ[17]~input_o ;
wire \DRAM_DQ[18]~input_o ;
wire \DRAM_DQ[19]~input_o ;
wire \DRAM_DQ[20]~input_o ;
wire \DRAM_DQ[21]~input_o ;
wire \DRAM_DQ[22]~input_o ;
wire \DRAM_DQ[23]~input_o ;
wire \DRAM_DQ[24]~input_o ;
wire \DRAM_DQ[25]~input_o ;
wire \DRAM_DQ[26]~input_o ;
wire \DRAM_DQ[27]~input_o ;
wire \DRAM_DQ[28]~input_o ;
wire \DRAM_DQ[29]~input_o ;
wire \DRAM_DQ[30]~input_o ;
wire \DRAM_DQ[31]~input_o ;
wire \SRAM_DQ[0]~input_o ;
wire \SRAM_DQ[1]~input_o ;
wire \SRAM_DQ[2]~input_o ;
wire \SRAM_DQ[3]~input_o ;
wire \SRAM_DQ[4]~input_o ;
wire \SRAM_DQ[5]~input_o ;
wire \SRAM_DQ[6]~input_o ;
wire \SRAM_DQ[7]~input_o ;
wire \SRAM_DQ[8]~input_o ;
wire \SRAM_DQ[9]~input_o ;
wire \SRAM_DQ[10]~input_o ;
wire \SRAM_DQ[11]~input_o ;
wire \SRAM_DQ[12]~input_o ;
wire \SRAM_DQ[13]~input_o ;
wire \SRAM_DQ[14]~input_o ;
wire \SRAM_DQ[15]~input_o ;
wire \FL_DQ[0]~input_o ;
wire \FL_DQ[1]~input_o ;
wire \FL_DQ[2]~input_o ;
wire \FL_DQ[3]~input_o ;
wire \FL_DQ[4]~input_o ;
wire \FL_DQ[5]~input_o ;
wire \FL_DQ[6]~input_o ;
wire \FL_DQ[7]~input_o ;
wire \GPIO[0]~input_o ;
wire \GPIO[1]~input_o ;
wire \GPIO[2]~input_o ;
wire \GPIO[3]~input_o ;
wire \GPIO[4]~input_o ;
wire \GPIO[5]~input_o ;
wire \GPIO[6]~input_o ;
wire \GPIO[7]~input_o ;
wire \GPIO[8]~input_o ;
wire \GPIO[9]~input_o ;
wire \GPIO[10]~input_o ;
wire \GPIO[11]~input_o ;
wire \GPIO[12]~input_o ;
wire \GPIO[13]~input_o ;
wire \GPIO[14]~input_o ;
wire \GPIO[15]~input_o ;
wire \GPIO[16]~input_o ;
wire \GPIO[17]~input_o ;
wire \GPIO[18]~input_o ;
wire \GPIO[19]~input_o ;
wire \GPIO[20]~input_o ;
wire \GPIO[21]~input_o ;
wire \GPIO[22]~input_o ;
wire \GPIO[23]~input_o ;
wire \GPIO[24]~input_o ;
wire \GPIO[25]~input_o ;
wire \GPIO[26]~input_o ;
wire \GPIO[27]~input_o ;
wire \GPIO[28]~input_o ;
wire \GPIO[29]~input_o ;
wire \GPIO[30]~input_o ;
wire \GPIO[31]~input_o ;
wire \GPIO[32]~input_o ;
wire \GPIO[33]~input_o ;
wire \GPIO[34]~input_o ;
wire \GPIO[35]~input_o ;
wire \AUD_DACLRCK~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \Cont[0]~75_combout ;
wire \KEY[0]~input_o ;
wire \Cont[1]~25_combout ;
wire \Cont[1]~26 ;
wire \Cont[2]~27_combout ;
wire \Cont[2]~28 ;
wire \Cont[3]~29_combout ;
wire \Cont[3]~30 ;
wire \Cont[4]~31_combout ;
wire \Cont[4]~32 ;
wire \Cont[5]~33_combout ;
wire \Cont[5]~34 ;
wire \Cont[6]~35_combout ;
wire \Cont[6]~36 ;
wire \Cont[7]~37_combout ;
wire \Cont[7]~38 ;
wire \Cont[8]~39_combout ;
wire \Cont[8]~40 ;
wire \Cont[9]~41_combout ;
wire \Cont[9]~42 ;
wire \Cont[10]~43_combout ;
wire \Cont[10]~44 ;
wire \Cont[11]~45_combout ;
wire \Cont[11]~46 ;
wire \Cont[12]~47_combout ;
wire \Cont[12]~48 ;
wire \Cont[13]~49_combout ;
wire \Cont[13]~50 ;
wire \Cont[14]~51_combout ;
wire \Cont[14]~52 ;
wire \Cont[15]~53_combout ;
wire \Cont[15]~54 ;
wire \Cont[16]~55_combout ;
wire \Cont[16]~56 ;
wire \Cont[17]~57_combout ;
wire \Cont[17]~58 ;
wire \Cont[18]~59_combout ;
wire \Cont[18]~60 ;
wire \Cont[19]~61_combout ;
wire \Cont[19]~62 ;
wire \Cont[20]~63_combout ;
wire \Cont[20]~64 ;
wire \Cont[21]~65_combout ;
wire \Cont[21]~66 ;
wire \Cont[22]~67_combout ;
wire \Cont[22]~68 ;
wire \Cont[23]~69_combout ;
wire \Cont[23]~70 ;
wire \Cont[24]~71_combout ;
wire \Cont[24]~72 ;
wire \Cont[25]~73_combout ;
wire \r0|Cont[0]~57_combout ;
wire \r0|Cont[1]~19_combout ;
wire \r0|Cont[1]~20 ;
wire \r0|Cont[2]~21_combout ;
wire \r0|Cont[2]~22 ;
wire \r0|Cont[3]~23_combout ;
wire \r0|Cont[3]~24 ;
wire \r0|Cont[4]~25_combout ;
wire \r0|Cont[4]~26 ;
wire \r0|Cont[5]~27_combout ;
wire \r0|Cont[5]~28 ;
wire \r0|Cont[6]~29_combout ;
wire \r0|Cont[6]~30 ;
wire \r0|Cont[7]~31_combout ;
wire \r0|Cont[7]~32 ;
wire \r0|Cont[8]~33_combout ;
wire \r0|Cont[8]~34 ;
wire \r0|Cont[9]~35_combout ;
wire \r0|Cont[9]~36 ;
wire \r0|Cont[10]~37_combout ;
wire \r0|Cont[10]~38 ;
wire \r0|Cont[11]~39_combout ;
wire \r0|Cont[11]~40 ;
wire \r0|Cont[12]~41_combout ;
wire \r0|Cont[12]~42 ;
wire \r0|Cont[13]~43_combout ;
wire \r0|Cont[13]~44 ;
wire \r0|Cont[14]~45_combout ;
wire \r0|Cont[14]~46 ;
wire \r0|Cont[15]~47_combout ;
wire \r0|Cont[15]~48 ;
wire \r0|Cont[16]~49_combout ;
wire \r0|Cont[16]~50 ;
wire \r0|Cont[17]~51_combout ;
wire \r0|Cont[17]~52 ;
wire \r0|Cont[18]~53_combout ;
wire \r0|Cont[18]~54 ;
wire \r0|Cont[19]~55_combout ;
wire \r0|Equal0~0_combout ;
wire \r0|Equal0~4_combout ;
wire \r0|Equal0~5_combout ;
wire \r0|Equal0~2_combout ;
wire \r0|Equal0~1_combout ;
wire \r0|Equal0~3_combout ;
wire \r0|Equal0~6_combout ;
wire \r0|oRESET~q ;
wire \CLOCK2_50~input_o ;
wire \p1|altpll_component|auto_generated|pll1~FBOUT ;
wire \p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ;
wire \vga_ins|LTM_ins|Add1~0_combout ;
wire \vga_ins|LTM_ins|Add1~1 ;
wire \vga_ins|LTM_ins|Add1~2_combout ;
wire \vga_ins|LTM_ins|Add1~3 ;
wire \vga_ins|LTM_ins|Add1~4_combout ;
wire \vga_ins|LTM_ins|Add1~5 ;
wire \vga_ins|LTM_ins|Add1~6_combout ;
wire \vga_ins|LTM_ins|Add1~7 ;
wire \vga_ins|LTM_ins|Add1~8_combout ;
wire \vga_ins|LTM_ins|Add1~9 ;
wire \vga_ins|LTM_ins|Add1~10_combout ;
wire \vga_ins|LTM_ins|Equal0~2_combout ;
wire \vga_ins|LTM_ins|Add1~19 ;
wire \vga_ins|LTM_ins|Add1~20_combout ;
wire \vga_ins|LTM_ins|Equal0~0_combout ;
wire \vga_ins|LTM_ins|h_cnt~2_combout ;
wire \vga_ins|LTM_ins|Add1~11 ;
wire \vga_ins|LTM_ins|Add1~12_combout ;
wire \vga_ins|LTM_ins|Add1~13 ;
wire \vga_ins|LTM_ins|Add1~14_combout ;
wire \vga_ins|LTM_ins|Add1~15 ;
wire \vga_ins|LTM_ins|Add1~17 ;
wire \vga_ins|LTM_ins|Add1~18_combout ;
wire \vga_ins|LTM_ins|h_cnt~0_combout ;
wire \vga_ins|LTM_ins|Equal0~1_combout ;
wire \vga_ins|LTM_ins|Add1~16_combout ;
wire \vga_ins|LTM_ins|h_cnt~1_combout ;
wire \vga_ins|LTM_ins|cDEN~1_combout ;
wire \vga_ins|LTM_ins|cDEN~2_combout ;
wire \vga_ins|LTM_ins|Add0~9 ;
wire \vga_ins|LTM_ins|Add0~10_combout ;
wire \vga_ins|LTM_ins|Equal0~3_combout ;
wire \vga_ins|LTM_ins|Add0~11 ;
wire \vga_ins|LTM_ins|Add0~12_combout ;
wire \vga_ins|LTM_ins|Add0~13 ;
wire \vga_ins|LTM_ins|Add0~14_combout ;
wire \vga_ins|LTM_ins|Add0~15 ;
wire \vga_ins|LTM_ins|Add0~16_combout ;
wire \vga_ins|LTM_ins|Add0~17 ;
wire \vga_ins|LTM_ins|Add0~18_combout ;
wire \vga_ins|LTM_ins|v_cnt~2_combout ;
wire \vga_ins|LTM_ins|Add0~0_combout ;
wire \vga_ins|LTM_ins|v_cnt~3_combout ;
wire \vga_ins|LTM_ins|Equal1~1_combout ;
wire \vga_ins|LTM_ins|Add0~1 ;
wire \vga_ins|LTM_ins|Add0~2_combout ;
wire \vga_ins|LTM_ins|Add0~3 ;
wire \vga_ins|LTM_ins|Add0~5 ;
wire \vga_ins|LTM_ins|Add0~6_combout ;
wire \vga_ins|LTM_ins|v_cnt~0_combout ;
wire \vga_ins|LTM_ins|Add0~7 ;
wire \vga_ins|LTM_ins|Add0~8_combout ;
wire \vga_ins|LTM_ins|LessThan5~0_combout ;
wire \vga_ins|LTM_ins|Equal1~0_combout ;
wire \vga_ins|LTM_ins|Add0~4_combout ;
wire \vga_ins|LTM_ins|v_cnt~1_combout ;
wire \vga_ins|LTM_ins|LessThan5~1_combout ;
wire \vga_ins|LTM_ins|LessThan5~2_combout ;
wire \vga_ins|LTM_ins|cDEN~0_combout ;
wire \vga_ins|LTM_ins|cDEN~3_combout ;
wire \vga_ins|LTM_ins|blank_n~q ;
wire \vga_ins|ADDR[0]~19_combout ;
wire \vga_ins|LTM_ins|LessThan0~0_combout ;
wire \vga_ins|LTM_ins|LessThan0~1_combout ;
wire \vga_ins|LTM_ins|HS~q ;
wire \vga_ins|LTM_ins|LessThan1~0_combout ;
wire \vga_ins|LTM_ins|VS~q ;
wire \vga_ins|always0~0_combout ;
wire \vga_ins|ADDR[0]~20 ;
wire \vga_ins|ADDR[1]~21_combout ;
wire \vga_ins|ADDR[1]~22 ;
wire \vga_ins|ADDR[2]~23_combout ;
wire \vga_ins|ADDR[2]~24 ;
wire \vga_ins|ADDR[3]~25_combout ;
wire \vga_ins|ADDR[3]~26 ;
wire \vga_ins|ADDR[4]~27_combout ;
wire \vga_ins|ADDR[4]~28 ;
wire \vga_ins|ADDR[5]~29_combout ;
wire \vga_ins|ADDR[5]~30 ;
wire \vga_ins|ADDR[6]~31_combout ;
wire \vga_ins|ADDR[6]~32 ;
wire \vga_ins|ADDR[7]~33_combout ;
wire \vga_ins|ADDR[7]~34 ;
wire \vga_ins|ADDR[8]~35_combout ;
wire \vga_ins|ADDR[8]~36 ;
wire \vga_ins|ADDR[9]~37_combout ;
wire \vga_ins|ADDR[9]~38 ;
wire \vga_ins|ADDR[10]~39_combout ;
wire \vga_ins|ADDR[10]~40 ;
wire \vga_ins|ADDR[11]~41_combout ;
wire \vga_ins|ADDR[11]~42 ;
wire \vga_ins|ADDR[12]~43_combout ;
wire \vga_ins|ADDR[12]~44 ;
wire \vga_ins|ADDR[13]~45_combout ;
wire \vga_ins|ADDR[13]~46 ;
wire \vga_ins|ADDR[14]~47_combout ;
wire \vga_ins|ADDR[14]~48 ;
wire \vga_ins|ADDR[15]~49_combout ;
wire \vga_ins|ADDR[15]~50 ;
wire \vga_ins|ADDR[16]~51_combout ;
wire \vga_ins|ADDR[16]~52 ;
wire \vga_ins|ADDR[17]~53_combout ;
wire \vga_ins|ADDR[17]~54 ;
wire \vga_ins|ADDR[18]~55_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~17_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~20_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~21_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~22_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~24_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~25_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~26_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~27_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~28_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~29_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~41_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~42_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~43_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~40_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~44_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~37_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~36_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~38_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a297 ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~32_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~39_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~45_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~48_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~49_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~53_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~52_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~51_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~50_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~54_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~59_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~60_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~61_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a299 ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~67_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~68_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~69_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~66_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~70_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~71_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~72_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~74_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~75_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~73_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~76_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~77_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~78_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~83_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~84_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~85_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~82_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~86_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~80_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~81_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~79_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~87_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~88_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~90_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~89_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~94_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~105_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~107_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~104_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~106_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~108_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a301 ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~96_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~97_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~100_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~99_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~101_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~98_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~102_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~95_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~103_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~109_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~122_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~121_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~123_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~120_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~124_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~110_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~111_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~115_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~116_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~117_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~114_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~118_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~112_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~113_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~119_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~125_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~137_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~138_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~139_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~136_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~140_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~126_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~127_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a303 ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~128_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~129_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~133_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~132_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~131_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~130_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~134_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~135_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~141_combout ;
wire \vga_ins|oBLANK_n~feeder_combout ;
wire \vga_ins|oBLANK_n~q ;
wire \vga_ins|oHS~feeder_combout ;
wire \vga_ins|oHS~q ;
wire \vga_ins|oVS~feeder_combout ;
wire \vga_ins|oVS~q ;
wire \p1|altpll_component|auto_generated|clk[1]~clkctrl_outclk ;
wire [31:0] Cont;
wire [19:0] \r0|Cont ;
wire [4:0] \p1|altpll_component|auto_generated|clk ;
wire [23:0] \vga_ins|bgr_data ;
wire [18:0] \vga_ins|ADDR ;
wire [9:0] \vga_ins|LTM_ins|v_cnt ;
wire [10:0] \vga_ins|LTM_ins|h_cnt ;
wire [5:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w ;

wire [4:0] \p1|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [1:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;

assign \p1|altpll_component|auto_generated|clk [0] = \p1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \p1|altpll_component|auto_generated|clk [1] = \p1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \p1|altpll_component|auto_generated|clk [2] = \p1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \p1|altpll_component|auto_generated|clk [3] = \p1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \p1|altpll_component|auto_generated|clk [4] = \p1|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \vga_ins|bgr_data [0] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \vga_ins|bgr_data [1] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \vga_ins|bgr_data [2] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \vga_ins|bgr_data [3] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \vga_ins|bgr_data [4] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \vga_ins|bgr_data [5] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \vga_ins|bgr_data [6] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \vga_ins|bgr_data [7] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \vga_ins|bgr_data [8] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \vga_ins|bgr_data [9] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \vga_ins|bgr_data [10] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \vga_ins|bgr_data [11] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \vga_ins|bgr_data [12] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \vga_ins|bgr_data [13] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \vga_ins|bgr_data [14] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \vga_ins|bgr_data [15] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \vga_ins|bgr_data [16] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \vga_ins|bgr_data [17] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \vga_ins|bgr_data [18] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \vga_ins|bgr_data [19] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \vga_ins|bgr_data [20] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \vga_ins|bgr_data [21] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \vga_ins|bgr_data [22] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \vga_ins|bgr_data [23] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus [0];
assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a297  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus [1];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus [0];
assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a299  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus [1];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus [0];
assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a301  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus [1];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus [0];
assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a303  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus [1];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \SD_CLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CLK),
	.obar());
// synopsys translate_off
defparam \SD_CLK~output .bus_hold = "false";
defparam \SD_CLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \AUD_DACDAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \EEP_I2C_SCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EEP_I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \EEP_I2C_SCLK~output .bus_hold = "false";
defparam \EEP_I2C_SCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \I2C_SCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK~output .bus_hold = "false";
defparam \I2C_SCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \SMA_CLKOUT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SMA_CLKOUT),
	.obar());
// synopsys translate_off
defparam \SMA_CLKOUT~output .bus_hold = "false";
defparam \SMA_CLKOUT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(Cont[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(Cont[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(Cont[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(Cont[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(Cont[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(Cont[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(Cont[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(Cont[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \LEDG[8]~output (
	.i(Cont[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[8]),
	.obar());
// synopsys translate_off
defparam \LEDG[8]~output .bus_hold = "false";
defparam \LEDG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(Cont[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(Cont[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(Cont[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(Cont[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(Cont[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(Cont[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(Cont[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(Cont[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(Cont[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(Cont[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(Cont[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(Cont[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(Cont[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(Cont[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(Cont[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(Cont[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(Cont[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(Cont[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[0]),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[1]),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[2]),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[3]),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[4]),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[5]),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[6]),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[0]),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[1]),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[2]),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[3]),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[4]),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[5]),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[6]),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \LCD_BLON~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_BLON),
	.obar());
// synopsys translate_off
defparam \LCD_BLON~output .bus_hold = "false";
defparam \LCD_BLON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \LCD_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_EN),
	.obar());
// synopsys translate_off
defparam \LCD_EN~output .bus_hold = "false";
defparam \LCD_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \LCD_ON~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_ON),
	.obar());
// synopsys translate_off
defparam \LCD_ON~output .bus_hold = "false";
defparam \LCD_ON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \LCD_RS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_RS),
	.obar());
// synopsys translate_off
defparam \LCD_RS~output .bus_hold = "false";
defparam \LCD_RS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \LCD_RW~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_RW),
	.obar());
// synopsys translate_off
defparam \LCD_RW~output .bus_hold = "false";
defparam \LCD_RW~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \UART_CTS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UART_CTS),
	.obar());
// synopsys translate_off
defparam \UART_CTS~output .bus_hold = "false";
defparam \UART_CTS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \UART_TXD~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UART_TXD),
	.obar());
// synopsys translate_off
defparam \UART_TXD~output .bus_hold = "false";
defparam \UART_TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\vga_ins|bgr_data [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\vga_ins|bgr_data [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\vga_ins|bgr_data [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\vga_ins|bgr_data [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\vga_ins|bgr_data [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\vga_ins|bgr_data [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\vga_ins|bgr_data [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\vga_ins|bgr_data [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\vga_ins|oBLANK_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\vga_ins|bgr_data [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\vga_ins|bgr_data [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\vga_ins|bgr_data [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\vga_ins|bgr_data [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\vga_ins|bgr_data [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\vga_ins|bgr_data [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\vga_ins|bgr_data [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\vga_ins|bgr_data [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\vga_ins|oHS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\vga_ins|bgr_data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\vga_ins|bgr_data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\vga_ins|bgr_data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\vga_ins|bgr_data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\vga_ins|bgr_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\vga_ins|bgr_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\vga_ins|bgr_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\vga_ins|bgr_data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\vga_ins|oVS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \AUD_XCK~output (
	.i(\p1|altpll_component|auto_generated|clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \ENET0_GTX_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET0_GTX_CLK),
	.obar());
// synopsys translate_off
defparam \ENET0_GTX_CLK~output .bus_hold = "false";
defparam \ENET0_GTX_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \ENET0_MDC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET0_MDC),
	.obar());
// synopsys translate_off
defparam \ENET0_MDC~output .bus_hold = "false";
defparam \ENET0_MDC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \ENET0_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET0_RST_N),
	.obar());
// synopsys translate_off
defparam \ENET0_RST_N~output .bus_hold = "false";
defparam \ENET0_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \ENET0_TX_DATA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET0_TX_DATA[0]),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_DATA[0]~output .bus_hold = "false";
defparam \ENET0_TX_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \ENET0_TX_DATA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET0_TX_DATA[1]),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_DATA[1]~output .bus_hold = "false";
defparam \ENET0_TX_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \ENET0_TX_DATA[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET0_TX_DATA[2]),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_DATA[2]~output .bus_hold = "false";
defparam \ENET0_TX_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \ENET0_TX_DATA[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET0_TX_DATA[3]),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_DATA[3]~output .bus_hold = "false";
defparam \ENET0_TX_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \ENET0_TX_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET0_TX_EN),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_EN~output .bus_hold = "false";
defparam \ENET0_TX_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \ENET0_TX_ER~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET0_TX_ER),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_ER~output .bus_hold = "false";
defparam \ENET0_TX_ER~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \ENET1_GTX_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET1_GTX_CLK),
	.obar());
// synopsys translate_off
defparam \ENET1_GTX_CLK~output .bus_hold = "false";
defparam \ENET1_GTX_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \ENET1_MDC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET1_MDC),
	.obar());
// synopsys translate_off
defparam \ENET1_MDC~output .bus_hold = "false";
defparam \ENET1_MDC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \ENET1_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET1_RST_N),
	.obar());
// synopsys translate_off
defparam \ENET1_RST_N~output .bus_hold = "false";
defparam \ENET1_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \ENET1_TX_DATA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET1_TX_DATA[0]),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_DATA[0]~output .bus_hold = "false";
defparam \ENET1_TX_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \ENET1_TX_DATA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET1_TX_DATA[1]),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_DATA[1]~output .bus_hold = "false";
defparam \ENET1_TX_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \ENET1_TX_DATA[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET1_TX_DATA[2]),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_DATA[2]~output .bus_hold = "false";
defparam \ENET1_TX_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \ENET1_TX_DATA[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET1_TX_DATA[3]),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_DATA[3]~output .bus_hold = "false";
defparam \ENET1_TX_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \ENET1_TX_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET1_TX_EN),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_EN~output .bus_hold = "false";
defparam \ENET1_TX_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \ENET1_TX_ER~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENET1_TX_ER),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_ER~output .bus_hold = "false";
defparam \ENET1_TX_ER~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \TD_RESET_N~output (
	.i(\KEY[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TD_RESET_N),
	.obar());
// synopsys translate_off
defparam \TD_RESET_N~output .bus_hold = "false";
defparam \TD_RESET_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \OTG_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \OTG_ADDR[0]~output .bus_hold = "false";
defparam \OTG_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \OTG_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \OTG_ADDR[1]~output .bus_hold = "false";
defparam \OTG_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \OTG_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_CS_N),
	.obar());
// synopsys translate_off
defparam \OTG_CS_N~output .bus_hold = "false";
defparam \OTG_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \OTG_WR_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_WR_N),
	.obar());
// synopsys translate_off
defparam \OTG_WR_N~output .bus_hold = "false";
defparam \OTG_WR_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \OTG_RD_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_RD_N),
	.obar());
// synopsys translate_off
defparam \OTG_RD_N~output .bus_hold = "false";
defparam \OTG_RD_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \OTG_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_RST_N),
	.obar());
// synopsys translate_off
defparam \OTG_RST_N~output .bus_hold = "false";
defparam \OTG_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \DRAM_DQM[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[0]~output .bus_hold = "false";
defparam \DRAM_DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \DRAM_DQM[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[1]~output .bus_hold = "false";
defparam \DRAM_DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \DRAM_DQM[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[2]~output .bus_hold = "false";
defparam \DRAM_DQM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \DRAM_DQM[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[3]~output .bus_hold = "false";
defparam \DRAM_DQM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[0]~output .bus_hold = "false";
defparam \SRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[1]~output .bus_hold = "false";
defparam \SRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[2]~output .bus_hold = "false";
defparam \SRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[3]~output .bus_hold = "false";
defparam \SRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \SRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[4]~output .bus_hold = "false";
defparam \SRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[5]~output .bus_hold = "false";
defparam \SRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[6]~output .bus_hold = "false";
defparam \SRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \SRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[7]~output .bus_hold = "false";
defparam \SRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[8]~output .bus_hold = "false";
defparam \SRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \SRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[9]~output .bus_hold = "false";
defparam \SRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \SRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[10]~output .bus_hold = "false";
defparam \SRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \SRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[11]~output .bus_hold = "false";
defparam \SRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[12]~output .bus_hold = "false";
defparam \SRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SRAM_ADDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[13]~output .bus_hold = "false";
defparam \SRAM_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \SRAM_ADDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[14]~output .bus_hold = "false";
defparam \SRAM_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[15]~output .bus_hold = "false";
defparam \SRAM_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[16]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[16]~output .bus_hold = "false";
defparam \SRAM_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[17]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[17]~output .bus_hold = "false";
defparam \SRAM_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[18]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[18]~output .bus_hold = "false";
defparam \SRAM_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \SRAM_ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[19]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[19]~output .bus_hold = "false";
defparam \SRAM_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SRAM_CE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_CE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_N~output .bus_hold = "false";
defparam \SRAM_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \SRAM_LB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_LB_N),
	.obar());
// synopsys translate_off
defparam \SRAM_LB_N~output .bus_hold = "false";
defparam \SRAM_LB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SRAM_OE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_OE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_N~output .bus_hold = "false";
defparam \SRAM_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \SRAM_UB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_UB_N),
	.obar());
// synopsys translate_off
defparam \SRAM_UB_N~output .bus_hold = "false";
defparam \SRAM_UB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \SRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_N~output .bus_hold = "false";
defparam \SRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \FL_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[0]~output .bus_hold = "false";
defparam \FL_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \FL_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[1]~output .bus_hold = "false";
defparam \FL_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \FL_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[2]~output .bus_hold = "false";
defparam \FL_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \FL_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[3]~output .bus_hold = "false";
defparam \FL_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \FL_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[4]~output .bus_hold = "false";
defparam \FL_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \FL_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[5]~output .bus_hold = "false";
defparam \FL_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \FL_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[6]~output .bus_hold = "false";
defparam \FL_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \FL_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[7]~output .bus_hold = "false";
defparam \FL_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \FL_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[8]~output .bus_hold = "false";
defparam \FL_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \FL_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[9]~output .bus_hold = "false";
defparam \FL_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \FL_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[10]~output .bus_hold = "false";
defparam \FL_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \FL_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[11]~output .bus_hold = "false";
defparam \FL_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \FL_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[12]~output .bus_hold = "false";
defparam \FL_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \FL_ADDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[13]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[13]~output .bus_hold = "false";
defparam \FL_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \FL_ADDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[14]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[14]~output .bus_hold = "false";
defparam \FL_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \FL_ADDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[15]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[15]~output .bus_hold = "false";
defparam \FL_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \FL_ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[16]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[16]~output .bus_hold = "false";
defparam \FL_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \FL_ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[17]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[17]~output .bus_hold = "false";
defparam \FL_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \FL_ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[18]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[18]~output .bus_hold = "false";
defparam \FL_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \FL_ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[19]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[19]~output .bus_hold = "false";
defparam \FL_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \FL_ADDR[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[20]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[20]~output .bus_hold = "false";
defparam \FL_ADDR[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \FL_ADDR[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[21]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[21]~output .bus_hold = "false";
defparam \FL_ADDR[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \FL_ADDR[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_ADDR[22]),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[22]~output .bus_hold = "false";
defparam \FL_ADDR[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \FL_CE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_CE_N),
	.obar());
// synopsys translate_off
defparam \FL_CE_N~output .bus_hold = "false";
defparam \FL_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \FL_OE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_OE_N),
	.obar());
// synopsys translate_off
defparam \FL_OE_N~output .bus_hold = "false";
defparam \FL_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \FL_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_RST_N),
	.obar());
// synopsys translate_off
defparam \FL_RST_N~output .bus_hold = "false";
defparam \FL_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \FL_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_WE_N),
	.obar());
// synopsys translate_off
defparam \FL_WE_N~output .bus_hold = "false";
defparam \FL_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \FL_WP_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_WP_N),
	.obar());
// synopsys translate_off
defparam \FL_WP_N~output .bus_hold = "false";
defparam \FL_WP_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \HSMC_CLKOUT_P1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_CLKOUT_P1),
	.obar(\HSMC_CLKOUT_P1(n) ));
// synopsys translate_off
defparam \HSMC_CLKOUT_P1~output .bus_hold = "false";
defparam \HSMC_CLKOUT_P1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \HSMC_CLKOUT_P2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_CLKOUT_P2),
	.obar(\HSMC_CLKOUT_P2(n) ));
// synopsys translate_off
defparam \HSMC_CLKOUT_P2~output .bus_hold = "false";
defparam \HSMC_CLKOUT_P2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \HSMC_CLKOUT0~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_CLKOUT0),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT0~output .bus_hold = "false";
defparam \HSMC_CLKOUT0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \HSMC_TX_D_P[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_D_P[0]),
	.obar(\HSMC_TX_D_P[0](n) ));
// synopsys translate_off
defparam \HSMC_TX_D_P[0]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \HSMC_TX_D_P[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_D_P[1]),
	.obar(\HSMC_TX_D_P[1](n) ));
// synopsys translate_off
defparam \HSMC_TX_D_P[1]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \HSMC_TX_D_P[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_D_P[2]),
	.obar(\HSMC_TX_D_P[2](n) ));
// synopsys translate_off
defparam \HSMC_TX_D_P[2]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \HSMC_TX_D_P[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_D_P[3]),
	.obar(\HSMC_TX_D_P[3](n) ));
// synopsys translate_off
defparam \HSMC_TX_D_P[3]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \HSMC_TX_D_P[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_D_P[4]),
	.obar(\HSMC_TX_D_P[4](n) ));
// synopsys translate_off
defparam \HSMC_TX_D_P[4]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \HSMC_TX_D_P[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_D_P[5]),
	.obar(\HSMC_TX_D_P[5](n) ));
// synopsys translate_off
defparam \HSMC_TX_D_P[5]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \HSMC_TX_D_P[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_D_P[6]),
	.obar(\HSMC_TX_D_P[6](n) ));
// synopsys translate_off
defparam \HSMC_TX_D_P[6]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \HSMC_TX_D_P[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_D_P[7]),
	.obar(\HSMC_TX_D_P[7](n) ));
// synopsys translate_off
defparam \HSMC_TX_D_P[7]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \HSMC_TX_D_P[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_D_P[8]),
	.obar(\HSMC_TX_D_P[8](n) ));
// synopsys translate_off
defparam \HSMC_TX_D_P[8]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \HSMC_TX_D_P[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_D_P[9]),
	.obar(\HSMC_TX_D_P[9](n) ));
// synopsys translate_off
defparam \HSMC_TX_D_P[9]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \HSMC_TX_D_P[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_D_P[10]),
	.obar(\HSMC_TX_D_P[10](n) ));
// synopsys translate_off
defparam \HSMC_TX_D_P[10]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \HSMC_TX_D_P[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_D_P[11]),
	.obar(\HSMC_TX_D_P[11](n) ));
// synopsys translate_off
defparam \HSMC_TX_D_P[11]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \HSMC_TX_D_P[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_D_P[12]),
	.obar(\HSMC_TX_D_P[12](n) ));
// synopsys translate_off
defparam \HSMC_TX_D_P[12]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \HSMC_TX_D_P[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_D_P[13]),
	.obar(\HSMC_TX_D_P[13](n) ));
// synopsys translate_off
defparam \HSMC_TX_D_P[13]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \HSMC_TX_D_P[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_D_P[14]),
	.obar(\HSMC_TX_D_P[14](n) ));
// synopsys translate_off
defparam \HSMC_TX_D_P[14]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \HSMC_TX_D_P[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_D_P[15]),
	.obar(\HSMC_TX_D_P[15](n) ));
// synopsys translate_off
defparam \HSMC_TX_D_P[15]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \HSMC_TX_D_P[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_TX_D_P[16]),
	.obar(\HSMC_TX_D_P[16](n) ));
// synopsys translate_off
defparam \HSMC_TX_D_P[16]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N23
cycloneive_io_obuf \PS2_CLK2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK2),
	.obar());
// synopsys translate_off
defparam \PS2_CLK2~output .bus_hold = "false";
defparam \PS2_CLK2~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \PS2_DAT2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT2),
	.obar());
// synopsys translate_off
defparam \PS2_DAT2~output .bus_hold = "false";
defparam \PS2_DAT2~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \HSMC_D[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_D[0]),
	.obar());
// synopsys translate_off
defparam \HSMC_D[0]~output .bus_hold = "false";
defparam \HSMC_D[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \HSMC_D[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_D[1]),
	.obar());
// synopsys translate_off
defparam \HSMC_D[1]~output .bus_hold = "false";
defparam \HSMC_D[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \HSMC_D[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_D[2]),
	.obar());
// synopsys translate_off
defparam \HSMC_D[2]~output .bus_hold = "false";
defparam \HSMC_D[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \HSMC_D[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSMC_D[3]),
	.obar());
// synopsys translate_off
defparam \HSMC_D[3]~output .bus_hold = "false";
defparam \HSMC_D[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \EX_IO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EX_IO[0]),
	.obar());
// synopsys translate_off
defparam \EX_IO[0]~output .bus_hold = "false";
defparam \EX_IO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \EX_IO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EX_IO[1]),
	.obar());
// synopsys translate_off
defparam \EX_IO[1]~output .bus_hold = "false";
defparam \EX_IO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \EX_IO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EX_IO[2]),
	.obar());
// synopsys translate_off
defparam \EX_IO[2]~output .bus_hold = "false";
defparam \EX_IO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \EX_IO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EX_IO[3]),
	.obar());
// synopsys translate_off
defparam \EX_IO[3]~output .bus_hold = "false";
defparam \EX_IO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \EX_IO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EX_IO[4]),
	.obar());
// synopsys translate_off
defparam \EX_IO[4]~output .bus_hold = "false";
defparam \EX_IO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \EX_IO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EX_IO[5]),
	.obar());
// synopsys translate_off
defparam \EX_IO[5]~output .bus_hold = "false";
defparam \EX_IO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \EX_IO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EX_IO[6]),
	.obar());
// synopsys translate_off
defparam \EX_IO[6]~output .bus_hold = "false";
defparam \EX_IO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \LCD_DATA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[0]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[0]~output .bus_hold = "false";
defparam \LCD_DATA[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \LCD_DATA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[1]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[1]~output .bus_hold = "false";
defparam \LCD_DATA[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \LCD_DATA[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[2]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[2]~output .bus_hold = "false";
defparam \LCD_DATA[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \LCD_DATA[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[3]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[3]~output .bus_hold = "false";
defparam \LCD_DATA[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \LCD_DATA[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[4]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[4]~output .bus_hold = "false";
defparam \LCD_DATA[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \LCD_DATA[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[5]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[5]~output .bus_hold = "false";
defparam \LCD_DATA[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \LCD_DATA[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[6]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[6]~output .bus_hold = "false";
defparam \LCD_DATA[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \LCD_DATA[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[7]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[7]~output .bus_hold = "false";
defparam \LCD_DATA[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \SD_CMD~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CMD),
	.obar());
// synopsys translate_off
defparam \SD_CMD~output .bus_hold = "false";
defparam \SD_CMD~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \SD_DAT[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DAT[0]),
	.obar());
// synopsys translate_off
defparam \SD_DAT[0]~output .bus_hold = "false";
defparam \SD_DAT[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \SD_DAT[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DAT[1]),
	.obar());
// synopsys translate_off
defparam \SD_DAT[1]~output .bus_hold = "false";
defparam \SD_DAT[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \SD_DAT[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DAT[2]),
	.obar());
// synopsys translate_off
defparam \SD_DAT[2]~output .bus_hold = "false";
defparam \SD_DAT[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \SD_DAT[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DAT[3]),
	.obar());
// synopsys translate_off
defparam \SD_DAT[3]~output .bus_hold = "false";
defparam \SD_DAT[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \AUD_ADCLRCK~output (
	.i(\AUD_DACLRCK~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_ADCLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \AUD_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_BCLK),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \AUD_DACLRCK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \EEP_I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EEP_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \EEP_I2C_SDAT~output .bus_hold = "false";
defparam \EEP_I2C_SDAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \I2C_SDAT~output .bus_hold = "false";
defparam \I2C_SDAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \OTG_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[0]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[0]~output .bus_hold = "false";
defparam \OTG_DATA[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \OTG_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[1]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[1]~output .bus_hold = "false";
defparam \OTG_DATA[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \OTG_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[2]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[2]~output .bus_hold = "false";
defparam \OTG_DATA[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \OTG_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[3]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[3]~output .bus_hold = "false";
defparam \OTG_DATA[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \OTG_DATA[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[4]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[4]~output .bus_hold = "false";
defparam \OTG_DATA[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \OTG_DATA[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[5]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[5]~output .bus_hold = "false";
defparam \OTG_DATA[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \OTG_DATA[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[6]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[6]~output .bus_hold = "false";
defparam \OTG_DATA[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \OTG_DATA[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[7]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[7]~output .bus_hold = "false";
defparam \OTG_DATA[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \OTG_DATA[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[8]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[8]~output .bus_hold = "false";
defparam \OTG_DATA[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \OTG_DATA[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[9]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[9]~output .bus_hold = "false";
defparam \OTG_DATA[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \OTG_DATA[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[10]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[10]~output .bus_hold = "false";
defparam \OTG_DATA[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \OTG_DATA[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[11]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[11]~output .bus_hold = "false";
defparam \OTG_DATA[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \OTG_DATA[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[12]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[12]~output .bus_hold = "false";
defparam \OTG_DATA[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \OTG_DATA[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[13]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[13]~output .bus_hold = "false";
defparam \OTG_DATA[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \OTG_DATA[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[14]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[14]~output .bus_hold = "false";
defparam \OTG_DATA[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \OTG_DATA[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OTG_DATA[15]),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[15]~output .bus_hold = "false";
defparam \OTG_DATA[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \DRAM_DQ[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[16]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[16]~output .bus_hold = "false";
defparam \DRAM_DQ[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \DRAM_DQ[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[17]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[17]~output .bus_hold = "false";
defparam \DRAM_DQ[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \DRAM_DQ[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[18]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[18]~output .bus_hold = "false";
defparam \DRAM_DQ[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \DRAM_DQ[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[19]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[19]~output .bus_hold = "false";
defparam \DRAM_DQ[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \DRAM_DQ[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[20]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[20]~output .bus_hold = "false";
defparam \DRAM_DQ[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \DRAM_DQ[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[21]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[21]~output .bus_hold = "false";
defparam \DRAM_DQ[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \DRAM_DQ[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[22]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[22]~output .bus_hold = "false";
defparam \DRAM_DQ[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \DRAM_DQ[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[23]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[23]~output .bus_hold = "false";
defparam \DRAM_DQ[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \DRAM_DQ[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[24]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[24]~output .bus_hold = "false";
defparam \DRAM_DQ[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \DRAM_DQ[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[25]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[25]~output .bus_hold = "false";
defparam \DRAM_DQ[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \DRAM_DQ[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[26]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[26]~output .bus_hold = "false";
defparam \DRAM_DQ[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \DRAM_DQ[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[27]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[27]~output .bus_hold = "false";
defparam \DRAM_DQ[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \DRAM_DQ[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[28]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[28]~output .bus_hold = "false";
defparam \DRAM_DQ[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \DRAM_DQ[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[29]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[29]~output .bus_hold = "false";
defparam \DRAM_DQ[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \DRAM_DQ[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[30]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[30]~output .bus_hold = "false";
defparam \DRAM_DQ[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \DRAM_DQ[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[31]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[31]~output .bus_hold = "false";
defparam \DRAM_DQ[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[0]~output .bus_hold = "false";
defparam \SRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[1]~output .bus_hold = "false";
defparam \SRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \SRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[2]~output .bus_hold = "false";
defparam \SRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \SRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[3]~output .bus_hold = "false";
defparam \SRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \SRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[4]~output .bus_hold = "false";
defparam \SRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[5]~output .bus_hold = "false";
defparam \SRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[6]~output .bus_hold = "false";
defparam \SRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \SRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[7]~output .bus_hold = "false";
defparam \SRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \SRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[8]~output .bus_hold = "false";
defparam \SRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \SRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[9]~output .bus_hold = "false";
defparam \SRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \SRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[10]~output .bus_hold = "false";
defparam \SRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \SRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[11]~output .bus_hold = "false";
defparam \SRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \SRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[12]~output .bus_hold = "false";
defparam \SRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \SRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[13]~output .bus_hold = "false";
defparam \SRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \SRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[14]~output .bus_hold = "false";
defparam \SRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \SRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[15]~output .bus_hold = "false";
defparam \SRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \FL_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_DQ[0]),
	.obar());
// synopsys translate_off
defparam \FL_DQ[0]~output .bus_hold = "false";
defparam \FL_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \FL_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_DQ[1]),
	.obar());
// synopsys translate_off
defparam \FL_DQ[1]~output .bus_hold = "false";
defparam \FL_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \FL_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_DQ[2]),
	.obar());
// synopsys translate_off
defparam \FL_DQ[2]~output .bus_hold = "false";
defparam \FL_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \FL_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_DQ[3]),
	.obar());
// synopsys translate_off
defparam \FL_DQ[3]~output .bus_hold = "false";
defparam \FL_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \FL_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_DQ[4]),
	.obar());
// synopsys translate_off
defparam \FL_DQ[4]~output .bus_hold = "false";
defparam \FL_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \FL_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_DQ[5]),
	.obar());
// synopsys translate_off
defparam \FL_DQ[5]~output .bus_hold = "false";
defparam \FL_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \FL_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_DQ[6]),
	.obar());
// synopsys translate_off
defparam \FL_DQ[6]~output .bus_hold = "false";
defparam \FL_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \FL_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FL_DQ[7]),
	.obar());
// synopsys translate_off
defparam \FL_DQ[7]~output .bus_hold = "false";
defparam \FL_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \GPIO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[0]),
	.obar());
// synopsys translate_off
defparam \GPIO[0]~output .bus_hold = "false";
defparam \GPIO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \GPIO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[1]),
	.obar());
// synopsys translate_off
defparam \GPIO[1]~output .bus_hold = "false";
defparam \GPIO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \GPIO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[2]),
	.obar());
// synopsys translate_off
defparam \GPIO[2]~output .bus_hold = "false";
defparam \GPIO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \GPIO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[3]),
	.obar());
// synopsys translate_off
defparam \GPIO[3]~output .bus_hold = "false";
defparam \GPIO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \GPIO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[4]),
	.obar());
// synopsys translate_off
defparam \GPIO[4]~output .bus_hold = "false";
defparam \GPIO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \GPIO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[5]),
	.obar());
// synopsys translate_off
defparam \GPIO[5]~output .bus_hold = "false";
defparam \GPIO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \GPIO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[6]),
	.obar());
// synopsys translate_off
defparam \GPIO[6]~output .bus_hold = "false";
defparam \GPIO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \GPIO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[7]),
	.obar());
// synopsys translate_off
defparam \GPIO[7]~output .bus_hold = "false";
defparam \GPIO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \GPIO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[8]),
	.obar());
// synopsys translate_off
defparam \GPIO[8]~output .bus_hold = "false";
defparam \GPIO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \GPIO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[9]),
	.obar());
// synopsys translate_off
defparam \GPIO[9]~output .bus_hold = "false";
defparam \GPIO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \GPIO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[10]),
	.obar());
// synopsys translate_off
defparam \GPIO[10]~output .bus_hold = "false";
defparam \GPIO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \GPIO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[11]),
	.obar());
// synopsys translate_off
defparam \GPIO[11]~output .bus_hold = "false";
defparam \GPIO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \GPIO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[12]),
	.obar());
// synopsys translate_off
defparam \GPIO[12]~output .bus_hold = "false";
defparam \GPIO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \GPIO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[13]),
	.obar());
// synopsys translate_off
defparam \GPIO[13]~output .bus_hold = "false";
defparam \GPIO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \GPIO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[14]),
	.obar());
// synopsys translate_off
defparam \GPIO[14]~output .bus_hold = "false";
defparam \GPIO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \GPIO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[15]),
	.obar());
// synopsys translate_off
defparam \GPIO[15]~output .bus_hold = "false";
defparam \GPIO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \GPIO[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[16]),
	.obar());
// synopsys translate_off
defparam \GPIO[16]~output .bus_hold = "false";
defparam \GPIO[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \GPIO[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[17]),
	.obar());
// synopsys translate_off
defparam \GPIO[17]~output .bus_hold = "false";
defparam \GPIO[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \GPIO[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[18]),
	.obar());
// synopsys translate_off
defparam \GPIO[18]~output .bus_hold = "false";
defparam \GPIO[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \GPIO[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[19]),
	.obar());
// synopsys translate_off
defparam \GPIO[19]~output .bus_hold = "false";
defparam \GPIO[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \GPIO[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[20]),
	.obar());
// synopsys translate_off
defparam \GPIO[20]~output .bus_hold = "false";
defparam \GPIO[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \GPIO[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[21]),
	.obar());
// synopsys translate_off
defparam \GPIO[21]~output .bus_hold = "false";
defparam \GPIO[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \GPIO[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[22]),
	.obar());
// synopsys translate_off
defparam \GPIO[22]~output .bus_hold = "false";
defparam \GPIO[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \GPIO[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[23]),
	.obar());
// synopsys translate_off
defparam \GPIO[23]~output .bus_hold = "false";
defparam \GPIO[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \GPIO[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[24]),
	.obar());
// synopsys translate_off
defparam \GPIO[24]~output .bus_hold = "false";
defparam \GPIO[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \GPIO[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[25]),
	.obar());
// synopsys translate_off
defparam \GPIO[25]~output .bus_hold = "false";
defparam \GPIO[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \GPIO[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[26]),
	.obar());
// synopsys translate_off
defparam \GPIO[26]~output .bus_hold = "false";
defparam \GPIO[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \GPIO[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[27]),
	.obar());
// synopsys translate_off
defparam \GPIO[27]~output .bus_hold = "false";
defparam \GPIO[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \GPIO[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[28]),
	.obar());
// synopsys translate_off
defparam \GPIO[28]~output .bus_hold = "false";
defparam \GPIO[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \GPIO[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[29]),
	.obar());
// synopsys translate_off
defparam \GPIO[29]~output .bus_hold = "false";
defparam \GPIO[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \GPIO[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[30]),
	.obar());
// synopsys translate_off
defparam \GPIO[30]~output .bus_hold = "false";
defparam \GPIO[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \GPIO[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[31]),
	.obar());
// synopsys translate_off
defparam \GPIO[31]~output .bus_hold = "false";
defparam \GPIO[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \GPIO[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[32]),
	.obar());
// synopsys translate_off
defparam \GPIO[32]~output .bus_hold = "false";
defparam \GPIO[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \GPIO[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[33]),
	.obar());
// synopsys translate_off
defparam \GPIO[33]~output .bus_hold = "false";
defparam \GPIO[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \GPIO[34]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[34]),
	.obar());
// synopsys translate_off
defparam \GPIO[34]~output .bus_hold = "false";
defparam \GPIO[34]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \GPIO[35]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[35]),
	.obar());
// synopsys translate_off
defparam \GPIO[35]~output .bus_hold = "false";
defparam \GPIO[35]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N15
cycloneive_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X72_Y72_N0
cycloneive_lcell_comb \Cont[0]~75 (
// Equation(s):
// \Cont[0]~75_combout  = !Cont[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(Cont[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Cont[0]~75_combout ),
	.cout());
// synopsys translate_off
defparam \Cont[0]~75 .lut_mask = 16'h0F0F;
defparam \Cont[0]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y72_N1
dffeas \Cont[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[0]~75_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[0] .is_wysiwyg = "true";
defparam \Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y72_N8
cycloneive_lcell_comb \Cont[1]~25 (
// Equation(s):
// \Cont[1]~25_combout  = (Cont[0] & (Cont[1] $ (VCC))) # (!Cont[0] & (Cont[1] & VCC))
// \Cont[1]~26  = CARRY((Cont[0] & Cont[1]))

	.dataa(Cont[0]),
	.datab(Cont[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Cont[1]~25_combout ),
	.cout(\Cont[1]~26 ));
// synopsys translate_off
defparam \Cont[1]~25 .lut_mask = 16'h6688;
defparam \Cont[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y72_N9
dffeas \Cont[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[1]~25_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[1] .is_wysiwyg = "true";
defparam \Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y72_N10
cycloneive_lcell_comb \Cont[2]~27 (
// Equation(s):
// \Cont[2]~27_combout  = (Cont[2] & (!\Cont[1]~26 )) # (!Cont[2] & ((\Cont[1]~26 ) # (GND)))
// \Cont[2]~28  = CARRY((!\Cont[1]~26 ) # (!Cont[2]))

	.dataa(Cont[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[1]~26 ),
	.combout(\Cont[2]~27_combout ),
	.cout(\Cont[2]~28 ));
// synopsys translate_off
defparam \Cont[2]~27 .lut_mask = 16'h5A5F;
defparam \Cont[2]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y72_N11
dffeas \Cont[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[2]~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[2] .is_wysiwyg = "true";
defparam \Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y72_N12
cycloneive_lcell_comb \Cont[3]~29 (
// Equation(s):
// \Cont[3]~29_combout  = (Cont[3] & (\Cont[2]~28  $ (GND))) # (!Cont[3] & (!\Cont[2]~28  & VCC))
// \Cont[3]~30  = CARRY((Cont[3] & !\Cont[2]~28 ))

	.dataa(Cont[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[2]~28 ),
	.combout(\Cont[3]~29_combout ),
	.cout(\Cont[3]~30 ));
// synopsys translate_off
defparam \Cont[3]~29 .lut_mask = 16'hA50A;
defparam \Cont[3]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y72_N13
dffeas \Cont[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[3]~29_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[3] .is_wysiwyg = "true";
defparam \Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y72_N14
cycloneive_lcell_comb \Cont[4]~31 (
// Equation(s):
// \Cont[4]~31_combout  = (Cont[4] & (!\Cont[3]~30 )) # (!Cont[4] & ((\Cont[3]~30 ) # (GND)))
// \Cont[4]~32  = CARRY((!\Cont[3]~30 ) # (!Cont[4]))

	.dataa(gnd),
	.datab(Cont[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[3]~30 ),
	.combout(\Cont[4]~31_combout ),
	.cout(\Cont[4]~32 ));
// synopsys translate_off
defparam \Cont[4]~31 .lut_mask = 16'h3C3F;
defparam \Cont[4]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y72_N15
dffeas \Cont[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[4]~31_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[4]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[4] .is_wysiwyg = "true";
defparam \Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y72_N16
cycloneive_lcell_comb \Cont[5]~33 (
// Equation(s):
// \Cont[5]~33_combout  = (Cont[5] & (\Cont[4]~32  $ (GND))) # (!Cont[5] & (!\Cont[4]~32  & VCC))
// \Cont[5]~34  = CARRY((Cont[5] & !\Cont[4]~32 ))

	.dataa(gnd),
	.datab(Cont[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[4]~32 ),
	.combout(\Cont[5]~33_combout ),
	.cout(\Cont[5]~34 ));
// synopsys translate_off
defparam \Cont[5]~33 .lut_mask = 16'hC30C;
defparam \Cont[5]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y72_N17
dffeas \Cont[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[5]~33_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[5]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[5] .is_wysiwyg = "true";
defparam \Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y72_N18
cycloneive_lcell_comb \Cont[6]~35 (
// Equation(s):
// \Cont[6]~35_combout  = (Cont[6] & (!\Cont[5]~34 )) # (!Cont[6] & ((\Cont[5]~34 ) # (GND)))
// \Cont[6]~36  = CARRY((!\Cont[5]~34 ) # (!Cont[6]))

	.dataa(gnd),
	.datab(Cont[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[5]~34 ),
	.combout(\Cont[6]~35_combout ),
	.cout(\Cont[6]~36 ));
// synopsys translate_off
defparam \Cont[6]~35 .lut_mask = 16'h3C3F;
defparam \Cont[6]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y72_N19
dffeas \Cont[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[6]~35_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[6]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[6] .is_wysiwyg = "true";
defparam \Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y72_N20
cycloneive_lcell_comb \Cont[7]~37 (
// Equation(s):
// \Cont[7]~37_combout  = (Cont[7] & (\Cont[6]~36  $ (GND))) # (!Cont[7] & (!\Cont[6]~36  & VCC))
// \Cont[7]~38  = CARRY((Cont[7] & !\Cont[6]~36 ))

	.dataa(gnd),
	.datab(Cont[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[6]~36 ),
	.combout(\Cont[7]~37_combout ),
	.cout(\Cont[7]~38 ));
// synopsys translate_off
defparam \Cont[7]~37 .lut_mask = 16'hC30C;
defparam \Cont[7]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y72_N21
dffeas \Cont[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[7]~37_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[7]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[7] .is_wysiwyg = "true";
defparam \Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y72_N22
cycloneive_lcell_comb \Cont[8]~39 (
// Equation(s):
// \Cont[8]~39_combout  = (Cont[8] & (!\Cont[7]~38 )) # (!Cont[8] & ((\Cont[7]~38 ) # (GND)))
// \Cont[8]~40  = CARRY((!\Cont[7]~38 ) # (!Cont[8]))

	.dataa(Cont[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[7]~38 ),
	.combout(\Cont[8]~39_combout ),
	.cout(\Cont[8]~40 ));
// synopsys translate_off
defparam \Cont[8]~39 .lut_mask = 16'h5A5F;
defparam \Cont[8]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y72_N23
dffeas \Cont[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[8]~39_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[8]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[8] .is_wysiwyg = "true";
defparam \Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y72_N24
cycloneive_lcell_comb \Cont[9]~41 (
// Equation(s):
// \Cont[9]~41_combout  = (Cont[9] & (\Cont[8]~40  $ (GND))) # (!Cont[9] & (!\Cont[8]~40  & VCC))
// \Cont[9]~42  = CARRY((Cont[9] & !\Cont[8]~40 ))

	.dataa(gnd),
	.datab(Cont[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[8]~40 ),
	.combout(\Cont[9]~41_combout ),
	.cout(\Cont[9]~42 ));
// synopsys translate_off
defparam \Cont[9]~41 .lut_mask = 16'hC30C;
defparam \Cont[9]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y72_N25
dffeas \Cont[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[9]~41_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[9]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[9] .is_wysiwyg = "true";
defparam \Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y72_N26
cycloneive_lcell_comb \Cont[10]~43 (
// Equation(s):
// \Cont[10]~43_combout  = (Cont[10] & (!\Cont[9]~42 )) # (!Cont[10] & ((\Cont[9]~42 ) # (GND)))
// \Cont[10]~44  = CARRY((!\Cont[9]~42 ) # (!Cont[10]))

	.dataa(Cont[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[9]~42 ),
	.combout(\Cont[10]~43_combout ),
	.cout(\Cont[10]~44 ));
// synopsys translate_off
defparam \Cont[10]~43 .lut_mask = 16'h5A5F;
defparam \Cont[10]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y72_N27
dffeas \Cont[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[10]~43_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[10]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[10] .is_wysiwyg = "true";
defparam \Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y72_N28
cycloneive_lcell_comb \Cont[11]~45 (
// Equation(s):
// \Cont[11]~45_combout  = (Cont[11] & (\Cont[10]~44  $ (GND))) # (!Cont[11] & (!\Cont[10]~44  & VCC))
// \Cont[11]~46  = CARRY((Cont[11] & !\Cont[10]~44 ))

	.dataa(gnd),
	.datab(Cont[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[10]~44 ),
	.combout(\Cont[11]~45_combout ),
	.cout(\Cont[11]~46 ));
// synopsys translate_off
defparam \Cont[11]~45 .lut_mask = 16'hC30C;
defparam \Cont[11]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y72_N29
dffeas \Cont[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[11]~45_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[11]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[11] .is_wysiwyg = "true";
defparam \Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y72_N30
cycloneive_lcell_comb \Cont[12]~47 (
// Equation(s):
// \Cont[12]~47_combout  = (Cont[12] & (!\Cont[11]~46 )) # (!Cont[12] & ((\Cont[11]~46 ) # (GND)))
// \Cont[12]~48  = CARRY((!\Cont[11]~46 ) # (!Cont[12]))

	.dataa(Cont[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[11]~46 ),
	.combout(\Cont[12]~47_combout ),
	.cout(\Cont[12]~48 ));
// synopsys translate_off
defparam \Cont[12]~47 .lut_mask = 16'h5A5F;
defparam \Cont[12]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y72_N31
dffeas \Cont[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[12]~47_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[12]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[12] .is_wysiwyg = "true";
defparam \Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N0
cycloneive_lcell_comb \Cont[13]~49 (
// Equation(s):
// \Cont[13]~49_combout  = (Cont[13] & (\Cont[12]~48  $ (GND))) # (!Cont[13] & (!\Cont[12]~48  & VCC))
// \Cont[13]~50  = CARRY((Cont[13] & !\Cont[12]~48 ))

	.dataa(gnd),
	.datab(Cont[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[12]~48 ),
	.combout(\Cont[13]~49_combout ),
	.cout(\Cont[13]~50 ));
// synopsys translate_off
defparam \Cont[13]~49 .lut_mask = 16'hC30C;
defparam \Cont[13]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y71_N1
dffeas \Cont[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[13]~49_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[13]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[13] .is_wysiwyg = "true";
defparam \Cont[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N2
cycloneive_lcell_comb \Cont[14]~51 (
// Equation(s):
// \Cont[14]~51_combout  = (Cont[14] & (!\Cont[13]~50 )) # (!Cont[14] & ((\Cont[13]~50 ) # (GND)))
// \Cont[14]~52  = CARRY((!\Cont[13]~50 ) # (!Cont[14]))

	.dataa(gnd),
	.datab(Cont[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[13]~50 ),
	.combout(\Cont[14]~51_combout ),
	.cout(\Cont[14]~52 ));
// synopsys translate_off
defparam \Cont[14]~51 .lut_mask = 16'h3C3F;
defparam \Cont[14]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y71_N3
dffeas \Cont[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[14]~51_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[14]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[14] .is_wysiwyg = "true";
defparam \Cont[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N4
cycloneive_lcell_comb \Cont[15]~53 (
// Equation(s):
// \Cont[15]~53_combout  = (Cont[15] & (\Cont[14]~52  $ (GND))) # (!Cont[15] & (!\Cont[14]~52  & VCC))
// \Cont[15]~54  = CARRY((Cont[15] & !\Cont[14]~52 ))

	.dataa(gnd),
	.datab(Cont[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[14]~52 ),
	.combout(\Cont[15]~53_combout ),
	.cout(\Cont[15]~54 ));
// synopsys translate_off
defparam \Cont[15]~53 .lut_mask = 16'hC30C;
defparam \Cont[15]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y71_N5
dffeas \Cont[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[15]~53_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[15]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[15] .is_wysiwyg = "true";
defparam \Cont[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N6
cycloneive_lcell_comb \Cont[16]~55 (
// Equation(s):
// \Cont[16]~55_combout  = (Cont[16] & (!\Cont[15]~54 )) # (!Cont[16] & ((\Cont[15]~54 ) # (GND)))
// \Cont[16]~56  = CARRY((!\Cont[15]~54 ) # (!Cont[16]))

	.dataa(Cont[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[15]~54 ),
	.combout(\Cont[16]~55_combout ),
	.cout(\Cont[16]~56 ));
// synopsys translate_off
defparam \Cont[16]~55 .lut_mask = 16'h5A5F;
defparam \Cont[16]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y71_N7
dffeas \Cont[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[16]~55_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[16]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[16] .is_wysiwyg = "true";
defparam \Cont[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N8
cycloneive_lcell_comb \Cont[17]~57 (
// Equation(s):
// \Cont[17]~57_combout  = (Cont[17] & (\Cont[16]~56  $ (GND))) # (!Cont[17] & (!\Cont[16]~56  & VCC))
// \Cont[17]~58  = CARRY((Cont[17] & !\Cont[16]~56 ))

	.dataa(gnd),
	.datab(Cont[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[16]~56 ),
	.combout(\Cont[17]~57_combout ),
	.cout(\Cont[17]~58 ));
// synopsys translate_off
defparam \Cont[17]~57 .lut_mask = 16'hC30C;
defparam \Cont[17]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y71_N9
dffeas \Cont[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[17]~57_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[17]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[17] .is_wysiwyg = "true";
defparam \Cont[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N10
cycloneive_lcell_comb \Cont[18]~59 (
// Equation(s):
// \Cont[18]~59_combout  = (Cont[18] & (!\Cont[17]~58 )) # (!Cont[18] & ((\Cont[17]~58 ) # (GND)))
// \Cont[18]~60  = CARRY((!\Cont[17]~58 ) # (!Cont[18]))

	.dataa(Cont[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[17]~58 ),
	.combout(\Cont[18]~59_combout ),
	.cout(\Cont[18]~60 ));
// synopsys translate_off
defparam \Cont[18]~59 .lut_mask = 16'h5A5F;
defparam \Cont[18]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y71_N11
dffeas \Cont[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[18]~59_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[18]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[18] .is_wysiwyg = "true";
defparam \Cont[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N12
cycloneive_lcell_comb \Cont[19]~61 (
// Equation(s):
// \Cont[19]~61_combout  = (Cont[19] & (\Cont[18]~60  $ (GND))) # (!Cont[19] & (!\Cont[18]~60  & VCC))
// \Cont[19]~62  = CARRY((Cont[19] & !\Cont[18]~60 ))

	.dataa(Cont[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[18]~60 ),
	.combout(\Cont[19]~61_combout ),
	.cout(\Cont[19]~62 ));
// synopsys translate_off
defparam \Cont[19]~61 .lut_mask = 16'hA50A;
defparam \Cont[19]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y71_N13
dffeas \Cont[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[19]~61_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[19]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[19] .is_wysiwyg = "true";
defparam \Cont[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N14
cycloneive_lcell_comb \Cont[20]~63 (
// Equation(s):
// \Cont[20]~63_combout  = (Cont[20] & (!\Cont[19]~62 )) # (!Cont[20] & ((\Cont[19]~62 ) # (GND)))
// \Cont[20]~64  = CARRY((!\Cont[19]~62 ) # (!Cont[20]))

	.dataa(gnd),
	.datab(Cont[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[19]~62 ),
	.combout(\Cont[20]~63_combout ),
	.cout(\Cont[20]~64 ));
// synopsys translate_off
defparam \Cont[20]~63 .lut_mask = 16'h3C3F;
defparam \Cont[20]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y71_N15
dffeas \Cont[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[20]~63_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[20]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[20] .is_wysiwyg = "true";
defparam \Cont[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N16
cycloneive_lcell_comb \Cont[21]~65 (
// Equation(s):
// \Cont[21]~65_combout  = (Cont[21] & (\Cont[20]~64  $ (GND))) # (!Cont[21] & (!\Cont[20]~64  & VCC))
// \Cont[21]~66  = CARRY((Cont[21] & !\Cont[20]~64 ))

	.dataa(gnd),
	.datab(Cont[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[20]~64 ),
	.combout(\Cont[21]~65_combout ),
	.cout(\Cont[21]~66 ));
// synopsys translate_off
defparam \Cont[21]~65 .lut_mask = 16'hC30C;
defparam \Cont[21]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y71_N17
dffeas \Cont[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[21]~65_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[21]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[21] .is_wysiwyg = "true";
defparam \Cont[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N18
cycloneive_lcell_comb \Cont[22]~67 (
// Equation(s):
// \Cont[22]~67_combout  = (Cont[22] & (!\Cont[21]~66 )) # (!Cont[22] & ((\Cont[21]~66 ) # (GND)))
// \Cont[22]~68  = CARRY((!\Cont[21]~66 ) # (!Cont[22]))

	.dataa(gnd),
	.datab(Cont[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[21]~66 ),
	.combout(\Cont[22]~67_combout ),
	.cout(\Cont[22]~68 ));
// synopsys translate_off
defparam \Cont[22]~67 .lut_mask = 16'h3C3F;
defparam \Cont[22]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y71_N19
dffeas \Cont[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[22]~67_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[22]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[22] .is_wysiwyg = "true";
defparam \Cont[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N20
cycloneive_lcell_comb \Cont[23]~69 (
// Equation(s):
// \Cont[23]~69_combout  = (Cont[23] & (\Cont[22]~68  $ (GND))) # (!Cont[23] & (!\Cont[22]~68  & VCC))
// \Cont[23]~70  = CARRY((Cont[23] & !\Cont[22]~68 ))

	.dataa(gnd),
	.datab(Cont[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[22]~68 ),
	.combout(\Cont[23]~69_combout ),
	.cout(\Cont[23]~70 ));
// synopsys translate_off
defparam \Cont[23]~69 .lut_mask = 16'hC30C;
defparam \Cont[23]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y71_N21
dffeas \Cont[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[23]~69_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[23]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[23] .is_wysiwyg = "true";
defparam \Cont[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N22
cycloneive_lcell_comb \Cont[24]~71 (
// Equation(s):
// \Cont[24]~71_combout  = (Cont[24] & (!\Cont[23]~70 )) # (!Cont[24] & ((\Cont[23]~70 ) # (GND)))
// \Cont[24]~72  = CARRY((!\Cont[23]~70 ) # (!Cont[24]))

	.dataa(Cont[24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cont[23]~70 ),
	.combout(\Cont[24]~71_combout ),
	.cout(\Cont[24]~72 ));
// synopsys translate_off
defparam \Cont[24]~71 .lut_mask = 16'h5A5F;
defparam \Cont[24]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y71_N23
dffeas \Cont[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[24]~71_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[24]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[24] .is_wysiwyg = "true";
defparam \Cont[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y71_N24
cycloneive_lcell_comb \Cont[25]~73 (
// Equation(s):
// \Cont[25]~73_combout  = \Cont[24]~72  $ (!Cont[25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Cont[25]),
	.cin(\Cont[24]~72 ),
	.combout(\Cont[25]~73_combout ),
	.cout());
// synopsys translate_off
defparam \Cont[25]~73 .lut_mask = 16'hF00F;
defparam \Cont[25]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y71_N25
dffeas \Cont[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Cont[25]~73_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Cont[25]),
	.prn(vcc));
// synopsys translate_off
defparam \Cont[25] .is_wysiwyg = "true";
defparam \Cont[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N0
cycloneive_lcell_comb \r0|Cont[0]~57 (
// Equation(s):
// \r0|Cont[0]~57_combout  = (\r0|Equal0~6_combout ) # (!\r0|Cont [0])

	.dataa(\r0|Equal0~6_combout ),
	.datab(gnd),
	.datac(\r0|Cont [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\r0|Cont[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[0]~57 .lut_mask = 16'hAFAF;
defparam \r0|Cont[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N1
dffeas \r0|Cont[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[0]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[0] .is_wysiwyg = "true";
defparam \r0|Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N14
cycloneive_lcell_comb \r0|Cont[1]~19 (
// Equation(s):
// \r0|Cont[1]~19_combout  = (\r0|Cont [1] & (\r0|Cont [0] $ (VCC))) # (!\r0|Cont [1] & (\r0|Cont [0] & VCC))
// \r0|Cont[1]~20  = CARRY((\r0|Cont [1] & \r0|Cont [0]))

	.dataa(\r0|Cont [1]),
	.datab(\r0|Cont [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\r0|Cont[1]~19_combout ),
	.cout(\r0|Cont[1]~20 ));
// synopsys translate_off
defparam \r0|Cont[1]~19 .lut_mask = 16'h6688;
defparam \r0|Cont[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N15
dffeas \r0|Cont[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[1] .is_wysiwyg = "true";
defparam \r0|Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N16
cycloneive_lcell_comb \r0|Cont[2]~21 (
// Equation(s):
// \r0|Cont[2]~21_combout  = (\r0|Cont [2] & (!\r0|Cont[1]~20 )) # (!\r0|Cont [2] & ((\r0|Cont[1]~20 ) # (GND)))
// \r0|Cont[2]~22  = CARRY((!\r0|Cont[1]~20 ) # (!\r0|Cont [2]))

	.dataa(gnd),
	.datab(\r0|Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[1]~20 ),
	.combout(\r0|Cont[2]~21_combout ),
	.cout(\r0|Cont[2]~22 ));
// synopsys translate_off
defparam \r0|Cont[2]~21 .lut_mask = 16'h3C3F;
defparam \r0|Cont[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N17
dffeas \r0|Cont[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[2] .is_wysiwyg = "true";
defparam \r0|Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N18
cycloneive_lcell_comb \r0|Cont[3]~23 (
// Equation(s):
// \r0|Cont[3]~23_combout  = (\r0|Cont [3] & (\r0|Cont[2]~22  $ (GND))) # (!\r0|Cont [3] & (!\r0|Cont[2]~22  & VCC))
// \r0|Cont[3]~24  = CARRY((\r0|Cont [3] & !\r0|Cont[2]~22 ))

	.dataa(gnd),
	.datab(\r0|Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[2]~22 ),
	.combout(\r0|Cont[3]~23_combout ),
	.cout(\r0|Cont[3]~24 ));
// synopsys translate_off
defparam \r0|Cont[3]~23 .lut_mask = 16'hC30C;
defparam \r0|Cont[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N19
dffeas \r0|Cont[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[3] .is_wysiwyg = "true";
defparam \r0|Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N20
cycloneive_lcell_comb \r0|Cont[4]~25 (
// Equation(s):
// \r0|Cont[4]~25_combout  = (\r0|Cont [4] & (!\r0|Cont[3]~24 )) # (!\r0|Cont [4] & ((\r0|Cont[3]~24 ) # (GND)))
// \r0|Cont[4]~26  = CARRY((!\r0|Cont[3]~24 ) # (!\r0|Cont [4]))

	.dataa(gnd),
	.datab(\r0|Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[3]~24 ),
	.combout(\r0|Cont[4]~25_combout ),
	.cout(\r0|Cont[4]~26 ));
// synopsys translate_off
defparam \r0|Cont[4]~25 .lut_mask = 16'h3C3F;
defparam \r0|Cont[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N21
dffeas \r0|Cont[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[4] .is_wysiwyg = "true";
defparam \r0|Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N22
cycloneive_lcell_comb \r0|Cont[5]~27 (
// Equation(s):
// \r0|Cont[5]~27_combout  = (\r0|Cont [5] & (\r0|Cont[4]~26  $ (GND))) # (!\r0|Cont [5] & (!\r0|Cont[4]~26  & VCC))
// \r0|Cont[5]~28  = CARRY((\r0|Cont [5] & !\r0|Cont[4]~26 ))

	.dataa(\r0|Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[4]~26 ),
	.combout(\r0|Cont[5]~27_combout ),
	.cout(\r0|Cont[5]~28 ));
// synopsys translate_off
defparam \r0|Cont[5]~27 .lut_mask = 16'hA50A;
defparam \r0|Cont[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N23
dffeas \r0|Cont[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[5] .is_wysiwyg = "true";
defparam \r0|Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N24
cycloneive_lcell_comb \r0|Cont[6]~29 (
// Equation(s):
// \r0|Cont[6]~29_combout  = (\r0|Cont [6] & (!\r0|Cont[5]~28 )) # (!\r0|Cont [6] & ((\r0|Cont[5]~28 ) # (GND)))
// \r0|Cont[6]~30  = CARRY((!\r0|Cont[5]~28 ) # (!\r0|Cont [6]))

	.dataa(gnd),
	.datab(\r0|Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[5]~28 ),
	.combout(\r0|Cont[6]~29_combout ),
	.cout(\r0|Cont[6]~30 ));
// synopsys translate_off
defparam \r0|Cont[6]~29 .lut_mask = 16'h3C3F;
defparam \r0|Cont[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N25
dffeas \r0|Cont[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[6] .is_wysiwyg = "true";
defparam \r0|Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N26
cycloneive_lcell_comb \r0|Cont[7]~31 (
// Equation(s):
// \r0|Cont[7]~31_combout  = (\r0|Cont [7] & (\r0|Cont[6]~30  $ (GND))) # (!\r0|Cont [7] & (!\r0|Cont[6]~30  & VCC))
// \r0|Cont[7]~32  = CARRY((\r0|Cont [7] & !\r0|Cont[6]~30 ))

	.dataa(\r0|Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[6]~30 ),
	.combout(\r0|Cont[7]~31_combout ),
	.cout(\r0|Cont[7]~32 ));
// synopsys translate_off
defparam \r0|Cont[7]~31 .lut_mask = 16'hA50A;
defparam \r0|Cont[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N27
dffeas \r0|Cont[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[7] .is_wysiwyg = "true";
defparam \r0|Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N28
cycloneive_lcell_comb \r0|Cont[8]~33 (
// Equation(s):
// \r0|Cont[8]~33_combout  = (\r0|Cont [8] & (!\r0|Cont[7]~32 )) # (!\r0|Cont [8] & ((\r0|Cont[7]~32 ) # (GND)))
// \r0|Cont[8]~34  = CARRY((!\r0|Cont[7]~32 ) # (!\r0|Cont [8]))

	.dataa(gnd),
	.datab(\r0|Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[7]~32 ),
	.combout(\r0|Cont[8]~33_combout ),
	.cout(\r0|Cont[8]~34 ));
// synopsys translate_off
defparam \r0|Cont[8]~33 .lut_mask = 16'h3C3F;
defparam \r0|Cont[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N29
dffeas \r0|Cont[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[8] .is_wysiwyg = "true";
defparam \r0|Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N30
cycloneive_lcell_comb \r0|Cont[9]~35 (
// Equation(s):
// \r0|Cont[9]~35_combout  = (\r0|Cont [9] & (\r0|Cont[8]~34  $ (GND))) # (!\r0|Cont [9] & (!\r0|Cont[8]~34  & VCC))
// \r0|Cont[9]~36  = CARRY((\r0|Cont [9] & !\r0|Cont[8]~34 ))

	.dataa(\r0|Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[8]~34 ),
	.combout(\r0|Cont[9]~35_combout ),
	.cout(\r0|Cont[9]~36 ));
// synopsys translate_off
defparam \r0|Cont[9]~35 .lut_mask = 16'hA50A;
defparam \r0|Cont[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y45_N31
dffeas \r0|Cont[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[9] .is_wysiwyg = "true";
defparam \r0|Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N0
cycloneive_lcell_comb \r0|Cont[10]~37 (
// Equation(s):
// \r0|Cont[10]~37_combout  = (\r0|Cont [10] & (!\r0|Cont[9]~36 )) # (!\r0|Cont [10] & ((\r0|Cont[9]~36 ) # (GND)))
// \r0|Cont[10]~38  = CARRY((!\r0|Cont[9]~36 ) # (!\r0|Cont [10]))

	.dataa(gnd),
	.datab(\r0|Cont [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[9]~36 ),
	.combout(\r0|Cont[10]~37_combout ),
	.cout(\r0|Cont[10]~38 ));
// synopsys translate_off
defparam \r0|Cont[10]~37 .lut_mask = 16'h3C3F;
defparam \r0|Cont[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N1
dffeas \r0|Cont[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[10] .is_wysiwyg = "true";
defparam \r0|Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N2
cycloneive_lcell_comb \r0|Cont[11]~39 (
// Equation(s):
// \r0|Cont[11]~39_combout  = (\r0|Cont [11] & (\r0|Cont[10]~38  $ (GND))) # (!\r0|Cont [11] & (!\r0|Cont[10]~38  & VCC))
// \r0|Cont[11]~40  = CARRY((\r0|Cont [11] & !\r0|Cont[10]~38 ))

	.dataa(gnd),
	.datab(\r0|Cont [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[10]~38 ),
	.combout(\r0|Cont[11]~39_combout ),
	.cout(\r0|Cont[11]~40 ));
// synopsys translate_off
defparam \r0|Cont[11]~39 .lut_mask = 16'hC30C;
defparam \r0|Cont[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N3
dffeas \r0|Cont[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[11] .is_wysiwyg = "true";
defparam \r0|Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N4
cycloneive_lcell_comb \r0|Cont[12]~41 (
// Equation(s):
// \r0|Cont[12]~41_combout  = (\r0|Cont [12] & (!\r0|Cont[11]~40 )) # (!\r0|Cont [12] & ((\r0|Cont[11]~40 ) # (GND)))
// \r0|Cont[12]~42  = CARRY((!\r0|Cont[11]~40 ) # (!\r0|Cont [12]))

	.dataa(gnd),
	.datab(\r0|Cont [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[11]~40 ),
	.combout(\r0|Cont[12]~41_combout ),
	.cout(\r0|Cont[12]~42 ));
// synopsys translate_off
defparam \r0|Cont[12]~41 .lut_mask = 16'h3C3F;
defparam \r0|Cont[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N5
dffeas \r0|Cont[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[12] .is_wysiwyg = "true";
defparam \r0|Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N6
cycloneive_lcell_comb \r0|Cont[13]~43 (
// Equation(s):
// \r0|Cont[13]~43_combout  = (\r0|Cont [13] & (\r0|Cont[12]~42  $ (GND))) # (!\r0|Cont [13] & (!\r0|Cont[12]~42  & VCC))
// \r0|Cont[13]~44  = CARRY((\r0|Cont [13] & !\r0|Cont[12]~42 ))

	.dataa(\r0|Cont [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[12]~42 ),
	.combout(\r0|Cont[13]~43_combout ),
	.cout(\r0|Cont[13]~44 ));
// synopsys translate_off
defparam \r0|Cont[13]~43 .lut_mask = 16'hA50A;
defparam \r0|Cont[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N7
dffeas \r0|Cont[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[13] .is_wysiwyg = "true";
defparam \r0|Cont[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N8
cycloneive_lcell_comb \r0|Cont[14]~45 (
// Equation(s):
// \r0|Cont[14]~45_combout  = (\r0|Cont [14] & (!\r0|Cont[13]~44 )) # (!\r0|Cont [14] & ((\r0|Cont[13]~44 ) # (GND)))
// \r0|Cont[14]~46  = CARRY((!\r0|Cont[13]~44 ) # (!\r0|Cont [14]))

	.dataa(gnd),
	.datab(\r0|Cont [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[13]~44 ),
	.combout(\r0|Cont[14]~45_combout ),
	.cout(\r0|Cont[14]~46 ));
// synopsys translate_off
defparam \r0|Cont[14]~45 .lut_mask = 16'h3C3F;
defparam \r0|Cont[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N9
dffeas \r0|Cont[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[14] .is_wysiwyg = "true";
defparam \r0|Cont[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N10
cycloneive_lcell_comb \r0|Cont[15]~47 (
// Equation(s):
// \r0|Cont[15]~47_combout  = (\r0|Cont [15] & (\r0|Cont[14]~46  $ (GND))) # (!\r0|Cont [15] & (!\r0|Cont[14]~46  & VCC))
// \r0|Cont[15]~48  = CARRY((\r0|Cont [15] & !\r0|Cont[14]~46 ))

	.dataa(\r0|Cont [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[14]~46 ),
	.combout(\r0|Cont[15]~47_combout ),
	.cout(\r0|Cont[15]~48 ));
// synopsys translate_off
defparam \r0|Cont[15]~47 .lut_mask = 16'hA50A;
defparam \r0|Cont[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N11
dffeas \r0|Cont[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[15] .is_wysiwyg = "true";
defparam \r0|Cont[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N12
cycloneive_lcell_comb \r0|Cont[16]~49 (
// Equation(s):
// \r0|Cont[16]~49_combout  = (\r0|Cont [16] & (!\r0|Cont[15]~48 )) # (!\r0|Cont [16] & ((\r0|Cont[15]~48 ) # (GND)))
// \r0|Cont[16]~50  = CARRY((!\r0|Cont[15]~48 ) # (!\r0|Cont [16]))

	.dataa(\r0|Cont [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[15]~48 ),
	.combout(\r0|Cont[16]~49_combout ),
	.cout(\r0|Cont[16]~50 ));
// synopsys translate_off
defparam \r0|Cont[16]~49 .lut_mask = 16'h5A5F;
defparam \r0|Cont[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N13
dffeas \r0|Cont[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[16] .is_wysiwyg = "true";
defparam \r0|Cont[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N14
cycloneive_lcell_comb \r0|Cont[17]~51 (
// Equation(s):
// \r0|Cont[17]~51_combout  = (\r0|Cont [17] & (\r0|Cont[16]~50  $ (GND))) # (!\r0|Cont [17] & (!\r0|Cont[16]~50  & VCC))
// \r0|Cont[17]~52  = CARRY((\r0|Cont [17] & !\r0|Cont[16]~50 ))

	.dataa(gnd),
	.datab(\r0|Cont [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[16]~50 ),
	.combout(\r0|Cont[17]~51_combout ),
	.cout(\r0|Cont[17]~52 ));
// synopsys translate_off
defparam \r0|Cont[17]~51 .lut_mask = 16'hC30C;
defparam \r0|Cont[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N15
dffeas \r0|Cont[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[17]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[17] .is_wysiwyg = "true";
defparam \r0|Cont[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N16
cycloneive_lcell_comb \r0|Cont[18]~53 (
// Equation(s):
// \r0|Cont[18]~53_combout  = (\r0|Cont [18] & (!\r0|Cont[17]~52 )) # (!\r0|Cont [18] & ((\r0|Cont[17]~52 ) # (GND)))
// \r0|Cont[18]~54  = CARRY((!\r0|Cont[17]~52 ) # (!\r0|Cont [18]))

	.dataa(gnd),
	.datab(\r0|Cont [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[17]~52 ),
	.combout(\r0|Cont[18]~53_combout ),
	.cout(\r0|Cont[18]~54 ));
// synopsys translate_off
defparam \r0|Cont[18]~53 .lut_mask = 16'h3C3F;
defparam \r0|Cont[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N17
dffeas \r0|Cont[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[18]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [18]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[18] .is_wysiwyg = "true";
defparam \r0|Cont[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N18
cycloneive_lcell_comb \r0|Cont[19]~55 (
// Equation(s):
// \r0|Cont[19]~55_combout  = \r0|Cont[18]~54  $ (!\r0|Cont [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r0|Cont [19]),
	.cin(\r0|Cont[18]~54 ),
	.combout(\r0|Cont[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[19]~55 .lut_mask = 16'hF00F;
defparam \r0|Cont[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y44_N19
dffeas \r0|Cont[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[19]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [19]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[19] .is_wysiwyg = "true";
defparam \r0|Cont[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N22
cycloneive_lcell_comb \r0|Equal0~0 (
// Equation(s):
// \r0|Equal0~0_combout  = (\r0|Cont [16] & (\r0|Cont [19] & (\r0|Cont [17] & \r0|Cont [18])))

	.dataa(\r0|Cont [16]),
	.datab(\r0|Cont [19]),
	.datac(\r0|Cont [17]),
	.datad(\r0|Cont [18]),
	.cin(gnd),
	.combout(\r0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~0 .lut_mask = 16'h8000;
defparam \r0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N24
cycloneive_lcell_comb \r0|Equal0~4 (
// Equation(s):
// \r0|Equal0~4_combout  = (\r0|Cont [8] & (\r0|Cont [11] & (\r0|Cont [9] & \r0|Cont [10])))

	.dataa(\r0|Cont [8]),
	.datab(\r0|Cont [11]),
	.datac(\r0|Cont [9]),
	.datad(\r0|Cont [10]),
	.cin(gnd),
	.combout(\r0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~4 .lut_mask = 16'h8000;
defparam \r0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N26
cycloneive_lcell_comb \r0|Equal0~5 (
// Equation(s):
// \r0|Equal0~5_combout  = (\r0|Cont [15] & (\r0|Cont [14] & (\r0|Cont [12] & \r0|Cont [13])))

	.dataa(\r0|Cont [15]),
	.datab(\r0|Cont [14]),
	.datac(\r0|Cont [12]),
	.datad(\r0|Cont [13]),
	.cin(gnd),
	.combout(\r0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~5 .lut_mask = 16'h8000;
defparam \r0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N12
cycloneive_lcell_comb \r0|Equal0~2 (
// Equation(s):
// \r0|Equal0~2_combout  = (\r0|Cont [7] & (\r0|Cont [6] & (\r0|Cont [5] & \r0|Cont [4])))

	.dataa(\r0|Cont [7]),
	.datab(\r0|Cont [6]),
	.datac(\r0|Cont [5]),
	.datad(\r0|Cont [4]),
	.cin(gnd),
	.combout(\r0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~2 .lut_mask = 16'h8000;
defparam \r0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N2
cycloneive_lcell_comb \r0|Equal0~1 (
// Equation(s):
// \r0|Equal0~1_combout  = (\r0|Cont [3] & \r0|Cont [2])

	.dataa(gnd),
	.datab(\r0|Cont [3]),
	.datac(gnd),
	.datad(\r0|Cont [2]),
	.cin(gnd),
	.combout(\r0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~1 .lut_mask = 16'hCC00;
defparam \r0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N6
cycloneive_lcell_comb \r0|Equal0~3 (
// Equation(s):
// \r0|Equal0~3_combout  = (\r0|Equal0~2_combout  & (\r0|Cont [0] & (\r0|Cont [1] & \r0|Equal0~1_combout )))

	.dataa(\r0|Equal0~2_combout ),
	.datab(\r0|Cont [0]),
	.datac(\r0|Cont [1]),
	.datad(\r0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\r0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~3 .lut_mask = 16'h8000;
defparam \r0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N28
cycloneive_lcell_comb \r0|Equal0~6 (
// Equation(s):
// \r0|Equal0~6_combout  = (\r0|Equal0~0_combout  & (\r0|Equal0~4_combout  & (\r0|Equal0~5_combout  & \r0|Equal0~3_combout )))

	.dataa(\r0|Equal0~0_combout ),
	.datab(\r0|Equal0~4_combout ),
	.datac(\r0|Equal0~5_combout ),
	.datad(\r0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\r0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~6 .lut_mask = 16'h8000;
defparam \r0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N29
dffeas \r0|oRESET (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Equal0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|oRESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r0|oRESET .is_wysiwyg = "true";
defparam \r0|oRESET .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \p1|altpll_component|auto_generated|pll1 (
	.areset(!\r0|oRESET~q ),
	.pfdena(vcc),
	.fbin(\p1|altpll_component|auto_generated|pll1~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK2_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\p1|altpll_component|auto_generated|pll1~FBOUT ),
	.clk(\p1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \p1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \p1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \p1|altpll_component|auto_generated|pll1 .c0_high = 9;
defparam \p1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \p1|altpll_component|auto_generated|pll1 .c0_low = 9;
defparam \p1|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \p1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c1_high = 13;
defparam \p1|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \p1|altpll_component|auto_generated|pll1 .c1_low = 12;
defparam \p1|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \p1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \p1|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \p1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \p1|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \p1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \p1|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \p1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \p1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \p1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \p1|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \p1|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \p1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \p1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \p1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \p1|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \p1|altpll_component|auto_generated|pll1 .clk1_divide_by = 25;
defparam \p1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \p1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 9;
defparam \p1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \p1|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \p1|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \p1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \p1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \p1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \p1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \p1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \p1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \p1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \p1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \p1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \p1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \p1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \p1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \p1|altpll_component|auto_generated|pll1 .m = 9;
defparam \p1|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \p1|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \p1|altpll_component|auto_generated|pll1 .n = 1;
defparam \p1|altpll_component|auto_generated|pll1 .operation_mode = "source synchronous";
defparam \p1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \p1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \p1|altpll_component|auto_generated|pll1 .pll_compensation_delay = 5182;
defparam \p1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \p1|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \p1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \p1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \p1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \p1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \p1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \p1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \p1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 277;
defparam \p1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \p1|altpll_component|auto_generated|clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\p1|altpll_component|auto_generated|clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \p1|altpll_component|auto_generated|clk[0]~clkctrl .clock_type = "global clock";
defparam \p1|altpll_component|auto_generated|clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N8
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~0 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~0_combout  = \vga_ins|LTM_ins|h_cnt [0] $ (VCC)
// \vga_ins|LTM_ins|Add1~1  = CARRY(\vga_ins|LTM_ins|h_cnt [0])

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Add1~0_combout ),
	.cout(\vga_ins|LTM_ins|Add1~1 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~0 .lut_mask = 16'h33CC;
defparam \vga_ins|LTM_ins|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y58_N9
dffeas \vga_ins|LTM_ins|h_cnt[0] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[0] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N10
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~2 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~2_combout  = (\vga_ins|LTM_ins|h_cnt [1] & (!\vga_ins|LTM_ins|Add1~1 )) # (!\vga_ins|LTM_ins|h_cnt [1] & ((\vga_ins|LTM_ins|Add1~1 ) # (GND)))
// \vga_ins|LTM_ins|Add1~3  = CARRY((!\vga_ins|LTM_ins|Add1~1 ) # (!\vga_ins|LTM_ins|h_cnt [1]))

	.dataa(\vga_ins|LTM_ins|h_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~1 ),
	.combout(\vga_ins|LTM_ins|Add1~2_combout ),
	.cout(\vga_ins|LTM_ins|Add1~3 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~2 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y58_N11
dffeas \vga_ins|LTM_ins|h_cnt[1] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[1] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N12
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~4 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~4_combout  = (\vga_ins|LTM_ins|h_cnt [2] & (\vga_ins|LTM_ins|Add1~3  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [2] & (!\vga_ins|LTM_ins|Add1~3  & VCC))
// \vga_ins|LTM_ins|Add1~5  = CARRY((\vga_ins|LTM_ins|h_cnt [2] & !\vga_ins|LTM_ins|Add1~3 ))

	.dataa(\vga_ins|LTM_ins|h_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~3 ),
	.combout(\vga_ins|LTM_ins|Add1~4_combout ),
	.cout(\vga_ins|LTM_ins|Add1~5 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~4 .lut_mask = 16'hA50A;
defparam \vga_ins|LTM_ins|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y58_N13
dffeas \vga_ins|LTM_ins|h_cnt[2] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~4_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[2] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N14
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~6 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~6_combout  = (\vga_ins|LTM_ins|h_cnt [3] & (!\vga_ins|LTM_ins|Add1~5 )) # (!\vga_ins|LTM_ins|h_cnt [3] & ((\vga_ins|LTM_ins|Add1~5 ) # (GND)))
// \vga_ins|LTM_ins|Add1~7  = CARRY((!\vga_ins|LTM_ins|Add1~5 ) # (!\vga_ins|LTM_ins|h_cnt [3]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~5 ),
	.combout(\vga_ins|LTM_ins|Add1~6_combout ),
	.cout(\vga_ins|LTM_ins|Add1~7 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~6 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y58_N15
dffeas \vga_ins|LTM_ins|h_cnt[3] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~6_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[3] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N16
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~8 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~8_combout  = (\vga_ins|LTM_ins|h_cnt [4] & (\vga_ins|LTM_ins|Add1~7  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [4] & (!\vga_ins|LTM_ins|Add1~7  & VCC))
// \vga_ins|LTM_ins|Add1~9  = CARRY((\vga_ins|LTM_ins|h_cnt [4] & !\vga_ins|LTM_ins|Add1~7 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~7 ),
	.combout(\vga_ins|LTM_ins|Add1~8_combout ),
	.cout(\vga_ins|LTM_ins|Add1~9 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~8 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y58_N17
dffeas \vga_ins|LTM_ins|h_cnt[4] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~8_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[4] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N18
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~10 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~10_combout  = (\vga_ins|LTM_ins|h_cnt [5] & (!\vga_ins|LTM_ins|Add1~9 )) # (!\vga_ins|LTM_ins|h_cnt [5] & ((\vga_ins|LTM_ins|Add1~9 ) # (GND)))
// \vga_ins|LTM_ins|Add1~11  = CARRY((!\vga_ins|LTM_ins|Add1~9 ) # (!\vga_ins|LTM_ins|h_cnt [5]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~9 ),
	.combout(\vga_ins|LTM_ins|Add1~10_combout ),
	.cout(\vga_ins|LTM_ins|Add1~11 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~10 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N30
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~2 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~2_combout  = (\vga_ins|LTM_ins|h_cnt [1] & (\vga_ins|LTM_ins|h_cnt [0] & \vga_ins|LTM_ins|h_cnt [2]))

	.dataa(\vga_ins|LTM_ins|h_cnt [1]),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|h_cnt [0]),
	.datad(\vga_ins|LTM_ins|h_cnt [2]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~2 .lut_mask = 16'hA000;
defparam \vga_ins|LTM_ins|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~18 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~18_combout  = (\vga_ins|LTM_ins|h_cnt [9] & (!\vga_ins|LTM_ins|Add1~17 )) # (!\vga_ins|LTM_ins|h_cnt [9] & ((\vga_ins|LTM_ins|Add1~17 ) # (GND)))
// \vga_ins|LTM_ins|Add1~19  = CARRY((!\vga_ins|LTM_ins|Add1~17 ) # (!\vga_ins|LTM_ins|h_cnt [9]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~17 ),
	.combout(\vga_ins|LTM_ins|Add1~18_combout ),
	.cout(\vga_ins|LTM_ins|Add1~19 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~18 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N28
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~20 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~20_combout  = \vga_ins|LTM_ins|Add1~19  $ (!\vga_ins|LTM_ins|h_cnt [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|h_cnt [10]),
	.cin(\vga_ins|LTM_ins|Add1~19 ),
	.combout(\vga_ins|LTM_ins|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~20 .lut_mask = 16'hF00F;
defparam \vga_ins|LTM_ins|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y58_N29
dffeas \vga_ins|LTM_ins|h_cnt[10] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~20_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[10] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N4
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~0 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~0_combout  = (!\vga_ins|LTM_ins|h_cnt [10] & (!\vga_ins|LTM_ins|h_cnt [7] & (!\vga_ins|LTM_ins|h_cnt [5] & !\vga_ins|LTM_ins|h_cnt [6])))

	.dataa(\vga_ins|LTM_ins|h_cnt [10]),
	.datab(\vga_ins|LTM_ins|h_cnt [7]),
	.datac(\vga_ins|LTM_ins|h_cnt [5]),
	.datad(\vga_ins|LTM_ins|h_cnt [6]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~0 .lut_mask = 16'h0001;
defparam \vga_ins|LTM_ins|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N4
cycloneive_lcell_comb \vga_ins|LTM_ins|h_cnt~2 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~2_combout  = (\vga_ins|LTM_ins|Add1~10_combout  & (((!\vga_ins|LTM_ins|Equal0~0_combout ) # (!\vga_ins|LTM_ins|Equal0~2_combout )) # (!\vga_ins|LTM_ins|Equal0~1_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datab(\vga_ins|LTM_ins|Add1~10_combout ),
	.datac(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datad(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~2 .lut_mask = 16'h4CCC;
defparam \vga_ins|LTM_ins|h_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y58_N5
dffeas \vga_ins|LTM_ins|h_cnt[5] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[5] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N20
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~12 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~12_combout  = (\vga_ins|LTM_ins|h_cnt [6] & (\vga_ins|LTM_ins|Add1~11  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [6] & (!\vga_ins|LTM_ins|Add1~11  & VCC))
// \vga_ins|LTM_ins|Add1~13  = CARRY((\vga_ins|LTM_ins|h_cnt [6] & !\vga_ins|LTM_ins|Add1~11 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~11 ),
	.combout(\vga_ins|LTM_ins|Add1~12_combout ),
	.cout(\vga_ins|LTM_ins|Add1~13 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~12 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y58_N21
dffeas \vga_ins|LTM_ins|h_cnt[6] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~12_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[6] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N22
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~14 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~14_combout  = (\vga_ins|LTM_ins|h_cnt [7] & (!\vga_ins|LTM_ins|Add1~13 )) # (!\vga_ins|LTM_ins|h_cnt [7] & ((\vga_ins|LTM_ins|Add1~13 ) # (GND)))
// \vga_ins|LTM_ins|Add1~15  = CARRY((!\vga_ins|LTM_ins|Add1~13 ) # (!\vga_ins|LTM_ins|h_cnt [7]))

	.dataa(\vga_ins|LTM_ins|h_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~13 ),
	.combout(\vga_ins|LTM_ins|Add1~14_combout ),
	.cout(\vga_ins|LTM_ins|Add1~15 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~14 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y58_N23
dffeas \vga_ins|LTM_ins|h_cnt[7] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~14_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[7] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N24
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~16 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~16_combout  = (\vga_ins|LTM_ins|h_cnt [8] & (\vga_ins|LTM_ins|Add1~15  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [8] & (!\vga_ins|LTM_ins|Add1~15  & VCC))
// \vga_ins|LTM_ins|Add1~17  = CARRY((\vga_ins|LTM_ins|h_cnt [8] & !\vga_ins|LTM_ins|Add1~15 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~15 ),
	.combout(\vga_ins|LTM_ins|Add1~16_combout ),
	.cout(\vga_ins|LTM_ins|Add1~17 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~16 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N0
cycloneive_lcell_comb \vga_ins|LTM_ins|h_cnt~0 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~0_combout  = (\vga_ins|LTM_ins|Add1~18_combout  & (((!\vga_ins|LTM_ins|Equal0~0_combout ) # (!\vga_ins|LTM_ins|Equal0~2_combout )) # (!\vga_ins|LTM_ins|Equal0~1_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datab(\vga_ins|LTM_ins|Add1~18_combout ),
	.datac(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datad(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~0 .lut_mask = 16'h4CCC;
defparam \vga_ins|LTM_ins|h_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y58_N1
dffeas \vga_ins|LTM_ins|h_cnt[9] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[9] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N6
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~1 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~1_combout  = (\vga_ins|LTM_ins|h_cnt [4] & (\vga_ins|LTM_ins|h_cnt [3] & (\vga_ins|LTM_ins|h_cnt [9] & \vga_ins|LTM_ins|h_cnt [8])))

	.dataa(\vga_ins|LTM_ins|h_cnt [4]),
	.datab(\vga_ins|LTM_ins|h_cnt [3]),
	.datac(\vga_ins|LTM_ins|h_cnt [9]),
	.datad(\vga_ins|LTM_ins|h_cnt [8]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~1 .lut_mask = 16'h8000;
defparam \vga_ins|LTM_ins|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N2
cycloneive_lcell_comb \vga_ins|LTM_ins|h_cnt~1 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~1_combout  = (\vga_ins|LTM_ins|Add1~16_combout  & (((!\vga_ins|LTM_ins|Equal0~0_combout ) # (!\vga_ins|LTM_ins|Equal0~2_combout )) # (!\vga_ins|LTM_ins|Equal0~1_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datab(\vga_ins|LTM_ins|Add1~16_combout ),
	.datac(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datad(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~1 .lut_mask = 16'h4CCC;
defparam \vga_ins|LTM_ins|h_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y58_N3
dffeas \vga_ins|LTM_ins|h_cnt[8] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[8] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N10
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~1 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~1_combout  = (\vga_ins|LTM_ins|h_cnt [4]) # ((\vga_ins|LTM_ins|h_cnt [6]) # (\vga_ins|LTM_ins|h_cnt [5]))

	.dataa(\vga_ins|LTM_ins|h_cnt [4]),
	.datab(\vga_ins|LTM_ins|h_cnt [6]),
	.datac(\vga_ins|LTM_ins|h_cnt [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~1 .lut_mask = 16'hFEFE;
defparam \vga_ins|LTM_ins|cDEN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N12
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~2 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~2_combout  = (\vga_ins|LTM_ins|h_cnt [8] & (((!\vga_ins|LTM_ins|h_cnt [7] & !\vga_ins|LTM_ins|cDEN~1_combout )) # (!\vga_ins|LTM_ins|h_cnt [9]))) # (!\vga_ins|LTM_ins|h_cnt [8] & ((\vga_ins|LTM_ins|h_cnt [9]) # 
// ((\vga_ins|LTM_ins|h_cnt [7] & \vga_ins|LTM_ins|cDEN~1_combout ))))

	.dataa(\vga_ins|LTM_ins|h_cnt [8]),
	.datab(\vga_ins|LTM_ins|h_cnt [7]),
	.datac(\vga_ins|LTM_ins|h_cnt [9]),
	.datad(\vga_ins|LTM_ins|cDEN~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~2 .lut_mask = 16'h5E7A;
defparam \vga_ins|LTM_ins|cDEN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N14
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~8 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~8_combout  = (\vga_ins|LTM_ins|v_cnt [4] & (\vga_ins|LTM_ins|Add0~7  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [4] & (!\vga_ins|LTM_ins|Add0~7  & VCC))
// \vga_ins|LTM_ins|Add0~9  = CARRY((\vga_ins|LTM_ins|v_cnt [4] & !\vga_ins|LTM_ins|Add0~7 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~7 ),
	.combout(\vga_ins|LTM_ins|Add0~8_combout ),
	.cout(\vga_ins|LTM_ins|Add0~9 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~8 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N16
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~10 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~10_combout  = (\vga_ins|LTM_ins|v_cnt [5] & (!\vga_ins|LTM_ins|Add0~9 )) # (!\vga_ins|LTM_ins|v_cnt [5] & ((\vga_ins|LTM_ins|Add0~9 ) # (GND)))
// \vga_ins|LTM_ins|Add0~11  = CARRY((!\vga_ins|LTM_ins|Add0~9 ) # (!\vga_ins|LTM_ins|v_cnt [5]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~9 ),
	.combout(\vga_ins|LTM_ins|Add0~10_combout ),
	.cout(\vga_ins|LTM_ins|Add0~11 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~10 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y58_N6
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~3 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~3_combout  = (\vga_ins|LTM_ins|Equal0~1_combout  & (\vga_ins|LTM_ins|Equal0~2_combout  & \vga_ins|LTM_ins|Equal0~0_combout ))

	.dataa(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datad(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~3 .lut_mask = 16'hA000;
defparam \vga_ins|LTM_ins|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y58_N17
dffeas \vga_ins|LTM_ins|v_cnt[5] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[5] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N18
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~12 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~12_combout  = (\vga_ins|LTM_ins|v_cnt [6] & (\vga_ins|LTM_ins|Add0~11  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [6] & (!\vga_ins|LTM_ins|Add0~11  & VCC))
// \vga_ins|LTM_ins|Add0~13  = CARRY((\vga_ins|LTM_ins|v_cnt [6] & !\vga_ins|LTM_ins|Add0~11 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~11 ),
	.combout(\vga_ins|LTM_ins|Add0~12_combout ),
	.cout(\vga_ins|LTM_ins|Add0~13 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~12 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y58_N19
dffeas \vga_ins|LTM_ins|v_cnt[6] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[6] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N20
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~14 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~14_combout  = (\vga_ins|LTM_ins|v_cnt [7] & (!\vga_ins|LTM_ins|Add0~13 )) # (!\vga_ins|LTM_ins|v_cnt [7] & ((\vga_ins|LTM_ins|Add0~13 ) # (GND)))
// \vga_ins|LTM_ins|Add0~15  = CARRY((!\vga_ins|LTM_ins|Add0~13 ) # (!\vga_ins|LTM_ins|v_cnt [7]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~13 ),
	.combout(\vga_ins|LTM_ins|Add0~14_combout ),
	.cout(\vga_ins|LTM_ins|Add0~15 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~14 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y58_N21
dffeas \vga_ins|LTM_ins|v_cnt[7] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[7] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N22
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~16 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~16_combout  = (\vga_ins|LTM_ins|v_cnt [8] & (\vga_ins|LTM_ins|Add0~15  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [8] & (!\vga_ins|LTM_ins|Add0~15  & VCC))
// \vga_ins|LTM_ins|Add0~17  = CARRY((\vga_ins|LTM_ins|v_cnt [8] & !\vga_ins|LTM_ins|Add0~15 ))

	.dataa(\vga_ins|LTM_ins|v_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~15 ),
	.combout(\vga_ins|LTM_ins|Add0~16_combout ),
	.cout(\vga_ins|LTM_ins|Add0~17 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~16 .lut_mask = 16'hA50A;
defparam \vga_ins|LTM_ins|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y58_N23
dffeas \vga_ins|LTM_ins|v_cnt[8] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[8] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N24
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~18 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~18_combout  = \vga_ins|LTM_ins|v_cnt [9] $ (\vga_ins|LTM_ins|Add0~17 )

	.dataa(\vga_ins|LTM_ins|v_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|LTM_ins|Add0~17 ),
	.combout(\vga_ins|LTM_ins|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~18 .lut_mask = 16'h5A5A;
defparam \vga_ins|LTM_ins|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~2 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~2_combout  = (\vga_ins|LTM_ins|Add0~18_combout  & ((!\vga_ins|LTM_ins|Equal1~1_combout ) # (!\vga_ins|LTM_ins|Equal1~0_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~0_combout ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datad(\vga_ins|LTM_ins|Add0~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~2 .lut_mask = 16'h5F00;
defparam \vga_ins|LTM_ins|v_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y58_N27
dffeas \vga_ins|LTM_ins|v_cnt[9] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[9] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N6
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~0 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~0_combout  = \vga_ins|LTM_ins|v_cnt [0] $ (VCC)
// \vga_ins|LTM_ins|Add0~1  = CARRY(\vga_ins|LTM_ins|v_cnt [0])

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Add0~0_combout ),
	.cout(\vga_ins|LTM_ins|Add0~1 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~0 .lut_mask = 16'h33CC;
defparam \vga_ins|LTM_ins|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N28
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~3 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~3_combout  = (\vga_ins|LTM_ins|Add0~0_combout  & ((!\vga_ins|LTM_ins|Equal1~1_combout ) # (!\vga_ins|LTM_ins|Equal1~0_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~0_combout ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datad(\vga_ins|LTM_ins|Add0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~3 .lut_mask = 16'h5F00;
defparam \vga_ins|LTM_ins|v_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y58_N29
dffeas \vga_ins|LTM_ins|v_cnt[0] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[0] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N30
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal1~1 (
// Equation(s):
// \vga_ins|LTM_ins|Equal1~1_combout  = (\vga_ins|LTM_ins|v_cnt [9] & (!\vga_ins|LTM_ins|v_cnt [0] & (\vga_ins|LTM_ins|v_cnt [2] & \vga_ins|LTM_ins|v_cnt [3])))

	.dataa(\vga_ins|LTM_ins|v_cnt [9]),
	.datab(\vga_ins|LTM_ins|v_cnt [0]),
	.datac(\vga_ins|LTM_ins|v_cnt [2]),
	.datad(\vga_ins|LTM_ins|v_cnt [3]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal1~1 .lut_mask = 16'h2000;
defparam \vga_ins|LTM_ins|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N8
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~2 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~2_combout  = (\vga_ins|LTM_ins|v_cnt [1] & (!\vga_ins|LTM_ins|Add0~1 )) # (!\vga_ins|LTM_ins|v_cnt [1] & ((\vga_ins|LTM_ins|Add0~1 ) # (GND)))
// \vga_ins|LTM_ins|Add0~3  = CARRY((!\vga_ins|LTM_ins|Add0~1 ) # (!\vga_ins|LTM_ins|v_cnt [1]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~1 ),
	.combout(\vga_ins|LTM_ins|Add0~2_combout ),
	.cout(\vga_ins|LTM_ins|Add0~3 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~2 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y58_N9
dffeas \vga_ins|LTM_ins|v_cnt[1] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[1] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N10
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~4 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~4_combout  = (\vga_ins|LTM_ins|v_cnt [2] & (\vga_ins|LTM_ins|Add0~3  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [2] & (!\vga_ins|LTM_ins|Add0~3  & VCC))
// \vga_ins|LTM_ins|Add0~5  = CARRY((\vga_ins|LTM_ins|v_cnt [2] & !\vga_ins|LTM_ins|Add0~3 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~3 ),
	.combout(\vga_ins|LTM_ins|Add0~4_combout ),
	.cout(\vga_ins|LTM_ins|Add0~5 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~4 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N12
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~6 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~6_combout  = (\vga_ins|LTM_ins|v_cnt [3] & (!\vga_ins|LTM_ins|Add0~5 )) # (!\vga_ins|LTM_ins|v_cnt [3] & ((\vga_ins|LTM_ins|Add0~5 ) # (GND)))
// \vga_ins|LTM_ins|Add0~7  = CARRY((!\vga_ins|LTM_ins|Add0~5 ) # (!\vga_ins|LTM_ins|v_cnt [3]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~5 ),
	.combout(\vga_ins|LTM_ins|Add0~6_combout ),
	.cout(\vga_ins|LTM_ins|Add0~7 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~6 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N2
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~0 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~0_combout  = (\vga_ins|LTM_ins|Add0~6_combout  & ((!\vga_ins|LTM_ins|Equal1~1_combout ) # (!\vga_ins|LTM_ins|Equal1~0_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~0_combout ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datad(\vga_ins|LTM_ins|Add0~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~0 .lut_mask = 16'h5F00;
defparam \vga_ins|LTM_ins|v_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y58_N3
dffeas \vga_ins|LTM_ins|v_cnt[3] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[3] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y58_N15
dffeas \vga_ins|LTM_ins|v_cnt[4] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[4] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N0
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan5~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~0_combout  = (!\vga_ins|LTM_ins|v_cnt [7] & (!\vga_ins|LTM_ins|v_cnt [8] & !\vga_ins|LTM_ins|v_cnt [6]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [7]),
	.datac(\vga_ins|LTM_ins|v_cnt [8]),
	.datad(\vga_ins|LTM_ins|v_cnt [6]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~0 .lut_mask = 16'h0003;
defparam \vga_ins|LTM_ins|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N14
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal1~0 (
// Equation(s):
// \vga_ins|LTM_ins|Equal1~0_combout  = (!\vga_ins|LTM_ins|v_cnt [4] & (\vga_ins|LTM_ins|LessThan5~0_combout  & (!\vga_ins|LTM_ins|v_cnt [1] & !\vga_ins|LTM_ins|v_cnt [5])))

	.dataa(\vga_ins|LTM_ins|v_cnt [4]),
	.datab(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.datac(\vga_ins|LTM_ins|v_cnt [1]),
	.datad(\vga_ins|LTM_ins|v_cnt [5]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal1~0 .lut_mask = 16'h0004;
defparam \vga_ins|LTM_ins|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y58_N4
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~1 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~1_combout  = (\vga_ins|LTM_ins|Add0~4_combout  & ((!\vga_ins|LTM_ins|Equal1~1_combout ) # (!\vga_ins|LTM_ins|Equal1~0_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~0_combout ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datad(\vga_ins|LTM_ins|Add0~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~1 .lut_mask = 16'h5F00;
defparam \vga_ins|LTM_ins|v_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y58_N5
dffeas \vga_ins|LTM_ins|v_cnt[2] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[2] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N22
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan5~1 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~1_combout  = (!\vga_ins|LTM_ins|v_cnt [2] & (!\vga_ins|LTM_ins|v_cnt [4] & (!\vga_ins|LTM_ins|v_cnt [1] & !\vga_ins|LTM_ins|v_cnt [3])))

	.dataa(\vga_ins|LTM_ins|v_cnt [2]),
	.datab(\vga_ins|LTM_ins|v_cnt [4]),
	.datac(\vga_ins|LTM_ins|v_cnt [1]),
	.datad(\vga_ins|LTM_ins|v_cnt [3]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~1 .lut_mask = 16'h0001;
defparam \vga_ins|LTM_ins|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N8
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan5~2 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~2_combout  = (!\vga_ins|LTM_ins|v_cnt [9] & (\vga_ins|LTM_ins|LessThan5~0_combout  & ((\vga_ins|LTM_ins|LessThan5~1_combout ) # (!\vga_ins|LTM_ins|v_cnt [5]))))

	.dataa(\vga_ins|LTM_ins|LessThan5~1_combout ),
	.datab(\vga_ins|LTM_ins|v_cnt [9]),
	.datac(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.datad(\vga_ins|LTM_ins|v_cnt [5]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~2 .lut_mask = 16'h2030;
defparam \vga_ins|LTM_ins|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N0
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~0 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~0_combout  = ((!\vga_ins|LTM_ins|v_cnt [2] & (\vga_ins|LTM_ins|Equal1~0_combout  & !\vga_ins|LTM_ins|v_cnt [3]))) # (!\vga_ins|LTM_ins|v_cnt [9])

	.dataa(\vga_ins|LTM_ins|v_cnt [2]),
	.datab(\vga_ins|LTM_ins|v_cnt [9]),
	.datac(\vga_ins|LTM_ins|Equal1~0_combout ),
	.datad(\vga_ins|LTM_ins|v_cnt [3]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~0 .lut_mask = 16'h3373;
defparam \vga_ins|LTM_ins|cDEN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N24
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~3 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~3_combout  = (\vga_ins|LTM_ins|cDEN~2_combout  & (!\vga_ins|LTM_ins|h_cnt [10] & (!\vga_ins|LTM_ins|LessThan5~2_combout  & \vga_ins|LTM_ins|cDEN~0_combout )))

	.dataa(\vga_ins|LTM_ins|cDEN~2_combout ),
	.datab(\vga_ins|LTM_ins|h_cnt [10]),
	.datac(\vga_ins|LTM_ins|LessThan5~2_combout ),
	.datad(\vga_ins|LTM_ins|cDEN~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~3 .lut_mask = 16'h0200;
defparam \vga_ins|LTM_ins|cDEN~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y58_N25
dffeas \vga_ins|LTM_ins|blank_n (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|cDEN~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|blank_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|blank_n .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|blank_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
cycloneive_lcell_comb \vga_ins|ADDR[0]~19 (
// Equation(s):
// \vga_ins|ADDR[0]~19_combout  = (\vga_ins|ADDR [0] & (\vga_ins|LTM_ins|blank_n~q  $ (VCC))) # (!\vga_ins|ADDR [0] & (\vga_ins|LTM_ins|blank_n~q  & VCC))
// \vga_ins|ADDR[0]~20  = CARRY((\vga_ins|ADDR [0] & \vga_ins|LTM_ins|blank_n~q ))

	.dataa(\vga_ins|ADDR [0]),
	.datab(\vga_ins|LTM_ins|blank_n~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|ADDR[0]~19_combout ),
	.cout(\vga_ins|ADDR[0]~20 ));
// synopsys translate_off
defparam \vga_ins|ADDR[0]~19 .lut_mask = 16'h6688;
defparam \vga_ins|ADDR[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N2
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan0~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan0~0_combout  = (!\vga_ins|LTM_ins|h_cnt [8] & (!\vga_ins|LTM_ins|h_cnt [9] & ((!\vga_ins|LTM_ins|h_cnt [6]) # (!\vga_ins|LTM_ins|h_cnt [5]))))

	.dataa(\vga_ins|LTM_ins|h_cnt [8]),
	.datab(\vga_ins|LTM_ins|h_cnt [5]),
	.datac(\vga_ins|LTM_ins|h_cnt [9]),
	.datad(\vga_ins|LTM_ins|h_cnt [6]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan0~0 .lut_mask = 16'h0105;
defparam \vga_ins|LTM_ins|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan0~1 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan0~1_combout  = (\vga_ins|LTM_ins|h_cnt [10]) # ((\vga_ins|LTM_ins|h_cnt [7]) # (!\vga_ins|LTM_ins|LessThan0~0_combout ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [10]),
	.datac(\vga_ins|LTM_ins|LessThan0~0_combout ),
	.datad(\vga_ins|LTM_ins|h_cnt [7]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan0~1 .lut_mask = 16'hFFCF;
defparam \vga_ins|LTM_ins|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y58_N27
dffeas \vga_ins|LTM_ins|HS (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|HS .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y58_N28
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan1~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan1~0_combout  = (\vga_ins|LTM_ins|v_cnt [2]) # ((\vga_ins|LTM_ins|v_cnt [9]) # ((\vga_ins|LTM_ins|v_cnt [3]) # (!\vga_ins|LTM_ins|Equal1~0_combout )))

	.dataa(\vga_ins|LTM_ins|v_cnt [2]),
	.datab(\vga_ins|LTM_ins|v_cnt [9]),
	.datac(\vga_ins|LTM_ins|Equal1~0_combout ),
	.datad(\vga_ins|LTM_ins|v_cnt [3]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan1~0 .lut_mask = 16'hFFEF;
defparam \vga_ins|LTM_ins|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y58_N29
dffeas \vga_ins|LTM_ins|VS (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|LessThan1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|VS .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneive_lcell_comb \vga_ins|always0~0 (
// Equation(s):
// \vga_ins|always0~0_combout  = (!\vga_ins|LTM_ins|HS~q  & !\vga_ins|LTM_ins|VS~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|HS~q ),
	.datad(\vga_ins|LTM_ins|VS~q ),
	.cin(gnd),
	.combout(\vga_ins|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always0~0 .lut_mask = 16'h000F;
defparam \vga_ins|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N15
dffeas \vga_ins|ADDR[0] (
	.clk(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[0]~19_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[0] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \vga_ins|ADDR[1]~21 (
// Equation(s):
// \vga_ins|ADDR[1]~21_combout  = (\vga_ins|ADDR [1] & (!\vga_ins|ADDR[0]~20 )) # (!\vga_ins|ADDR [1] & ((\vga_ins|ADDR[0]~20 ) # (GND)))
// \vga_ins|ADDR[1]~22  = CARRY((!\vga_ins|ADDR[0]~20 ) # (!\vga_ins|ADDR [1]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[0]~20 ),
	.combout(\vga_ins|ADDR[1]~21_combout ),
	.cout(\vga_ins|ADDR[1]~22 ));
// synopsys translate_off
defparam \vga_ins|ADDR[1]~21 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N17
dffeas \vga_ins|ADDR[1] (
	.clk(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[1]~21_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[1] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneive_lcell_comb \vga_ins|ADDR[2]~23 (
// Equation(s):
// \vga_ins|ADDR[2]~23_combout  = (\vga_ins|ADDR [2] & (\vga_ins|ADDR[1]~22  $ (GND))) # (!\vga_ins|ADDR [2] & (!\vga_ins|ADDR[1]~22  & VCC))
// \vga_ins|ADDR[2]~24  = CARRY((\vga_ins|ADDR [2] & !\vga_ins|ADDR[1]~22 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[1]~22 ),
	.combout(\vga_ins|ADDR[2]~23_combout ),
	.cout(\vga_ins|ADDR[2]~24 ));
// synopsys translate_off
defparam \vga_ins|ADDR[2]~23 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N19
dffeas \vga_ins|ADDR[2] (
	.clk(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[2]~23_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[2] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \vga_ins|ADDR[3]~25 (
// Equation(s):
// \vga_ins|ADDR[3]~25_combout  = (\vga_ins|ADDR [3] & (!\vga_ins|ADDR[2]~24 )) # (!\vga_ins|ADDR [3] & ((\vga_ins|ADDR[2]~24 ) # (GND)))
// \vga_ins|ADDR[3]~26  = CARRY((!\vga_ins|ADDR[2]~24 ) # (!\vga_ins|ADDR [3]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[2]~24 ),
	.combout(\vga_ins|ADDR[3]~25_combout ),
	.cout(\vga_ins|ADDR[3]~26 ));
// synopsys translate_off
defparam \vga_ins|ADDR[3]~25 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N21
dffeas \vga_ins|ADDR[3] (
	.clk(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[3]~25_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[3] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \vga_ins|ADDR[4]~27 (
// Equation(s):
// \vga_ins|ADDR[4]~27_combout  = (\vga_ins|ADDR [4] & (\vga_ins|ADDR[3]~26  $ (GND))) # (!\vga_ins|ADDR [4] & (!\vga_ins|ADDR[3]~26  & VCC))
// \vga_ins|ADDR[4]~28  = CARRY((\vga_ins|ADDR [4] & !\vga_ins|ADDR[3]~26 ))

	.dataa(\vga_ins|ADDR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[3]~26 ),
	.combout(\vga_ins|ADDR[4]~27_combout ),
	.cout(\vga_ins|ADDR[4]~28 ));
// synopsys translate_off
defparam \vga_ins|ADDR[4]~27 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N23
dffeas \vga_ins|ADDR[4] (
	.clk(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[4]~27_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[4] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneive_lcell_comb \vga_ins|ADDR[5]~29 (
// Equation(s):
// \vga_ins|ADDR[5]~29_combout  = (\vga_ins|ADDR [5] & (!\vga_ins|ADDR[4]~28 )) # (!\vga_ins|ADDR [5] & ((\vga_ins|ADDR[4]~28 ) # (GND)))
// \vga_ins|ADDR[5]~30  = CARRY((!\vga_ins|ADDR[4]~28 ) # (!\vga_ins|ADDR [5]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[4]~28 ),
	.combout(\vga_ins|ADDR[5]~29_combout ),
	.cout(\vga_ins|ADDR[5]~30 ));
// synopsys translate_off
defparam \vga_ins|ADDR[5]~29 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N25
dffeas \vga_ins|ADDR[5] (
	.clk(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[5]~29_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[5] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \vga_ins|ADDR[6]~31 (
// Equation(s):
// \vga_ins|ADDR[6]~31_combout  = (\vga_ins|ADDR [6] & (\vga_ins|ADDR[5]~30  $ (GND))) # (!\vga_ins|ADDR [6] & (!\vga_ins|ADDR[5]~30  & VCC))
// \vga_ins|ADDR[6]~32  = CARRY((\vga_ins|ADDR [6] & !\vga_ins|ADDR[5]~30 ))

	.dataa(\vga_ins|ADDR [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[5]~30 ),
	.combout(\vga_ins|ADDR[6]~31_combout ),
	.cout(\vga_ins|ADDR[6]~32 ));
// synopsys translate_off
defparam \vga_ins|ADDR[6]~31 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N27
dffeas \vga_ins|ADDR[6] (
	.clk(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[6]~31_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[6] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneive_lcell_comb \vga_ins|ADDR[7]~33 (
// Equation(s):
// \vga_ins|ADDR[7]~33_combout  = (\vga_ins|ADDR [7] & (!\vga_ins|ADDR[6]~32 )) # (!\vga_ins|ADDR [7] & ((\vga_ins|ADDR[6]~32 ) # (GND)))
// \vga_ins|ADDR[7]~34  = CARRY((!\vga_ins|ADDR[6]~32 ) # (!\vga_ins|ADDR [7]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[6]~32 ),
	.combout(\vga_ins|ADDR[7]~33_combout ),
	.cout(\vga_ins|ADDR[7]~34 ));
// synopsys translate_off
defparam \vga_ins|ADDR[7]~33 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N29
dffeas \vga_ins|ADDR[7] (
	.clk(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[7]~33_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[7] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneive_lcell_comb \vga_ins|ADDR[8]~35 (
// Equation(s):
// \vga_ins|ADDR[8]~35_combout  = (\vga_ins|ADDR [8] & (\vga_ins|ADDR[7]~34  $ (GND))) # (!\vga_ins|ADDR [8] & (!\vga_ins|ADDR[7]~34  & VCC))
// \vga_ins|ADDR[8]~36  = CARRY((\vga_ins|ADDR [8] & !\vga_ins|ADDR[7]~34 ))

	.dataa(\vga_ins|ADDR [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[7]~34 ),
	.combout(\vga_ins|ADDR[8]~35_combout ),
	.cout(\vga_ins|ADDR[8]~36 ));
// synopsys translate_off
defparam \vga_ins|ADDR[8]~35 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N31
dffeas \vga_ins|ADDR[8] (
	.clk(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[8]~35_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[8] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \vga_ins|ADDR[9]~37 (
// Equation(s):
// \vga_ins|ADDR[9]~37_combout  = (\vga_ins|ADDR [9] & (!\vga_ins|ADDR[8]~36 )) # (!\vga_ins|ADDR [9] & ((\vga_ins|ADDR[8]~36 ) # (GND)))
// \vga_ins|ADDR[9]~38  = CARRY((!\vga_ins|ADDR[8]~36 ) # (!\vga_ins|ADDR [9]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[8]~36 ),
	.combout(\vga_ins|ADDR[9]~37_combout ),
	.cout(\vga_ins|ADDR[9]~38 ));
// synopsys translate_off
defparam \vga_ins|ADDR[9]~37 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N1
dffeas \vga_ins|ADDR[9] (
	.clk(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[9]~37_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[9] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneive_lcell_comb \vga_ins|ADDR[10]~39 (
// Equation(s):
// \vga_ins|ADDR[10]~39_combout  = (\vga_ins|ADDR [10] & (\vga_ins|ADDR[9]~38  $ (GND))) # (!\vga_ins|ADDR [10] & (!\vga_ins|ADDR[9]~38  & VCC))
// \vga_ins|ADDR[10]~40  = CARRY((\vga_ins|ADDR [10] & !\vga_ins|ADDR[9]~38 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[9]~38 ),
	.combout(\vga_ins|ADDR[10]~39_combout ),
	.cout(\vga_ins|ADDR[10]~40 ));
// synopsys translate_off
defparam \vga_ins|ADDR[10]~39 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N3
dffeas \vga_ins|ADDR[10] (
	.clk(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[10]~39_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[10] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \vga_ins|ADDR[11]~41 (
// Equation(s):
// \vga_ins|ADDR[11]~41_combout  = (\vga_ins|ADDR [11] & (!\vga_ins|ADDR[10]~40 )) # (!\vga_ins|ADDR [11] & ((\vga_ins|ADDR[10]~40 ) # (GND)))
// \vga_ins|ADDR[11]~42  = CARRY((!\vga_ins|ADDR[10]~40 ) # (!\vga_ins|ADDR [11]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[10]~40 ),
	.combout(\vga_ins|ADDR[11]~41_combout ),
	.cout(\vga_ins|ADDR[11]~42 ));
// synopsys translate_off
defparam \vga_ins|ADDR[11]~41 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N5
dffeas \vga_ins|ADDR[11] (
	.clk(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[11]~41_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[11] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \vga_ins|ADDR[12]~43 (
// Equation(s):
// \vga_ins|ADDR[12]~43_combout  = (\vga_ins|ADDR [12] & (\vga_ins|ADDR[11]~42  $ (GND))) # (!\vga_ins|ADDR [12] & (!\vga_ins|ADDR[11]~42  & VCC))
// \vga_ins|ADDR[12]~44  = CARRY((\vga_ins|ADDR [12] & !\vga_ins|ADDR[11]~42 ))

	.dataa(\vga_ins|ADDR [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[11]~42 ),
	.combout(\vga_ins|ADDR[12]~43_combout ),
	.cout(\vga_ins|ADDR[12]~44 ));
// synopsys translate_off
defparam \vga_ins|ADDR[12]~43 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N7
dffeas \vga_ins|ADDR[12] (
	.clk(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[12]~43_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[12] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \vga_ins|ADDR[13]~45 (
// Equation(s):
// \vga_ins|ADDR[13]~45_combout  = (\vga_ins|ADDR [13] & (!\vga_ins|ADDR[12]~44 )) # (!\vga_ins|ADDR [13] & ((\vga_ins|ADDR[12]~44 ) # (GND)))
// \vga_ins|ADDR[13]~46  = CARRY((!\vga_ins|ADDR[12]~44 ) # (!\vga_ins|ADDR [13]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[12]~44 ),
	.combout(\vga_ins|ADDR[13]~45_combout ),
	.cout(\vga_ins|ADDR[13]~46 ));
// synopsys translate_off
defparam \vga_ins|ADDR[13]~45 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N9
dffeas \vga_ins|ADDR[13] (
	.clk(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[13]~45_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[13] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \vga_ins|ADDR[14]~47 (
// Equation(s):
// \vga_ins|ADDR[14]~47_combout  = (\vga_ins|ADDR [14] & (\vga_ins|ADDR[13]~46  $ (GND))) # (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR[13]~46  & VCC))
// \vga_ins|ADDR[14]~48  = CARRY((\vga_ins|ADDR [14] & !\vga_ins|ADDR[13]~46 ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[13]~46 ),
	.combout(\vga_ins|ADDR[14]~47_combout ),
	.cout(\vga_ins|ADDR[14]~48 ));
// synopsys translate_off
defparam \vga_ins|ADDR[14]~47 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N11
dffeas \vga_ins|ADDR[14] (
	.clk(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[14]~47_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[14] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \vga_ins|ADDR[15]~49 (
// Equation(s):
// \vga_ins|ADDR[15]~49_combout  = (\vga_ins|ADDR [15] & (!\vga_ins|ADDR[14]~48 )) # (!\vga_ins|ADDR [15] & ((\vga_ins|ADDR[14]~48 ) # (GND)))
// \vga_ins|ADDR[15]~50  = CARRY((!\vga_ins|ADDR[14]~48 ) # (!\vga_ins|ADDR [15]))

	.dataa(\vga_ins|ADDR [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[14]~48 ),
	.combout(\vga_ins|ADDR[15]~49_combout ),
	.cout(\vga_ins|ADDR[15]~50 ));
// synopsys translate_off
defparam \vga_ins|ADDR[15]~49 .lut_mask = 16'h5A5F;
defparam \vga_ins|ADDR[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N13
dffeas \vga_ins|ADDR[15] (
	.clk(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[15]~49_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[15] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \vga_ins|ADDR[16]~51 (
// Equation(s):
// \vga_ins|ADDR[16]~51_combout  = (\vga_ins|ADDR [16] & (\vga_ins|ADDR[15]~50  $ (GND))) # (!\vga_ins|ADDR [16] & (!\vga_ins|ADDR[15]~50  & VCC))
// \vga_ins|ADDR[16]~52  = CARRY((\vga_ins|ADDR [16] & !\vga_ins|ADDR[15]~50 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[15]~50 ),
	.combout(\vga_ins|ADDR[16]~51_combout ),
	.cout(\vga_ins|ADDR[16]~52 ));
// synopsys translate_off
defparam \vga_ins|ADDR[16]~51 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N15
dffeas \vga_ins|ADDR[16] (
	.clk(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[16]~51_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[16] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \vga_ins|ADDR[17]~53 (
// Equation(s):
// \vga_ins|ADDR[17]~53_combout  = (\vga_ins|ADDR [17] & (!\vga_ins|ADDR[16]~52 )) # (!\vga_ins|ADDR [17] & ((\vga_ins|ADDR[16]~52 ) # (GND)))
// \vga_ins|ADDR[17]~54  = CARRY((!\vga_ins|ADDR[16]~52 ) # (!\vga_ins|ADDR [17]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[16]~52 ),
	.combout(\vga_ins|ADDR[17]~53_combout ),
	.cout(\vga_ins|ADDR[17]~54 ));
// synopsys translate_off
defparam \vga_ins|ADDR[17]~53 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N17
dffeas \vga_ins|ADDR[17] (
	.clk(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[17]~53_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[17] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \vga_ins|ADDR[18]~55 (
// Equation(s):
// \vga_ins|ADDR[18]~55_combout  = \vga_ins|ADDR[17]~54  $ (!\vga_ins|ADDR [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|ADDR [18]),
	.cin(\vga_ins|ADDR[17]~54 ),
	.combout(\vga_ins|ADDR[18]~55_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR[18]~55 .lut_mask = 16'hF00F;
defparam \vga_ins|ADDR[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y39_N19
dffeas \vga_ins|ADDR[18] (
	.clk(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[18]~55_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[18] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N13
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N31
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N17
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[4] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[4] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11 .lut_mask = 16'h0050;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout  = (!\vga_ins|ADDR [18] & (!\vga_ins|ADDR [16] & (\vga_ins|ADDR [13] & !\vga_ins|ADDR [17])))

	.dataa(\vga_ins|ADDR [18]),
	.datab(\vga_ins|ADDR [16]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0 .lut_mask = 16'h0010;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout  & \vga_ins|ADDR [14]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w[3] .lut_mask = 16'h3000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: FF_X59_Y39_N9
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout  & !\vga_ins|ADDR [14]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[3] .lut_mask = 16'h0030;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout  = (!\vga_ins|ADDR [18] & (!\vga_ins|ADDR [16] & (!\vga_ins|ADDR [13] & !\vga_ins|ADDR [17])))

	.dataa(\vga_ins|ADDR [18]),
	.datab(\vga_ins|ADDR [16]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0 .lut_mask = 16'h0001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout  & (!\vga_ins|ADDR [15] & \vga_ins|ADDR [14]))

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0 .lut_mask = 16'h0C00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3] = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout  & (!\vga_ins|ADDR [15] & !\vga_ins|ADDR [14]))

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w[3] .lut_mask = 16'h000C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: FF_X59_Y39_N19
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'hEE30;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'hBBC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N11
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 .lut_mask = 16'h0001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 .lut_mask = 16'h0200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 .lut_mask = 16'h0F00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  = (\vga_ins|ADDR [18] & (!\vga_ins|ADDR [16] & !\vga_ins|ADDR [17]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [18]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0 .lut_mask = 16'h000C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3] = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  & (\vga_ins|ADDR [15] & (!\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w[3] .lut_mask = 16'h0008;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3] = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  & (\vga_ins|ADDR [15] & (\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w[3] .lut_mask = 16'h0080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_last_address = 4095;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout ))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6 .lut_mask = 16'hE2E2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10 .lut_mask = 16'hF888;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14 .lut_mask = 16'h00F0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout  = (!\vga_ins|ADDR [18] & (\vga_ins|ADDR [16] & !\vga_ins|ADDR [17]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [18]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1 .lut_mask = 16'h0030;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout  & (\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w[3] .lut_mask = 16'h4000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout  & (!\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w[3] .lut_mask = 16'h0400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y13_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15 .lut_mask = 16'hC480;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3] = (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout  & (!\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w[3] .lut_mask = 16'h0800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16 .lut_mask = 16'h00F0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3] = (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout  & (!\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w[3] .lut_mask = 16'h0008;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~17 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~17_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~17 .lut_mask = 16'hD080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19 .lut_mask = 16'h8800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3] = (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout  & (\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w[3] .lut_mask = 16'h0080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18 .lut_mask = 16'h4400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3] = (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout  & (\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w[3] .lut_mask = 16'h8000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~20 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~20_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~20 .lut_mask = 16'hEAC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12 .lut_mask = 16'h000F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout  & (\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w[3] .lut_mask = 16'h0040;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout  & (!\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w[3] .lut_mask = 16'h0004;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13 .lut_mask = 16'hC480;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~21 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~21_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~17_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~20_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~17_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~20_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~21 .lut_mask = 16'hFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3 .lut_mask = 16'h0100;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3] = (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout  & \vga_ins|ADDR [14]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w[3] .lut_mask = 16'hC000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3] = (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout  & !\vga_ins|ADDR [14]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3] .lut_mask = 16'h00C0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout  & (\vga_ins|ADDR [15] & \vga_ins|ADDR [14]))

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0 .lut_mask = 16'hC000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout  & (\vga_ins|ADDR [15] & !\vga_ins|ADDR [14]))

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1 .lut_mask = 16'h00C0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hCBC8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hBBC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4 .lut_mask = 16'h0004;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout  = (!\vga_ins|ADDR [18] & (!\vga_ins|ADDR [16] & \vga_ins|ADDR [17]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [18]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0 .lut_mask = 16'h0300;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout  & (\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w[3] .lut_mask = 16'h0040;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout  & (!\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w[3] .lut_mask = 16'h0400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout  & (!\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w[3] .lut_mask = 16'h0004;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hCBC8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout  & (\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w[3] .lut_mask = 16'h4000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hF838;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout 
// )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5 .lut_mask = 16'hF888;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~22 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~22_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~21_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~21_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~22 .lut_mask = 16'hFFEC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23 .lut_mask = 16'h5000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout  = (!\vga_ins|ADDR [18] & (\vga_ins|ADDR [16] & \vga_ins|ADDR [17]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [18]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2 .lut_mask = 16'h3000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3] = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout  & (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w[3] .lut_mask = 16'h0020;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3] = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout  & (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w[3] .lut_mask = 16'h0002;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y8_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~24 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~24_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~24 .lut_mask = 16'hC480;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3] = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout  & (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w[3] .lut_mask = 16'h0200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3] = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout  & (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w[3] .lut_mask = 16'h2000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~25 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~25_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~25 .lut_mask = 16'hC840;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3] = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout  & (\vga_ins|ADDR [15] & (!\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w[3] .lut_mask = 16'h0800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3] = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout  & (\vga_ins|ADDR [15] & (!\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w[3] .lut_mask = 16'h0008;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~26 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~26_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~26 .lut_mask = 16'h88A0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3] = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout  & (\vga_ins|ADDR [15] & (\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w[3] .lut_mask = 16'h8000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3] = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout  & (\vga_ins|ADDR [15] & (\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w[3] .lut_mask = 16'h0080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~27 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~27_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~27 .lut_mask = 16'hECA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~28 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~28_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~24_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~25_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~26_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~27_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~24_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~25_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~26_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~27_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~28 .lut_mask = 16'hFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3] = (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout  & (\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w[3] .lut_mask = 16'h8000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y66_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3] = (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout  & (\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w[3] .lut_mask = 16'h0080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y69_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3] = (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout  & (!\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w[3] .lut_mask = 16'h0008;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3] = (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout  & (!\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w[3] .lut_mask = 16'h0800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y71_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout ))) 
// # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hF4A4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hAFC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'h0400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'h0002;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3] = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  & (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w[3] .lut_mask = 16'h2000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y61_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3] = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  & (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [13] & \vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w[3] .lut_mask = 16'h0200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y69_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3] = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  & (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w[3] .lut_mask = 16'h0002;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y66_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hE5E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3] = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  & (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [13] & !\vga_ins|ADDR 
// [14])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] .lut_mask = 16'h0020;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hBC8C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout 
//  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2 .lut_mask = 16'hF888;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~29 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~29_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~22_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~28_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~22_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~28_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~29 .lut_mask = 16'hFFEA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y49_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y68_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ))) 
// # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hF4A4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y69_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout 
// ))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'hEC64;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y68_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'hE5E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y52_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hBC8C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout 
// )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30 .lut_mask = 16'hEAC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y28_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~41 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~41_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~41 .lut_mask = 16'h8C80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~42 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~42_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~42 .lut_mask = 16'hE040;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~43 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~43_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~43 .lut_mask = 16'hEAC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~40 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~40_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~40 .lut_mask = 16'h8A80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~44 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~44_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~41_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~42_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~43_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~40_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~41_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~42_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~43_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~40_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~44 .lut_mask = 16'hFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35 .lut_mask = 16'h8C80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~37 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~37_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~37 .lut_mask = 16'hF888;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~36 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~36_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~36 .lut_mask = 16'hE040;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y6_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34 .lut_mask = 16'hD080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~38 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~38_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~37_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~36_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~37_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~36_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~38 .lut_mask = 16'hFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~32 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~32_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a297 ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout ))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout ),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a297 ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~32 .lut_mask = 16'hEE44;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hF4A4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'hF588;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~32_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~32_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33 .lut_mask = 16'hECA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y12_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hBA98;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hDDA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y62_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hF4A4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hF588;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout 
//  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31 .lut_mask = 16'hECA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~39 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~39_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~38_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~38_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~39 .lut_mask = 16'hFFEC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~45 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~45_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~39_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~44_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~44_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~39_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~45 .lut_mask = 16'hFFEA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hCCE2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'hBBC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hEE30;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hD8AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~47 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~47 .lut_mask = 16'hF888;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_last_address = 4095;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~48 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~48_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout ),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~48 .lut_mask = 16'hAACC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hFC22;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hBBC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~49 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~49_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~48_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~48_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~48_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~49 .lut_mask = 16'hF888;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~53 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~53_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~53 .lut_mask = 16'hEAC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~52 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~52_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~52 .lut_mask = 16'hC480;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~51 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~51_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~51 .lut_mask = 16'hD800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y4_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~50 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~50_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~50 .lut_mask = 16'h8A80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~54 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~54_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~53_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~52_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~51_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~50_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~53_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~52_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~51_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~50_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~54 .lut_mask = 16'hFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~49_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~54_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~49_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~54_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55 .lut_mask = 16'hFEFC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y64_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y50_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y70_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ))) 
// # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hF4A4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y70_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hBC8C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y67_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hE5E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'hDDA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46 .lut_mask = 16'hF888;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57 .lut_mask = 16'hCA00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58 .lut_mask = 16'hC088;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~59 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~59_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~59 .lut_mask = 16'hEAC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y7_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y38_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56 .lut_mask = 16'hA808;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~60 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~60_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~59_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~59_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~60 .lut_mask = 16'hFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~61 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~61_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~60_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~60_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~61 .lut_mask = 16'hFEEE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a299 ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout ))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout ),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a299 ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64 .lut_mask = 16'hF0AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38 .lut_mask = 16'hF4A4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39 .lut_mask = 16'hDAD0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~65 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~65 .lut_mask = 16'hEAC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~67 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~67_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~67 .lut_mask = 16'hC0A0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~68 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~68_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~68 .lut_mask = 16'hA808;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~69 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~69_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~69 .lut_mask = 16'hEAC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y6_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~66 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~66_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~66 .lut_mask = 16'hA280;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~70 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~70_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~67_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~68_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~69_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~66_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~67_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~68_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~69_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~66_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~70 .lut_mask = 16'hFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34 .lut_mask = 16'hE5E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout 
// ))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35 .lut_mask = 16'hE6C4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y11_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36 .lut_mask = 16'hE5E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37 .lut_mask = 16'hF588;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout 
// )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63 .lut_mask = 16'hECA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~71 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~71_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~70_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~70_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~71 .lut_mask = 16'hFFEA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y69_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y70_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hFA0C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hCFA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y66_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32 .lut_mask = 16'hCBC8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33 .lut_mask = 16'hF388;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33_combout 
// )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62 .lut_mask = 16'hF888;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y9_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~72 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~72_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~72 .lut_mask = 16'hA280;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~74 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~74_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~74 .lut_mask = 16'hA280;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~75 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~75_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~75 .lut_mask = 16'hF888;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~73 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~73_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~73 .lut_mask = 16'hA820;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~76 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~76_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~72_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~74_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~75_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~73_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~72_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~74_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~75_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~73_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~76 .lut_mask = 16'hFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~77 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~77_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~71_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~76_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~71_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~76_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~77 .lut_mask = 16'hFEFA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y71_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40 .lut_mask = 16'hF0CA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41 .lut_mask = 16'hF388;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y66_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y63_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42 .lut_mask = 16'hE3E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43 .lut_mask = 16'hB8CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~78 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~78_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~78_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~78 .lut_mask = 16'hF888;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y10_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~83 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~83_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~83_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~83 .lut_mask = 16'hA808;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~84 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~84_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~84_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~84 .lut_mask = 16'h88A0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~85 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~85_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~85_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~85 .lut_mask = 16'hEAC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~82 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~82_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~82_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~82 .lut_mask = 16'h8C80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~86 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~86_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~83_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~84_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~85_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~82_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~83_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~84_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~85_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~82_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~86_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~86 .lut_mask = 16'hFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_last_address = 4095;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~80 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~80_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout ))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout ),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~80_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~80 .lut_mask = 16'hF0AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48 .lut_mask = 16'hDC98;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49 .lut_mask = 16'hE4AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~81 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~81_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~80_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~80_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~80_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~81_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~81 .lut_mask = 16'hECA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y62_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ))) 
// # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46 .lut_mask = 16'hDC98;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y10_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout  
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47 .lut_mask = 16'hE4AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44 .lut_mask = 16'hEE50;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45 .lut_mask = 16'hDDA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~79 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~79_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~79_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~79 .lut_mask = 16'hF888;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~87 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~87_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~81_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~79_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~86_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~86_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~81_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~79_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~87_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~87 .lut_mask = 16'hFFEC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~88 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~88_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~88_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~88 .lut_mask = 16'hA808;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91 .lut_mask = 16'hF888;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~90 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~90_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~90 .lut_mask = 16'hA280;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~89 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~89_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~89_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~89 .lut_mask = 16'hA280;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~88_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~90_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~89_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~88_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~90_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~89_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92 .lut_mask = 16'hFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~78_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~87_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~78_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~87_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93 .lut_mask = 16'hFEFC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y65_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52 .lut_mask = 16'hE3E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53 .lut_mask = 16'hF838;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y67_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout 
//  & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50 .lut_mask = 16'hF0AC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout  
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51 .lut_mask = 16'hE2CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~94 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~94_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout 
//  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~94_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~94 .lut_mask = 16'hECA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~105 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~105_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~105_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~105 .lut_mask = 16'hC088;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~107 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~107_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~107_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~107 .lut_mask = 16'hF888;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~104 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~104_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~104_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~104 .lut_mask = 16'hE400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~106 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~106_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~106_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~106 .lut_mask = 16'hA280;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~108 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~108_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~105_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~107_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~104_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~106_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~105_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~107_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~104_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~106_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~108_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~108 .lut_mask = 16'hFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~96 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~96_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a301 )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a301 ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~96_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~96 .lut_mask = 16'hBB88;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y38_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58 .lut_mask = 16'hCBC8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59 .lut_mask = 16'hAFC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~97 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~97_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~96_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~96_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~96_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~97_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~97 .lut_mask = 16'hECA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y27_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~100 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~100_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~100_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~100 .lut_mask = 16'hE400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~99 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~99_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~99_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~99 .lut_mask = 16'hA808;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~101 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~101_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~101_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~101 .lut_mask = 16'hEAC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~98 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~98_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~98_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~98 .lut_mask = 16'h8C80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~102 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~102_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~100_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~99_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~101_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~98_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~100_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~99_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~101_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~98_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~102_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~102 .lut_mask = 16'hFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout  & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56 .lut_mask = 16'hCEC2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57 .lut_mask = 16'hAFC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y63_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y36_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54 .lut_mask = 16'hFA0C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55 .lut_mask = 16'hCFA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~95 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~95_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout 
//  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~95_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~95 .lut_mask = 16'hECA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~103 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~103_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~97_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~95_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~102_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~97_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~102_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~95_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~103_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~103 .lut_mask = 16'hFFEC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~109 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~109_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~94_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~103_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~108_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~94_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~108_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~103_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~109_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~109 .lut_mask = 16'hFFEA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~122 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~122_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~122_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~122 .lut_mask = 16'h8C80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y36_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~121 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~121_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~121_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~121 .lut_mask = 16'h88C0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~123 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~123_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~123_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~123 .lut_mask = 16'hEAC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y7_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~120 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~120_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~120_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~120 .lut_mask = 16'hA088;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~124 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~124_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~122_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~121_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~123_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~120_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~122_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~121_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~123_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~120_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~124_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~124 .lut_mask = 16'hFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y71_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout 
//  & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60 .lut_mask = 16'hF0AC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y70_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout  
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61 .lut_mask = 16'hE4AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y68_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y67_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62 .lut_mask = 16'hE3E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y64_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63 .lut_mask = 16'hEA62;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~110 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~110_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout 
// )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~110_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~110 .lut_mask = 16'hF888;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64 .lut_mask = 16'hDC98;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65 .lut_mask = 16'hE2CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66 .lut_mask = 16'hF0CA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y9_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67 .lut_mask = 16'hB8CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~111 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~111_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout 
//  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~111_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~111 .lut_mask = 16'hEAC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~115 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~115_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~115_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~115 .lut_mask = 16'hB080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~116 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~116_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~116_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~116 .lut_mask = 16'hA820;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~117 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~117_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~117_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~117 .lut_mask = 16'hF888;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y5_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~114 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~114_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~114_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~114 .lut_mask = 16'hB080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~118 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~118_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~115_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~116_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~117_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~114_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~115_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~116_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~117_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~114_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~118_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~118 .lut_mask = 16'hFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68 .lut_mask = 16'hFC0A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69 .lut_mask = 16'hEC2C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_last_address = 4095;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~112 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~112_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout ))

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~112_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~112 .lut_mask = 16'hF0CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~113 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~113_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~112_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~112_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~112_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~113_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~113 .lut_mask = 16'hEAC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~119 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~119_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~111_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~113_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~118_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~111_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~118_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~113_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~119_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~119 .lut_mask = 16'hFFEC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~125 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~125_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~110_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~119_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~124_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~124_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~110_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~119_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~125_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~125 .lut_mask = 16'hFFEC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~137 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~137_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~137_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~137 .lut_mask = 16'h88C0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~138 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~138_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~138_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~138 .lut_mask = 16'hC480;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y12_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~139 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~139_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~139_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~139 .lut_mask = 16'hECA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y8_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~136 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~136_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~136_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~136 .lut_mask = 16'hC840;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~140 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~140_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~137_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~138_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~139_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~136_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~137_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~138_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~139_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~136_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~140_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~140 .lut_mask = 16'hFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y65_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y65_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y68_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout 
//  & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70 .lut_mask = 16'hCCB8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71 .lut_mask = 16'hBBC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y67_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72 .lut_mask = 16'hEE50;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73 .lut_mask = 16'hAFC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~126 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~126_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~126_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~126 .lut_mask = 16'hF888;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74 .lut_mask = 16'hE3E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75 .lut_mask = 16'hF838;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76 .lut_mask = 16'hF0CA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77 .lut_mask = 16'hD8AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~127 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~127_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77_combout 
//  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~127_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~127 .lut_mask = 16'hECA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  
// & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78 .lut_mask = 16'hCCB8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79 .lut_mask = 16'hD8AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~128 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~128_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a303 ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout ))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a303 ),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~128_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~128 .lut_mask = 16'hCCAA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~129 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~129_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~128_combout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~128_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~128_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~129_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~129 .lut_mask = 16'hF888;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~133 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~133_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~133_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~133 .lut_mask = 16'hEAC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~132 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~132_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~132_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~132 .lut_mask = 16'hA088;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y11_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~131 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~131_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~131_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~131 .lut_mask = 16'hA280;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "./VGA_DATA/img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_skd1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~130 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~130_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~130_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~130 .lut_mask = 16'h8C80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~134 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~134_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~133_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~132_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~131_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~130_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~133_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~132_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~131_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~130_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~134_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~134 .lut_mask = 16'hFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~135 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~135_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~127_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~129_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~134_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~127_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~129_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~134_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~135_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~135 .lut_mask = 16'hFEFC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~141 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~141_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~126_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~135_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~140_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~23_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~140_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~126_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~135_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~141_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~141 .lut_mask = 16'hFFF8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y72_N0
cycloneive_ram_block \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~141_combout ,\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~125_combout ,
\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~109_combout ,\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93_combout ,
\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~77_combout ,\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~61_combout ,
\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~45_combout ,\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~29_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./VGA_DATA/index_logo.mif";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_b7d1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF00000FFFFFF000001100000FFFFFF000001100000FFFFFF000001100000FFFFFF000001100000000000000FFFFFF000001100000FFFFFF000001100000FFFFFF000550000000FFFFFF000FFFF00;
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \vga_ins|oBLANK_n~feeder (
// Equation(s):
// \vga_ins|oBLANK_n~feeder_combout  = \vga_ins|LTM_ins|blank_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|blank_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|oBLANK_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|oBLANK_n~feeder .lut_mask = 16'hF0F0;
defparam \vga_ins|oBLANK_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N9
dffeas \vga_ins|oBLANK_n (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|oBLANK_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oBLANK_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oBLANK_n .is_wysiwyg = "true";
defparam \vga_ins|oBLANK_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneive_lcell_comb \vga_ins|oHS~feeder (
// Equation(s):
// \vga_ins|oHS~feeder_combout  = \vga_ins|LTM_ins|HS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|HS~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|oHS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|oHS~feeder .lut_mask = 16'hF0F0;
defparam \vga_ins|oHS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N11
dffeas \vga_ins|oHS (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|oHS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oHS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oHS .is_wysiwyg = "true";
defparam \vga_ins|oHS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N4
cycloneive_lcell_comb \vga_ins|oVS~feeder (
// Equation(s):
// \vga_ins|oVS~feeder_combout  = \vga_ins|LTM_ins|VS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|VS~q ),
	.cin(gnd),
	.combout(\vga_ins|oVS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|oVS~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|oVS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N5
dffeas \vga_ins|oVS (
	.clk(!\p1|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\vga_ins|oVS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oVS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oVS .is_wysiwyg = "true";
defparam \vga_ins|oVS .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \p1|altpll_component|auto_generated|clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\p1|altpll_component|auto_generated|clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\p1|altpll_component|auto_generated|clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \p1|altpll_component|auto_generated|clk[1]~clkctrl .clock_type = "global clock";
defparam \p1|altpll_component|auto_generated|clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N15
cycloneive_io_ibuf \ENETCLK_25~input (
	.i(ENETCLK_25),
	.ibar(gnd),
	.o(\ENETCLK_25~input_o ));
// synopsys translate_off
defparam \ENETCLK_25~input .bus_hold = "false";
defparam \ENETCLK_25~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
cycloneive_io_ibuf \SMA_CLKIN~input (
	.i(SMA_CLKIN),
	.ibar(gnd),
	.o(\SMA_CLKIN~input_o ));
// synopsys translate_off
defparam \SMA_CLKIN~input .bus_hold = "false";
defparam \SMA_CLKIN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N1
cycloneive_io_ibuf \UART_RTS~input (
	.i(UART_RTS),
	.ibar(gnd),
	.o(\UART_RTS~input_o ));
// synopsys translate_off
defparam \UART_RTS~input .bus_hold = "false";
defparam \UART_RTS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \UART_RXD~input (
	.i(UART_RXD),
	.ibar(gnd),
	.o(\UART_RXD~input_o ));
// synopsys translate_off
defparam \UART_RXD~input .bus_hold = "false";
defparam \UART_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
cycloneive_io_ibuf \SD_WP_N~input (
	.i(SD_WP_N),
	.ibar(gnd),
	.o(\SD_WP_N~input_o ));
// synopsys translate_off
defparam \SD_WP_N~input .bus_hold = "false";
defparam \SD_WP_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y68_N1
cycloneive_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N22
cycloneive_io_ibuf \ENET0_INT_N~input (
	.i(ENET0_INT_N),
	.ibar(gnd),
	.o(\ENET0_INT_N~input_o ));
// synopsys translate_off
defparam \ENET0_INT_N~input .bus_hold = "false";
defparam \ENET0_INT_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \ENET0_MDIO~input (
	.i(ENET0_MDIO),
	.ibar(gnd),
	.o(\ENET0_MDIO~input_o ));
// synopsys translate_off
defparam \ENET0_MDIO~input .bus_hold = "false";
defparam \ENET0_MDIO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N1
cycloneive_io_ibuf \ENET0_RX_CLK~input (
	.i(ENET0_RX_CLK),
	.ibar(gnd),
	.o(\ENET0_RX_CLK~input_o ));
// synopsys translate_off
defparam \ENET0_RX_CLK~input .bus_hold = "false";
defparam \ENET0_RX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \ENET0_RX_COL~input (
	.i(ENET0_RX_COL),
	.ibar(gnd),
	.o(\ENET0_RX_COL~input_o ));
// synopsys translate_off
defparam \ENET0_RX_COL~input .bus_hold = "false";
defparam \ENET0_RX_COL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \ENET0_RX_CRS~input (
	.i(ENET0_RX_CRS),
	.ibar(gnd),
	.o(\ENET0_RX_CRS~input_o ));
// synopsys translate_off
defparam \ENET0_RX_CRS~input .bus_hold = "false";
defparam \ENET0_RX_CRS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \ENET0_RX_DATA[0]~input (
	.i(ENET0_RX_DATA[0]),
	.ibar(gnd),
	.o(\ENET0_RX_DATA[0]~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DATA[0]~input .bus_hold = "false";
defparam \ENET0_RX_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \ENET0_RX_DATA[1]~input (
	.i(ENET0_RX_DATA[1]),
	.ibar(gnd),
	.o(\ENET0_RX_DATA[1]~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DATA[1]~input .bus_hold = "false";
defparam \ENET0_RX_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N8
cycloneive_io_ibuf \ENET0_RX_DATA[2]~input (
	.i(ENET0_RX_DATA[2]),
	.ibar(gnd),
	.o(\ENET0_RX_DATA[2]~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DATA[2]~input .bus_hold = "false";
defparam \ENET0_RX_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \ENET0_RX_DATA[3]~input (
	.i(ENET0_RX_DATA[3]),
	.ibar(gnd),
	.o(\ENET0_RX_DATA[3]~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DATA[3]~input .bus_hold = "false";
defparam \ENET0_RX_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N1
cycloneive_io_ibuf \ENET0_RX_DV~input (
	.i(ENET0_RX_DV),
	.ibar(gnd),
	.o(\ENET0_RX_DV~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DV~input .bus_hold = "false";
defparam \ENET0_RX_DV~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N1
cycloneive_io_ibuf \ENET0_RX_ER~input (
	.i(ENET0_RX_ER),
	.ibar(gnd),
	.o(\ENET0_RX_ER~input_o ));
// synopsys translate_off
defparam \ENET0_RX_ER~input .bus_hold = "false";
defparam \ENET0_RX_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \ENET0_TX_CLK~input (
	.i(ENET0_TX_CLK),
	.ibar(gnd),
	.o(\ENET0_TX_CLK~input_o ));
// synopsys translate_off
defparam \ENET0_TX_CLK~input .bus_hold = "false";
defparam \ENET0_TX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N1
cycloneive_io_ibuf \ENET0_LINK100~input (
	.i(ENET0_LINK100),
	.ibar(gnd),
	.o(\ENET0_LINK100~input_o ));
// synopsys translate_off
defparam \ENET0_LINK100~input .bus_hold = "false";
defparam \ENET0_LINK100~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y73_N22
cycloneive_io_ibuf \ENET1_INT_N~input (
	.i(ENET1_INT_N),
	.ibar(gnd),
	.o(\ENET1_INT_N~input_o ));
// synopsys translate_off
defparam \ENET1_INT_N~input .bus_hold = "false";
defparam \ENET1_INT_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N1
cycloneive_io_ibuf \ENET1_MDIO~input (
	.i(ENET1_MDIO),
	.ibar(gnd),
	.o(\ENET1_MDIO~input_o ));
// synopsys translate_off
defparam \ENET1_MDIO~input .bus_hold = "false";
defparam \ENET1_MDIO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N8
cycloneive_io_ibuf \ENET1_RX_CLK~input (
	.i(ENET1_RX_CLK),
	.ibar(gnd),
	.o(\ENET1_RX_CLK~input_o ));
// synopsys translate_off
defparam \ENET1_RX_CLK~input .bus_hold = "false";
defparam \ENET1_RX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N15
cycloneive_io_ibuf \ENET1_RX_COL~input (
	.i(ENET1_RX_COL),
	.ibar(gnd),
	.o(\ENET1_RX_COL~input_o ));
// synopsys translate_off
defparam \ENET1_RX_COL~input .bus_hold = "false";
defparam \ENET1_RX_COL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N15
cycloneive_io_ibuf \ENET1_RX_CRS~input (
	.i(ENET1_RX_CRS),
	.ibar(gnd),
	.o(\ENET1_RX_CRS~input_o ));
// synopsys translate_off
defparam \ENET1_RX_CRS~input .bus_hold = "false";
defparam \ENET1_RX_CRS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N8
cycloneive_io_ibuf \ENET1_RX_DATA[0]~input (
	.i(ENET1_RX_DATA[0]),
	.ibar(gnd),
	.o(\ENET1_RX_DATA[0]~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DATA[0]~input .bus_hold = "false";
defparam \ENET1_RX_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y73_N15
cycloneive_io_ibuf \ENET1_RX_DATA[1]~input (
	.i(ENET1_RX_DATA[1]),
	.ibar(gnd),
	.o(\ENET1_RX_DATA[1]~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DATA[1]~input .bus_hold = "false";
defparam \ENET1_RX_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N1
cycloneive_io_ibuf \ENET1_RX_DATA[2]~input (
	.i(ENET1_RX_DATA[2]),
	.ibar(gnd),
	.o(\ENET1_RX_DATA[2]~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DATA[2]~input .bus_hold = "false";
defparam \ENET1_RX_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N22
cycloneive_io_ibuf \ENET1_RX_DATA[3]~input (
	.i(ENET1_RX_DATA[3]),
	.ibar(gnd),
	.o(\ENET1_RX_DATA[3]~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DATA[3]~input .bus_hold = "false";
defparam \ENET1_RX_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N8
cycloneive_io_ibuf \ENET1_RX_DV~input (
	.i(ENET1_RX_DV),
	.ibar(gnd),
	.o(\ENET1_RX_DV~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DV~input .bus_hold = "false";
defparam \ENET1_RX_DV~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y73_N15
cycloneive_io_ibuf \ENET1_RX_ER~input (
	.i(ENET1_RX_ER),
	.ibar(gnd),
	.o(\ENET1_RX_ER~input_o ));
// synopsys translate_off
defparam \ENET1_RX_ER~input .bus_hold = "false";
defparam \ENET1_RX_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N15
cycloneive_io_ibuf \ENET1_TX_CLK~input (
	.i(ENET1_TX_CLK),
	.ibar(gnd),
	.o(\ENET1_TX_CLK~input_o ));
// synopsys translate_off
defparam \ENET1_TX_CLK~input .bus_hold = "false";
defparam \ENET1_TX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \ENET1_LINK100~input (
	.i(ENET1_LINK100),
	.ibar(gnd),
	.o(\ENET1_LINK100~input_o ));
// synopsys translate_off
defparam \ENET1_LINK100~input .bus_hold = "false";
defparam \ENET1_LINK100~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N22
cycloneive_io_ibuf \TD_CLK27~input (
	.i(TD_CLK27),
	.ibar(gnd),
	.o(\TD_CLK27~input_o ));
// synopsys translate_off
defparam \TD_CLK27~input .bus_hold = "false";
defparam \TD_CLK27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N1
cycloneive_io_ibuf \TD_DATA[0]~input (
	.i(TD_DATA[0]),
	.ibar(gnd),
	.o(\TD_DATA[0]~input_o ));
// synopsys translate_off
defparam \TD_DATA[0]~input .bus_hold = "false";
defparam \TD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y73_N1
cycloneive_io_ibuf \TD_DATA[1]~input (
	.i(TD_DATA[1]),
	.ibar(gnd),
	.o(\TD_DATA[1]~input_o ));
// synopsys translate_off
defparam \TD_DATA[1]~input .bus_hold = "false";
defparam \TD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N15
cycloneive_io_ibuf \TD_DATA[2]~input (
	.i(TD_DATA[2]),
	.ibar(gnd),
	.o(\TD_DATA[2]~input_o ));
// synopsys translate_off
defparam \TD_DATA[2]~input .bus_hold = "false";
defparam \TD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N22
cycloneive_io_ibuf \TD_DATA[3]~input (
	.i(TD_DATA[3]),
	.ibar(gnd),
	.o(\TD_DATA[3]~input_o ));
// synopsys translate_off
defparam \TD_DATA[3]~input .bus_hold = "false";
defparam \TD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N1
cycloneive_io_ibuf \TD_DATA[4]~input (
	.i(TD_DATA[4]),
	.ibar(gnd),
	.o(\TD_DATA[4]~input_o ));
// synopsys translate_off
defparam \TD_DATA[4]~input .bus_hold = "false";
defparam \TD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N15
cycloneive_io_ibuf \TD_DATA[5]~input (
	.i(TD_DATA[5]),
	.ibar(gnd),
	.o(\TD_DATA[5]~input_o ));
// synopsys translate_off
defparam \TD_DATA[5]~input .bus_hold = "false";
defparam \TD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N8
cycloneive_io_ibuf \TD_DATA[6]~input (
	.i(TD_DATA[6]),
	.ibar(gnd),
	.o(\TD_DATA[6]~input_o ));
// synopsys translate_off
defparam \TD_DATA[6]~input .bus_hold = "false";
defparam \TD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y73_N8
cycloneive_io_ibuf \TD_DATA[7]~input (
	.i(TD_DATA[7]),
	.ibar(gnd),
	.o(\TD_DATA[7]~input_o ));
// synopsys translate_off
defparam \TD_DATA[7]~input .bus_hold = "false";
defparam \TD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y73_N15
cycloneive_io_ibuf \TD_HS~input (
	.i(TD_HS),
	.ibar(gnd),
	.o(\TD_HS~input_o ));
// synopsys translate_off
defparam \TD_HS~input .bus_hold = "false";
defparam \TD_HS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y73_N8
cycloneive_io_ibuf \TD_VS~input (
	.i(TD_VS),
	.ibar(gnd),
	.o(\TD_VS~input_o ));
// synopsys translate_off
defparam \TD_VS~input .bus_hold = "false";
defparam \TD_VS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y73_N1
cycloneive_io_ibuf \OTG_INT~input (
	.i(OTG_INT),
	.ibar(gnd),
	.o(\OTG_INT~input_o ));
// synopsys translate_off
defparam \OTG_INT~input .bus_hold = "false";
defparam \OTG_INT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneive_io_ibuf \IRDA_RXD~input (
	.i(IRDA_RXD),
	.ibar(gnd),
	.o(\IRDA_RXD~input_o ));
// synopsys translate_off
defparam \IRDA_RXD~input .bus_hold = "false";
defparam \IRDA_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
cycloneive_io_ibuf \FL_RY~input (
	.i(FL_RY),
	.ibar(gnd),
	.o(\FL_RY~input_o ));
// synopsys translate_off
defparam \FL_RY~input .bus_hold = "false";
defparam \FL_RY~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \HSMC_CLKIN_P1~input (
	.i(HSMC_CLKIN_P1),
	.ibar(\HSMC_CLKIN_P1(n) ),
	.o(\HSMC_CLKIN_P1~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN_P1~input .bus_hold = "false";
defparam \HSMC_CLKIN_P1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N15
cycloneive_io_ibuf \HSMC_CLKIN_P2~input (
	.i(HSMC_CLKIN_P2),
	.ibar(\HSMC_CLKIN_P2(n) ),
	.o(\HSMC_CLKIN_P2~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN_P2~input .bus_hold = "false";
defparam \HSMC_CLKIN_P2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N1
cycloneive_io_ibuf \HSMC_CLKIN0~input (
	.i(HSMC_CLKIN0),
	.ibar(gnd),
	.o(\HSMC_CLKIN0~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN0~input .bus_hold = "false";
defparam \HSMC_CLKIN0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y68_N15
cycloneive_io_ibuf \HSMC_RX_D_P[0]~input (
	.i(HSMC_RX_D_P[0]),
	.ibar(\HSMC_RX_D_P[0](n) ),
	.o(\HSMC_RX_D_P[0]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[0]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N22
cycloneive_io_ibuf \HSMC_RX_D_P[1]~input (
	.i(HSMC_RX_D_P[1]),
	.ibar(\HSMC_RX_D_P[1](n) ),
	.o(\HSMC_RX_D_P[1]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[1]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y59_N15
cycloneive_io_ibuf \HSMC_RX_D_P[2]~input (
	.i(HSMC_RX_D_P[2]),
	.ibar(\HSMC_RX_D_P[2](n) ),
	.o(\HSMC_RX_D_P[2]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[2]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y66_N15
cycloneive_io_ibuf \HSMC_RX_D_P[3]~input (
	.i(HSMC_RX_D_P[3]),
	.ibar(\HSMC_RX_D_P[3](n) ),
	.o(\HSMC_RX_D_P[3]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[3]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y58_N15
cycloneive_io_ibuf \HSMC_RX_D_P[4]~input (
	.i(HSMC_RX_D_P[4]),
	.ibar(\HSMC_RX_D_P[4](n) ),
	.o(\HSMC_RX_D_P[4]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[4]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y55_N15
cycloneive_io_ibuf \HSMC_RX_D_P[5]~input (
	.i(HSMC_RX_D_P[5]),
	.ibar(\HSMC_RX_D_P[5](n) ),
	.o(\HSMC_RX_D_P[5]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[5]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y49_N8
cycloneive_io_ibuf \HSMC_RX_D_P[6]~input (
	.i(HSMC_RX_D_P[6]),
	.ibar(\HSMC_RX_D_P[6](n) ),
	.o(\HSMC_RX_D_P[6]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[6]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N22
cycloneive_io_ibuf \HSMC_RX_D_P[7]~input (
	.i(HSMC_RX_D_P[7]),
	.ibar(\HSMC_RX_D_P[7](n) ),
	.o(\HSMC_RX_D_P[7]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[7]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y33_N1
cycloneive_io_ibuf \HSMC_RX_D_P[8]~input (
	.i(HSMC_RX_D_P[8]),
	.ibar(\HSMC_RX_D_P[8](n) ),
	.o(\HSMC_RX_D_P[8]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[8]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y31_N1
cycloneive_io_ibuf \HSMC_RX_D_P[9]~input (
	.i(HSMC_RX_D_P[9]),
	.ibar(\HSMC_RX_D_P[9](n) ),
	.o(\HSMC_RX_D_P[9]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[9]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N1
cycloneive_io_ibuf \HSMC_RX_D_P[10]~input (
	.i(HSMC_RX_D_P[10]),
	.ibar(\HSMC_RX_D_P[10](n) ),
	.o(\HSMC_RX_D_P[10]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[10]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N8
cycloneive_io_ibuf \HSMC_RX_D_P[11]~input (
	.i(HSMC_RX_D_P[11]),
	.ibar(\HSMC_RX_D_P[11](n) ),
	.o(\HSMC_RX_D_P[11]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[11]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N22
cycloneive_io_ibuf \HSMC_RX_D_P[12]~input (
	.i(HSMC_RX_D_P[12]),
	.ibar(\HSMC_RX_D_P[12](n) ),
	.o(\HSMC_RX_D_P[12]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[12]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N8
cycloneive_io_ibuf \HSMC_RX_D_P[13]~input (
	.i(HSMC_RX_D_P[13]),
	.ibar(\HSMC_RX_D_P[13](n) ),
	.o(\HSMC_RX_D_P[13]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[13]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N1
cycloneive_io_ibuf \HSMC_RX_D_P[14]~input (
	.i(HSMC_RX_D_P[14]),
	.ibar(\HSMC_RX_D_P[14](n) ),
	.o(\HSMC_RX_D_P[14]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[14]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N15
cycloneive_io_ibuf \HSMC_RX_D_P[15]~input (
	.i(HSMC_RX_D_P[15]),
	.ibar(\HSMC_RX_D_P[15](n) ),
	.o(\HSMC_RX_D_P[15]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[15]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y32_N1
cycloneive_io_ibuf \HSMC_RX_D_P[16]~input (
	.i(HSMC_RX_D_P[16]),
	.ibar(\HSMC_RX_D_P[16](n) ),
	.o(\HSMC_RX_D_P[16]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[16]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N15
cycloneive_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N22
cycloneive_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N22
cycloneive_io_ibuf \PS2_CLK2~input (
	.i(PS2_CLK2),
	.ibar(gnd),
	.o(\PS2_CLK2~input_o ));
// synopsys translate_off
defparam \PS2_CLK2~input .bus_hold = "false";
defparam \PS2_CLK2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y65_N15
cycloneive_io_ibuf \PS2_DAT2~input (
	.i(PS2_DAT2),
	.ibar(gnd),
	.o(\PS2_DAT2~input_o ));
// synopsys translate_off
defparam \PS2_DAT2~input .bus_hold = "false";
defparam \PS2_DAT2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y8_N15
cycloneive_io_ibuf \HSMC_D[0]~input (
	.i(HSMC_D[0]),
	.ibar(gnd),
	.o(\HSMC_D[0]~input_o ));
// synopsys translate_off
defparam \HSMC_D[0]~input .bus_hold = "false";
defparam \HSMC_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N1
cycloneive_io_ibuf \HSMC_D[1]~input (
	.i(HSMC_D[1]),
	.ibar(gnd),
	.o(\HSMC_D[1]~input_o ));
// synopsys translate_off
defparam \HSMC_D[1]~input .bus_hold = "false";
defparam \HSMC_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y12_N8
cycloneive_io_ibuf \HSMC_D[2]~input (
	.i(HSMC_D[2]),
	.ibar(gnd),
	.o(\HSMC_D[2]~input_o ));
// synopsys translate_off
defparam \HSMC_D[2]~input .bus_hold = "false";
defparam \HSMC_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y8_N22
cycloneive_io_ibuf \HSMC_D[3]~input (
	.i(HSMC_D[3]),
	.ibar(gnd),
	.o(\HSMC_D[3]~input_o ));
// synopsys translate_off
defparam \HSMC_D[3]~input .bus_hold = "false";
defparam \HSMC_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N22
cycloneive_io_ibuf \EX_IO[0]~input (
	.i(EX_IO[0]),
	.ibar(gnd),
	.o(\EX_IO[0]~input_o ));
// synopsys translate_off
defparam \EX_IO[0]~input .bus_hold = "false";
defparam \EX_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N22
cycloneive_io_ibuf \EX_IO[1]~input (
	.i(EX_IO[1]),
	.ibar(gnd),
	.o(\EX_IO[1]~input_o ));
// synopsys translate_off
defparam \EX_IO[1]~input .bus_hold = "false";
defparam \EX_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N22
cycloneive_io_ibuf \EX_IO[2]~input (
	.i(EX_IO[2]),
	.ibar(gnd),
	.o(\EX_IO[2]~input_o ));
// synopsys translate_off
defparam \EX_IO[2]~input .bus_hold = "false";
defparam \EX_IO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \EX_IO[3]~input (
	.i(EX_IO[3]),
	.ibar(gnd),
	.o(\EX_IO[3]~input_o ));
// synopsys translate_off
defparam \EX_IO[3]~input .bus_hold = "false";
defparam \EX_IO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N1
cycloneive_io_ibuf \EX_IO[4]~input (
	.i(EX_IO[4]),
	.ibar(gnd),
	.o(\EX_IO[4]~input_o ));
// synopsys translate_off
defparam \EX_IO[4]~input .bus_hold = "false";
defparam \EX_IO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N15
cycloneive_io_ibuf \EX_IO[5]~input (
	.i(EX_IO[5]),
	.ibar(gnd),
	.o(\EX_IO[5]~input_o ));
// synopsys translate_off
defparam \EX_IO[5]~input .bus_hold = "false";
defparam \EX_IO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N22
cycloneive_io_ibuf \EX_IO[6]~input (
	.i(EX_IO[6]),
	.ibar(gnd),
	.o(\EX_IO[6]~input_o ));
// synopsys translate_off
defparam \EX_IO[6]~input .bus_hold = "false";
defparam \EX_IO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N15
cycloneive_io_ibuf \LCD_DATA[0]~input (
	.i(LCD_DATA[0]),
	.ibar(gnd),
	.o(\LCD_DATA[0]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[0]~input .bus_hold = "false";
defparam \LCD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N8
cycloneive_io_ibuf \LCD_DATA[1]~input (
	.i(LCD_DATA[1]),
	.ibar(gnd),
	.o(\LCD_DATA[1]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[1]~input .bus_hold = "false";
defparam \LCD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N1
cycloneive_io_ibuf \LCD_DATA[2]~input (
	.i(LCD_DATA[2]),
	.ibar(gnd),
	.o(\LCD_DATA[2]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[2]~input .bus_hold = "false";
defparam \LCD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N8
cycloneive_io_ibuf \LCD_DATA[3]~input (
	.i(LCD_DATA[3]),
	.ibar(gnd),
	.o(\LCD_DATA[3]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[3]~input .bus_hold = "false";
defparam \LCD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y54_N8
cycloneive_io_ibuf \LCD_DATA[4]~input (
	.i(LCD_DATA[4]),
	.ibar(gnd),
	.o(\LCD_DATA[4]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[4]~input .bus_hold = "false";
defparam \LCD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N22
cycloneive_io_ibuf \LCD_DATA[5]~input (
	.i(LCD_DATA[5]),
	.ibar(gnd),
	.o(\LCD_DATA[5]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[5]~input .bus_hold = "false";
defparam \LCD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y51_N15
cycloneive_io_ibuf \LCD_DATA[6]~input (
	.i(LCD_DATA[6]),
	.ibar(gnd),
	.o(\LCD_DATA[6]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[6]~input .bus_hold = "false";
defparam \LCD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N1
cycloneive_io_ibuf \LCD_DATA[7]~input (
	.i(LCD_DATA[7]),
	.ibar(gnd),
	.o(\LCD_DATA[7]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[7]~input .bus_hold = "false";
defparam \LCD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \SD_CMD~input (
	.i(SD_CMD),
	.ibar(gnd),
	.o(\SD_CMD~input_o ));
// synopsys translate_off
defparam \SD_CMD~input .bus_hold = "false";
defparam \SD_CMD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N22
cycloneive_io_ibuf \SD_DAT[0]~input (
	.i(SD_DAT[0]),
	.ibar(gnd),
	.o(\SD_DAT[0]~input_o ));
// synopsys translate_off
defparam \SD_DAT[0]~input .bus_hold = "false";
defparam \SD_DAT[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N15
cycloneive_io_ibuf \SD_DAT[1]~input (
	.i(SD_DAT[1]),
	.ibar(gnd),
	.o(\SD_DAT[1]~input_o ));
// synopsys translate_off
defparam \SD_DAT[1]~input .bus_hold = "false";
defparam \SD_DAT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N15
cycloneive_io_ibuf \SD_DAT[2]~input (
	.i(SD_DAT[2]),
	.ibar(gnd),
	.o(\SD_DAT[2]~input_o ));
// synopsys translate_off
defparam \SD_DAT[2]~input .bus_hold = "false";
defparam \SD_DAT[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
cycloneive_io_ibuf \SD_DAT[3]~input (
	.i(SD_DAT[3]),
	.ibar(gnd),
	.o(\SD_DAT[3]~input_o ));
// synopsys translate_off
defparam \SD_DAT[3]~input .bus_hold = "false";
defparam \SD_DAT[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y69_N8
cycloneive_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y60_N15
cycloneive_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N8
cycloneive_io_ibuf \EEP_I2C_SDAT~input (
	.i(EEP_I2C_SDAT),
	.ibar(gnd),
	.o(\EEP_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \EEP_I2C_SDAT~input .bus_hold = "false";
defparam \EEP_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N22
cycloneive_io_ibuf \I2C_SDAT~input (
	.i(I2C_SDAT),
	.ibar(gnd),
	.o(\I2C_SDAT~input_o ));
// synopsys translate_off
defparam \I2C_SDAT~input .bus_hold = "false";
defparam \I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N15
cycloneive_io_ibuf \OTG_DATA[0]~input (
	.i(OTG_DATA[0]),
	.ibar(gnd),
	.o(\OTG_DATA[0]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[0]~input .bus_hold = "false";
defparam \OTG_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N1
cycloneive_io_ibuf \OTG_DATA[1]~input (
	.i(OTG_DATA[1]),
	.ibar(gnd),
	.o(\OTG_DATA[1]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[1]~input .bus_hold = "false";
defparam \OTG_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N22
cycloneive_io_ibuf \OTG_DATA[2]~input (
	.i(OTG_DATA[2]),
	.ibar(gnd),
	.o(\OTG_DATA[2]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[2]~input .bus_hold = "false";
defparam \OTG_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N8
cycloneive_io_ibuf \OTG_DATA[3]~input (
	.i(OTG_DATA[3]),
	.ibar(gnd),
	.o(\OTG_DATA[3]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[3]~input .bus_hold = "false";
defparam \OTG_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N15
cycloneive_io_ibuf \OTG_DATA[4]~input (
	.i(OTG_DATA[4]),
	.ibar(gnd),
	.o(\OTG_DATA[4]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[4]~input .bus_hold = "false";
defparam \OTG_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N22
cycloneive_io_ibuf \OTG_DATA[5]~input (
	.i(OTG_DATA[5]),
	.ibar(gnd),
	.o(\OTG_DATA[5]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[5]~input .bus_hold = "false";
defparam \OTG_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N1
cycloneive_io_ibuf \OTG_DATA[6]~input (
	.i(OTG_DATA[6]),
	.ibar(gnd),
	.o(\OTG_DATA[6]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[6]~input .bus_hold = "false";
defparam \OTG_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y64_N1
cycloneive_io_ibuf \OTG_DATA[7]~input (
	.i(OTG_DATA[7]),
	.ibar(gnd),
	.o(\OTG_DATA[7]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[7]~input .bus_hold = "false";
defparam \OTG_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N22
cycloneive_io_ibuf \OTG_DATA[8]~input (
	.i(OTG_DATA[8]),
	.ibar(gnd),
	.o(\OTG_DATA[8]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[8]~input .bus_hold = "false";
defparam \OTG_DATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N15
cycloneive_io_ibuf \OTG_DATA[9]~input (
	.i(OTG_DATA[9]),
	.ibar(gnd),
	.o(\OTG_DATA[9]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[9]~input .bus_hold = "false";
defparam \OTG_DATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N15
cycloneive_io_ibuf \OTG_DATA[10]~input (
	.i(OTG_DATA[10]),
	.ibar(gnd),
	.o(\OTG_DATA[10]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[10]~input .bus_hold = "false";
defparam \OTG_DATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N8
cycloneive_io_ibuf \OTG_DATA[11]~input (
	.i(OTG_DATA[11]),
	.ibar(gnd),
	.o(\OTG_DATA[11]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[11]~input .bus_hold = "false";
defparam \OTG_DATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y63_N22
cycloneive_io_ibuf \OTG_DATA[12]~input (
	.i(OTG_DATA[12]),
	.ibar(gnd),
	.o(\OTG_DATA[12]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[12]~input .bus_hold = "false";
defparam \OTG_DATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N15
cycloneive_io_ibuf \OTG_DATA[13]~input (
	.i(OTG_DATA[13]),
	.ibar(gnd),
	.o(\OTG_DATA[13]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[13]~input .bus_hold = "false";
defparam \OTG_DATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N22
cycloneive_io_ibuf \OTG_DATA[14]~input (
	.i(OTG_DATA[14]),
	.ibar(gnd),
	.o(\OTG_DATA[14]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[14]~input .bus_hold = "false";
defparam \OTG_DATA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y63_N15
cycloneive_io_ibuf \OTG_DATA[15]~input (
	.i(OTG_DATA[15]),
	.ibar(gnd),
	.o(\OTG_DATA[15]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[15]~input .bus_hold = "false";
defparam \OTG_DATA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
cycloneive_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N8
cycloneive_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N8
cycloneive_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneive_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N15
cycloneive_io_ibuf \DRAM_DQ[16]~input (
	.i(DRAM_DQ[16]),
	.ibar(gnd),
	.o(\DRAM_DQ[16]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[16]~input .bus_hold = "false";
defparam \DRAM_DQ[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N8
cycloneive_io_ibuf \DRAM_DQ[17]~input (
	.i(DRAM_DQ[17]),
	.ibar(gnd),
	.o(\DRAM_DQ[17]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[17]~input .bus_hold = "false";
defparam \DRAM_DQ[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y43_N15
cycloneive_io_ibuf \DRAM_DQ[18]~input (
	.i(DRAM_DQ[18]),
	.ibar(gnd),
	.o(\DRAM_DQ[18]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[18]~input .bus_hold = "false";
defparam \DRAM_DQ[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N22
cycloneive_io_ibuf \DRAM_DQ[19]~input (
	.i(DRAM_DQ[19]),
	.ibar(gnd),
	.o(\DRAM_DQ[19]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[19]~input .bus_hold = "false";
defparam \DRAM_DQ[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N15
cycloneive_io_ibuf \DRAM_DQ[20]~input (
	.i(DRAM_DQ[20]),
	.ibar(gnd),
	.o(\DRAM_DQ[20]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[20]~input .bus_hold = "false";
defparam \DRAM_DQ[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N22
cycloneive_io_ibuf \DRAM_DQ[21]~input (
	.i(DRAM_DQ[21]),
	.ibar(gnd),
	.o(\DRAM_DQ[21]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[21]~input .bus_hold = "false";
defparam \DRAM_DQ[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N22
cycloneive_io_ibuf \DRAM_DQ[22]~input (
	.i(DRAM_DQ[22]),
	.ibar(gnd),
	.o(\DRAM_DQ[22]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[22]~input .bus_hold = "false";
defparam \DRAM_DQ[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N15
cycloneive_io_ibuf \DRAM_DQ[23]~input (
	.i(DRAM_DQ[23]),
	.ibar(gnd),
	.o(\DRAM_DQ[23]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[23]~input .bus_hold = "false";
defparam \DRAM_DQ[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneive_io_ibuf \DRAM_DQ[24]~input (
	.i(DRAM_DQ[24]),
	.ibar(gnd),
	.o(\DRAM_DQ[24]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[24]~input .bus_hold = "false";
defparam \DRAM_DQ[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
cycloneive_io_ibuf \DRAM_DQ[25]~input (
	.i(DRAM_DQ[25]),
	.ibar(gnd),
	.o(\DRAM_DQ[25]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[25]~input .bus_hold = "false";
defparam \DRAM_DQ[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \DRAM_DQ[26]~input (
	.i(DRAM_DQ[26]),
	.ibar(gnd),
	.o(\DRAM_DQ[26]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[26]~input .bus_hold = "false";
defparam \DRAM_DQ[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
cycloneive_io_ibuf \DRAM_DQ[27]~input (
	.i(DRAM_DQ[27]),
	.ibar(gnd),
	.o(\DRAM_DQ[27]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[27]~input .bus_hold = "false";
defparam \DRAM_DQ[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N22
cycloneive_io_ibuf \DRAM_DQ[28]~input (
	.i(DRAM_DQ[28]),
	.ibar(gnd),
	.o(\DRAM_DQ[28]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[28]~input .bus_hold = "false";
defparam \DRAM_DQ[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N15
cycloneive_io_ibuf \DRAM_DQ[29]~input (
	.i(DRAM_DQ[29]),
	.ibar(gnd),
	.o(\DRAM_DQ[29]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[29]~input .bus_hold = "false";
defparam \DRAM_DQ[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N15
cycloneive_io_ibuf \DRAM_DQ[30]~input (
	.i(DRAM_DQ[30]),
	.ibar(gnd),
	.o(\DRAM_DQ[30]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[30]~input .bus_hold = "false";
defparam \DRAM_DQ[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
cycloneive_io_ibuf \DRAM_DQ[31]~input (
	.i(DRAM_DQ[31]),
	.ibar(gnd),
	.o(\DRAM_DQ[31]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[31]~input .bus_hold = "false";
defparam \DRAM_DQ[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[0]~input (
	.i(SRAM_DQ[0]),
	.ibar(gnd),
	.o(\SRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[0]~input .bus_hold = "false";
defparam \SRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[1]~input (
	.i(SRAM_DQ[1]),
	.ibar(gnd),
	.o(\SRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[1]~input .bus_hold = "false";
defparam \SRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[2]~input (
	.i(SRAM_DQ[2]),
	.ibar(gnd),
	.o(\SRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[2]~input .bus_hold = "false";
defparam \SRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[3]~input (
	.i(SRAM_DQ[3]),
	.ibar(gnd),
	.o(\SRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[3]~input .bus_hold = "false";
defparam \SRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[4]~input (
	.i(SRAM_DQ[4]),
	.ibar(gnd),
	.o(\SRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[4]~input .bus_hold = "false";
defparam \SRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[5]~input (
	.i(SRAM_DQ[5]),
	.ibar(gnd),
	.o(\SRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[5]~input .bus_hold = "false";
defparam \SRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[6]~input (
	.i(SRAM_DQ[6]),
	.ibar(gnd),
	.o(\SRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[6]~input .bus_hold = "false";
defparam \SRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[7]~input (
	.i(SRAM_DQ[7]),
	.ibar(gnd),
	.o(\SRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[7]~input .bus_hold = "false";
defparam \SRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \SRAM_DQ[8]~input (
	.i(SRAM_DQ[8]),
	.ibar(gnd),
	.o(\SRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[8]~input .bus_hold = "false";
defparam \SRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \SRAM_DQ[9]~input (
	.i(SRAM_DQ[9]),
	.ibar(gnd),
	.o(\SRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[9]~input .bus_hold = "false";
defparam \SRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \SRAM_DQ[10]~input (
	.i(SRAM_DQ[10]),
	.ibar(gnd),
	.o(\SRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[10]~input .bus_hold = "false";
defparam \SRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \SRAM_DQ[11]~input (
	.i(SRAM_DQ[11]),
	.ibar(gnd),
	.o(\SRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[11]~input .bus_hold = "false";
defparam \SRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \SRAM_DQ[12]~input (
	.i(SRAM_DQ[12]),
	.ibar(gnd),
	.o(\SRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[12]~input .bus_hold = "false";
defparam \SRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[13]~input (
	.i(SRAM_DQ[13]),
	.ibar(gnd),
	.o(\SRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[13]~input .bus_hold = "false";
defparam \SRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[14]~input (
	.i(SRAM_DQ[14]),
	.ibar(gnd),
	.o(\SRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[14]~input .bus_hold = "false";
defparam \SRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[15]~input (
	.i(SRAM_DQ[15]),
	.ibar(gnd),
	.o(\SRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[15]~input .bus_hold = "false";
defparam \SRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
cycloneive_io_ibuf \FL_DQ[0]~input (
	.i(FL_DQ[0]),
	.ibar(gnd),
	.o(\FL_DQ[0]~input_o ));
// synopsys translate_off
defparam \FL_DQ[0]~input .bus_hold = "false";
defparam \FL_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
cycloneive_io_ibuf \FL_DQ[1]~input (
	.i(FL_DQ[1]),
	.ibar(gnd),
	.o(\FL_DQ[1]~input_o ));
// synopsys translate_off
defparam \FL_DQ[1]~input .bus_hold = "false";
defparam \FL_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
cycloneive_io_ibuf \FL_DQ[2]~input (
	.i(FL_DQ[2]),
	.ibar(gnd),
	.o(\FL_DQ[2]~input_o ));
// synopsys translate_off
defparam \FL_DQ[2]~input .bus_hold = "false";
defparam \FL_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
cycloneive_io_ibuf \FL_DQ[3]~input (
	.i(FL_DQ[3]),
	.ibar(gnd),
	.o(\FL_DQ[3]~input_o ));
// synopsys translate_off
defparam \FL_DQ[3]~input .bus_hold = "false";
defparam \FL_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \FL_DQ[4]~input (
	.i(FL_DQ[4]),
	.ibar(gnd),
	.o(\FL_DQ[4]~input_o ));
// synopsys translate_off
defparam \FL_DQ[4]~input .bus_hold = "false";
defparam \FL_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \FL_DQ[5]~input (
	.i(FL_DQ[5]),
	.ibar(gnd),
	.o(\FL_DQ[5]~input_o ));
// synopsys translate_off
defparam \FL_DQ[5]~input .bus_hold = "false";
defparam \FL_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \FL_DQ[6]~input (
	.i(FL_DQ[6]),
	.ibar(gnd),
	.o(\FL_DQ[6]~input_o ));
// synopsys translate_off
defparam \FL_DQ[6]~input .bus_hold = "false";
defparam \FL_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N1
cycloneive_io_ibuf \FL_DQ[7]~input (
	.i(FL_DQ[7]),
	.ibar(gnd),
	.o(\FL_DQ[7]~input_o ));
// synopsys translate_off
defparam \FL_DQ[7]~input .bus_hold = "false";
defparam \FL_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N1
cycloneive_io_ibuf \GPIO[0]~input (
	.i(GPIO[0]),
	.ibar(gnd),
	.o(\GPIO[0]~input_o ));
// synopsys translate_off
defparam \GPIO[0]~input .bus_hold = "false";
defparam \GPIO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N22
cycloneive_io_ibuf \GPIO[1]~input (
	.i(GPIO[1]),
	.ibar(gnd),
	.o(\GPIO[1]~input_o ));
// synopsys translate_off
defparam \GPIO[1]~input .bus_hold = "false";
defparam \GPIO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N8
cycloneive_io_ibuf \GPIO[2]~input (
	.i(GPIO[2]),
	.ibar(gnd),
	.o(\GPIO[2]~input_o ));
// synopsys translate_off
defparam \GPIO[2]~input .bus_hold = "false";
defparam \GPIO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N22
cycloneive_io_ibuf \GPIO[3]~input (
	.i(GPIO[3]),
	.ibar(gnd),
	.o(\GPIO[3]~input_o ));
// synopsys translate_off
defparam \GPIO[3]~input .bus_hold = "false";
defparam \GPIO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N22
cycloneive_io_ibuf \GPIO[4]~input (
	.i(GPIO[4]),
	.ibar(gnd),
	.o(\GPIO[4]~input_o ));
// synopsys translate_off
defparam \GPIO[4]~input .bus_hold = "false";
defparam \GPIO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N15
cycloneive_io_ibuf \GPIO[5]~input (
	.i(GPIO[5]),
	.ibar(gnd),
	.o(\GPIO[5]~input_o ));
// synopsys translate_off
defparam \GPIO[5]~input .bus_hold = "false";
defparam \GPIO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N15
cycloneive_io_ibuf \GPIO[6]~input (
	.i(GPIO[6]),
	.ibar(gnd),
	.o(\GPIO[6]~input_o ));
// synopsys translate_off
defparam \GPIO[6]~input .bus_hold = "false";
defparam \GPIO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N22
cycloneive_io_ibuf \GPIO[7]~input (
	.i(GPIO[7]),
	.ibar(gnd),
	.o(\GPIO[7]~input_o ));
// synopsys translate_off
defparam \GPIO[7]~input .bus_hold = "false";
defparam \GPIO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N15
cycloneive_io_ibuf \GPIO[8]~input (
	.i(GPIO[8]),
	.ibar(gnd),
	.o(\GPIO[8]~input_o ));
// synopsys translate_off
defparam \GPIO[8]~input .bus_hold = "false";
defparam \GPIO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N8
cycloneive_io_ibuf \GPIO[9]~input (
	.i(GPIO[9]),
	.ibar(gnd),
	.o(\GPIO[9]~input_o ));
// synopsys translate_off
defparam \GPIO[9]~input .bus_hold = "false";
defparam \GPIO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N8
cycloneive_io_ibuf \GPIO[10]~input (
	.i(GPIO[10]),
	.ibar(gnd),
	.o(\GPIO[10]~input_o ));
// synopsys translate_off
defparam \GPIO[10]~input .bus_hold = "false";
defparam \GPIO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \GPIO[11]~input (
	.i(GPIO[11]),
	.ibar(gnd),
	.o(\GPIO[11]~input_o ));
// synopsys translate_off
defparam \GPIO[11]~input .bus_hold = "false";
defparam \GPIO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N1
cycloneive_io_ibuf \GPIO[12]~input (
	.i(GPIO[12]),
	.ibar(gnd),
	.o(\GPIO[12]~input_o ));
// synopsys translate_off
defparam \GPIO[12]~input .bus_hold = "false";
defparam \GPIO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cycloneive_io_ibuf \GPIO[13]~input (
	.i(GPIO[13]),
	.ibar(gnd),
	.o(\GPIO[13]~input_o ));
// synopsys translate_off
defparam \GPIO[13]~input .bus_hold = "false";
defparam \GPIO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N8
cycloneive_io_ibuf \GPIO[14]~input (
	.i(GPIO[14]),
	.ibar(gnd),
	.o(\GPIO[14]~input_o ));
// synopsys translate_off
defparam \GPIO[14]~input .bus_hold = "false";
defparam \GPIO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N1
cycloneive_io_ibuf \GPIO[15]~input (
	.i(GPIO[15]),
	.ibar(gnd),
	.o(\GPIO[15]~input_o ));
// synopsys translate_off
defparam \GPIO[15]~input .bus_hold = "false";
defparam \GPIO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N1
cycloneive_io_ibuf \GPIO[16]~input (
	.i(GPIO[16]),
	.ibar(gnd),
	.o(\GPIO[16]~input_o ));
// synopsys translate_off
defparam \GPIO[16]~input .bus_hold = "false";
defparam \GPIO[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N1
cycloneive_io_ibuf \GPIO[17]~input (
	.i(GPIO[17]),
	.ibar(gnd),
	.o(\GPIO[17]~input_o ));
// synopsys translate_off
defparam \GPIO[17]~input .bus_hold = "false";
defparam \GPIO[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N8
cycloneive_io_ibuf \GPIO[18]~input (
	.i(GPIO[18]),
	.ibar(gnd),
	.o(\GPIO[18]~input_o ));
// synopsys translate_off
defparam \GPIO[18]~input .bus_hold = "false";
defparam \GPIO[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y0_N22
cycloneive_io_ibuf \GPIO[19]~input (
	.i(GPIO[19]),
	.ibar(gnd),
	.o(\GPIO[19]~input_o ));
// synopsys translate_off
defparam \GPIO[19]~input .bus_hold = "false";
defparam \GPIO[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N1
cycloneive_io_ibuf \GPIO[20]~input (
	.i(GPIO[20]),
	.ibar(gnd),
	.o(\GPIO[20]~input_o ));
// synopsys translate_off
defparam \GPIO[20]~input .bus_hold = "false";
defparam \GPIO[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N8
cycloneive_io_ibuf \GPIO[21]~input (
	.i(GPIO[21]),
	.ibar(gnd),
	.o(\GPIO[21]~input_o ));
// synopsys translate_off
defparam \GPIO[21]~input .bus_hold = "false";
defparam \GPIO[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N22
cycloneive_io_ibuf \GPIO[22]~input (
	.i(GPIO[22]),
	.ibar(gnd),
	.o(\GPIO[22]~input_o ));
// synopsys translate_off
defparam \GPIO[22]~input .bus_hold = "false";
defparam \GPIO[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N22
cycloneive_io_ibuf \GPIO[23]~input (
	.i(GPIO[23]),
	.ibar(gnd),
	.o(\GPIO[23]~input_o ));
// synopsys translate_off
defparam \GPIO[23]~input .bus_hold = "false";
defparam \GPIO[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N15
cycloneive_io_ibuf \GPIO[24]~input (
	.i(GPIO[24]),
	.ibar(gnd),
	.o(\GPIO[24]~input_o ));
// synopsys translate_off
defparam \GPIO[24]~input .bus_hold = "false";
defparam \GPIO[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N8
cycloneive_io_ibuf \GPIO[25]~input (
	.i(GPIO[25]),
	.ibar(gnd),
	.o(\GPIO[25]~input_o ));
// synopsys translate_off
defparam \GPIO[25]~input .bus_hold = "false";
defparam \GPIO[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N8
cycloneive_io_ibuf \GPIO[26]~input (
	.i(GPIO[26]),
	.ibar(gnd),
	.o(\GPIO[26]~input_o ));
// synopsys translate_off
defparam \GPIO[26]~input .bus_hold = "false";
defparam \GPIO[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N15
cycloneive_io_ibuf \GPIO[27]~input (
	.i(GPIO[27]),
	.ibar(gnd),
	.o(\GPIO[27]~input_o ));
// synopsys translate_off
defparam \GPIO[27]~input .bus_hold = "false";
defparam \GPIO[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N1
cycloneive_io_ibuf \GPIO[28]~input (
	.i(GPIO[28]),
	.ibar(gnd),
	.o(\GPIO[28]~input_o ));
// synopsys translate_off
defparam \GPIO[28]~input .bus_hold = "false";
defparam \GPIO[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N1
cycloneive_io_ibuf \GPIO[29]~input (
	.i(GPIO[29]),
	.ibar(gnd),
	.o(\GPIO[29]~input_o ));
// synopsys translate_off
defparam \GPIO[29]~input .bus_hold = "false";
defparam \GPIO[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N22
cycloneive_io_ibuf \GPIO[30]~input (
	.i(GPIO[30]),
	.ibar(gnd),
	.o(\GPIO[30]~input_o ));
// synopsys translate_off
defparam \GPIO[30]~input .bus_hold = "false";
defparam \GPIO[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N22
cycloneive_io_ibuf \GPIO[31]~input (
	.i(GPIO[31]),
	.ibar(gnd),
	.o(\GPIO[31]~input_o ));
// synopsys translate_off
defparam \GPIO[31]~input .bus_hold = "false";
defparam \GPIO[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N15
cycloneive_io_ibuf \GPIO[32]~input (
	.i(GPIO[32]),
	.ibar(gnd),
	.o(\GPIO[32]~input_o ));
// synopsys translate_off
defparam \GPIO[32]~input .bus_hold = "false";
defparam \GPIO[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N1
cycloneive_io_ibuf \GPIO[33]~input (
	.i(GPIO[33]),
	.ibar(gnd),
	.o(\GPIO[33]~input_o ));
// synopsys translate_off
defparam \GPIO[33]~input .bus_hold = "false";
defparam \GPIO[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N15
cycloneive_io_ibuf \GPIO[34]~input (
	.i(GPIO[34]),
	.ibar(gnd),
	.o(\GPIO[34]~input_o ));
// synopsys translate_off
defparam \GPIO[34]~input .bus_hold = "false";
defparam \GPIO[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N8
cycloneive_io_ibuf \GPIO[35]~input (
	.i(GPIO[35]),
	.ibar(gnd),
	.o(\GPIO[35]~input_o ));
// synopsys translate_off
defparam \GPIO[35]~input .bus_hold = "false";
defparam \GPIO[35]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
