// Seed: 3312069775
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    output logic id_3,
    output id_4
);
  assign id_4 = id_2 - id_2 ? 1 : id_2 ? 1 : 1'd0 ? 1 : id_2;
  logic id_5;
  logic id_6;
endmodule
