[{"id": "1", "content": "Define the module named TopModule with input ports clk, ar, d, and output port q.", "source": "I would like you to implement a module named TopModule with the following interface. All input and output ports are one bit unless otherwise specified.\n\n - input  clk\n - input  ar\n - input  d\n - output q", "parent_tasks": []}, {"id": "2", "content": "Implement the D flip-flop with positive edge triggering using the clk signal and asynchronous reset ar. The flip-flop should store the value of input d and output it through q.", "source": "The module should implement a D flip flop, positive edge triggered, with an asynchronous reset \"ar\".", "parent_tasks": ["1"]}]