Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Mar 24 22:46:40 2024
| Host         : tardis running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.812        0.000                      0                  308        0.144        0.000                      0                  308        3.020        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.812        0.000                      0                  308        0.144        0.000                      0                  308        3.020        0.000                       0                   127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.118ns (31.153%)  route 2.471ns (68.847%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         2.057     6.131    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y103       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.518     6.649 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/Q
                         net (fo=6, routed)           0.962     7.610    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[9]
    SLICE_X109Y102       LUT5 (Prop_lut5_I0_O)        0.150     7.760 f  design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_11/O
                         net (fo=2, routed)           0.313     8.073    design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_11_n_0
    SLICE_X111Y102       LUT6 (Prop_lut6_I1_O)        0.326     8.399 f  design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_5/O
                         net (fo=18, routed)          0.675     9.075    design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_5_n_0
    SLICE_X108Y100       LUT6 (Prop_lut6_I0_O)        0.124     9.199 r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1/O
                         net (fo=8, routed)           0.521     9.719    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1_n_0
    SLICE_X109Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.684    13.448    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X109Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[4]/C
                         clock pessimism              0.323    13.771    
                         clock uncertainty           -0.035    13.736    
    SLICE_X109Y99        FDRE (Setup_fdre_C_CE)      -0.205    13.531    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[4]
  -------------------------------------------------------------------
                         required time                         13.531    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.118ns (31.153%)  route 2.471ns (68.847%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         2.057     6.131    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y103       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.518     6.649 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/Q
                         net (fo=6, routed)           0.962     7.610    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[9]
    SLICE_X109Y102       LUT5 (Prop_lut5_I0_O)        0.150     7.760 f  design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_11/O
                         net (fo=2, routed)           0.313     8.073    design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_11_n_0
    SLICE_X111Y102       LUT6 (Prop_lut6_I1_O)        0.326     8.399 f  design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_5/O
                         net (fo=18, routed)          0.675     9.075    design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_5_n_0
    SLICE_X108Y100       LUT6 (Prop_lut6_I0_O)        0.124     9.199 r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1/O
                         net (fo=8, routed)           0.521     9.719    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1_n_0
    SLICE_X109Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.684    13.448    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X109Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[5]/C
                         clock pessimism              0.323    13.771    
                         clock uncertainty           -0.035    13.736    
    SLICE_X109Y99        FDRE (Setup_fdre_C_CE)      -0.205    13.531    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[5]
  -------------------------------------------------------------------
                         required time                         13.531    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.118ns (31.153%)  route 2.471ns (68.847%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         2.057     6.131    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y103       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.518     6.649 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/Q
                         net (fo=6, routed)           0.962     7.610    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[9]
    SLICE_X109Y102       LUT5 (Prop_lut5_I0_O)        0.150     7.760 f  design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_11/O
                         net (fo=2, routed)           0.313     8.073    design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_11_n_0
    SLICE_X111Y102       LUT6 (Prop_lut6_I1_O)        0.326     8.399 f  design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_5/O
                         net (fo=18, routed)          0.675     9.075    design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_5_n_0
    SLICE_X108Y100       LUT6 (Prop_lut6_I0_O)        0.124     9.199 r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1/O
                         net (fo=8, routed)           0.521     9.719    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1_n_0
    SLICE_X109Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.684    13.448    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X109Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[7]/C
                         clock pessimism              0.323    13.771    
                         clock uncertainty           -0.035    13.736    
    SLICE_X109Y99        FDRE (Setup_fdre_C_CE)      -0.205    13.531    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[7]
  -------------------------------------------------------------------
                         required time                         13.531    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.826ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.020ns (26.689%)  route 2.802ns (73.311%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.863     5.937    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y94        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y94        FDRE (Prop_fdre_C_Q)         0.478     6.415 f  design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[5]/Q
                         net (fo=6, routed)           0.844     7.258    design_1_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg_n_0_[5]
    SLICE_X107Y94        LUT4 (Prop_lut4_I1_O)        0.301     7.559 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_3/O
                         net (fo=1, routed)           0.404     7.963    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_3_n_0
    SLICE_X107Y95        LUT6 (Prop_lut6_I1_O)        0.124     8.087 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_2/O
                         net (fo=6, routed)           0.934     9.022    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_2_n_0
    SLICE_X110Y97        LUT4 (Prop_lut4_I3_O)        0.117     9.139 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[1]_i_1/O
                         net (fo=1, routed)           0.620     9.758    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[1]_i_1_n_0
    SLICE_X110Y97        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.687    13.451    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X110Y97        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[1]/C
                         clock pessimism              0.423    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X110Y97        FDRE (Setup_fdre_C_D)       -0.255    13.584    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[1]
  -------------------------------------------------------------------
                         required time                         13.584    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  3.826    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.118ns (31.153%)  route 2.471ns (68.847%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         2.057     6.131    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y103       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.518     6.649 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/Q
                         net (fo=6, routed)           0.962     7.610    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[9]
    SLICE_X109Y102       LUT5 (Prop_lut5_I0_O)        0.150     7.760 f  design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_11/O
                         net (fo=2, routed)           0.313     8.073    design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_11_n_0
    SLICE_X111Y102       LUT6 (Prop_lut6_I1_O)        0.326     8.399 f  design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_5/O
                         net (fo=18, routed)          0.675     9.075    design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_5_n_0
    SLICE_X108Y100       LUT6 (Prop_lut6_I0_O)        0.124     9.199 r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1/O
                         net (fo=8, routed)           0.521     9.719    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1_n_0
    SLICE_X108Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.684    13.448    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[2]/C
                         clock pessimism              0.323    13.771    
                         clock uncertainty           -0.035    13.736    
    SLICE_X108Y99        FDRE (Setup_fdre_C_CE)      -0.169    13.567    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[2]
  -------------------------------------------------------------------
                         required time                         13.567    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.118ns (31.153%)  route 2.471ns (68.847%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         2.057     6.131    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y103       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.518     6.649 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/Q
                         net (fo=6, routed)           0.962     7.610    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[9]
    SLICE_X109Y102       LUT5 (Prop_lut5_I0_O)        0.150     7.760 f  design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_11/O
                         net (fo=2, routed)           0.313     8.073    design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_11_n_0
    SLICE_X111Y102       LUT6 (Prop_lut6_I1_O)        0.326     8.399 f  design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_5/O
                         net (fo=18, routed)          0.675     9.075    design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_5_n_0
    SLICE_X108Y100       LUT6 (Prop_lut6_I0_O)        0.124     9.199 r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1/O
                         net (fo=8, routed)           0.521     9.719    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1_n_0
    SLICE_X108Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.684    13.448    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[3]/C
                         clock pessimism              0.323    13.771    
                         clock uncertainty           -0.035    13.736    
    SLICE_X108Y99        FDRE (Setup_fdre_C_CE)      -0.169    13.567    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[3]
  -------------------------------------------------------------------
                         required time                         13.567    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.118ns (31.153%)  route 2.471ns (68.847%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         2.057     6.131    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y103       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.518     6.649 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/Q
                         net (fo=6, routed)           0.962     7.610    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[9]
    SLICE_X109Y102       LUT5 (Prop_lut5_I0_O)        0.150     7.760 f  design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_11/O
                         net (fo=2, routed)           0.313     8.073    design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_11_n_0
    SLICE_X111Y102       LUT6 (Prop_lut6_I1_O)        0.326     8.399 f  design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_5/O
                         net (fo=18, routed)          0.675     9.075    design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_5_n_0
    SLICE_X108Y100       LUT6 (Prop_lut6_I0_O)        0.124     9.199 r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1/O
                         net (fo=8, routed)           0.521     9.719    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1_n_0
    SLICE_X108Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.684    13.448    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[6]/C
                         clock pessimism              0.323    13.771    
                         clock uncertainty           -0.035    13.736    
    SLICE_X108Y99        FDRE (Setup_fdre_C_CE)      -0.169    13.567    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[6]
  -------------------------------------------------------------------
                         required time                         13.567    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 1.118ns (32.576%)  route 2.314ns (67.424%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         2.057     6.131    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y103       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.518     6.649 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/Q
                         net (fo=6, routed)           0.962     7.610    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[9]
    SLICE_X109Y102       LUT5 (Prop_lut5_I0_O)        0.150     7.760 f  design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_11/O
                         net (fo=2, routed)           0.313     8.073    design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_11_n_0
    SLICE_X111Y102       LUT6 (Prop_lut6_I1_O)        0.326     8.399 f  design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_5/O
                         net (fo=18, routed)          0.675     9.075    design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_5_n_0
    SLICE_X108Y100       LUT6 (Prop_lut6_I0_O)        0.124     9.199 r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1/O
                         net (fo=8, routed)           0.364     9.563    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1_n_0
    SLICE_X110Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.687    13.451    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X110Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[0]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X110Y99        FDRE (Setup_fdre_C_CE)      -0.205    13.534    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[0]
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 1.118ns (32.576%)  route 2.314ns (67.424%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         2.057     6.131    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y103       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.518     6.649 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[9]/Q
                         net (fo=6, routed)           0.962     7.610    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[9]
    SLICE_X109Y102       LUT5 (Prop_lut5_I0_O)        0.150     7.760 f  design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_11/O
                         net (fo=2, routed)           0.313     8.073    design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_11_n_0
    SLICE_X111Y102       LUT6 (Prop_lut6_I1_O)        0.326     8.399 f  design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_5/O
                         net (fo=18, routed)          0.675     9.075    design_1_i/uart_top_0/inst/UART_RX_INST/rBit_Current[2]_i_5_n_0
    SLICE_X108Y100       LUT6 (Prop_lut6_I0_O)        0.124     9.199 r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1/O
                         net (fo=8, routed)           0.364     9.563    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1_n_0
    SLICE_X110Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.687    13.451    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X110Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[1]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X110Y99        FDRE (Setup_fdre_C_CE)      -0.205    13.534    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[1]
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.704ns (23.324%)  route 2.314ns (76.676%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         2.056     6.130    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X109Y102       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102       FDRE (Prop_fdre_C_Q)         0.456     6.586 f  design_1_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[1]/Q
                         net (fo=35, routed)          1.339     7.924    design_1_i/uart_top_0/inst/UART_RX_INST/rFSM_Current[1]
    SLICE_X110Y99        LUT3 (Prop_lut3_I0_O)        0.124     8.048 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt[3]_i_3/O
                         net (fo=2, routed)           0.471     8.520    design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer_reg[88]_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I5_O)        0.124     8.644 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer_r_i_1/O
                         net (fo=35, routed)          0.504     9.148    design_1_i/uart_top_0/inst/rBuffer_0
    SLICE_X108Y97        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.684    13.448    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y97        SRL16E                                       r  design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CLK
                         clock pessimism              0.323    13.771    
                         clock uncertainty           -0.035    13.736    
    SLICE_X108Y97        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    13.219    design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         13.219    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  4.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg_r_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.226ns (51.817%)  route 0.210ns (48.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.719     1.806    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDRE (Prop_fdre_C_Q)         0.128     1.934 r  design_1_i/uart_top_0/inst/rBuffer_reg_r_9/Q
                         net (fo=8, routed)           0.210     2.144    design_1_i/uart_top_0/inst/rBuffer_reg_r_9_n_0
    SLICE_X111Y98        LUT2 (Prop_lut2_I1_O)        0.098     2.242 r  design_1_i/uart_top_0/inst/rBuffer_reg_gate__5/O
                         net (fo=1, routed)           0.000     2.242    design_1_i/uart_top_0/inst/rBuffer_reg_gate__5_n_0
    SLICE_X111Y98        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.909     2.251    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y98        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[89]/C
                         clock pessimism             -0.261     1.990    
    SLICE_X111Y98        FDRE (Hold_fdre_C_D)         0.107     2.097    design_1_i/uart_top_0/inst/rBuffer_reg[89]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg_r_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.226ns (51.817%)  route 0.210ns (48.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.719     1.806    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDRE (Prop_fdre_C_Q)         0.128     1.934 r  design_1_i/uart_top_0/inst/rBuffer_reg_r_9/Q
                         net (fo=8, routed)           0.210     2.144    design_1_i/uart_top_0/inst/rBuffer_reg_r_9_n_0
    SLICE_X111Y98        LUT2 (Prop_lut2_I1_O)        0.098     2.242 r  design_1_i/uart_top_0/inst/rBuffer_reg_gate__6/O
                         net (fo=1, routed)           0.000     2.242    design_1_i/uart_top_0/inst/rBuffer_reg_gate__6_n_0
    SLICE_X111Y98        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.909     2.251    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y98        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[88]/C
                         clock pessimism             -0.261     1.990    
    SLICE_X111Y98        FDRE (Hold_fdre_C_D)         0.092     2.082    design_1_i/uart_top_0/inst/rBuffer_reg[88]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg_r_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.230ns (49.369%)  route 0.236ns (50.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.719     1.806    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDRE (Prop_fdre_C_Q)         0.128     1.934 r  design_1_i/uart_top_0/inst/rBuffer_reg_r_9/Q
                         net (fo=8, routed)           0.236     2.169    design_1_i/uart_top_0/inst/rBuffer_reg_r_9_n_0
    SLICE_X109Y98        LUT2 (Prop_lut2_I1_O)        0.102     2.271 r  design_1_i/uart_top_0/inst/rBuffer_reg_gate/O
                         net (fo=1, routed)           0.000     2.271    design_1_i/uart_top_0/inst/rBuffer_reg_gate_n_0
    SLICE_X109Y98        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.906     2.248    design_1_i/uart_top_0/inst/iClk
    SLICE_X109Y98        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[95]/C
                         clock pessimism             -0.261     1.987    
    SLICE_X109Y98        FDRE (Hold_fdre_C_D)         0.107     2.094    design_1_i/uart_top_0/inst/rBuffer_reg[95]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rTxByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.636     1.722    design_1_i/uart_top_0/inst/iClk
    SLICE_X109Y98        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  design_1_i/uart_top_0/inst/rBuffer_reg[92]/Q
                         net (fo=1, routed)           0.104     1.967    design_1_i/uart_top_0/inst/UART_TX_INST/rTxByte_reg[4]
    SLICE_X109Y97        LUT5 (Prop_lut5_I0_O)        0.045     2.012 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxByte[4]_i_1/O
                         net (fo=1, routed)           0.000     2.012    design_1_i/uart_top_0/inst/UART_TX_INST_n_7
    SLICE_X109Y97        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.906     2.248    design_1_i/uart_top_0/inst/iClk
    SLICE_X109Y97        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[4]/C
                         clock pessimism             -0.510     1.738    
    SLICE_X109Y97        FDRE (Hold_fdre_C_D)         0.092     1.830    design_1_i/uart_top_0/inst/rTxByte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rRx2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.227ns (46.685%)  route 0.259ns (53.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.719     1.806    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X110Y100       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRx2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDRE (Prop_fdre_C_Q)         0.128     1.934 r  design_1_i/uart_top_0/inst/UART_RX_INST/rRx2_reg/Q
                         net (fo=11, routed)          0.259     2.193    design_1_i/uart_top_0/inst/UART_RX_INST/rRx2
    SLICE_X108Y99        LUT5 (Prop_lut5_I1_O)        0.099     2.292 r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[6]_i_1/O
                         net (fo=1, routed)           0.000     2.292    design_1_i/uart_top_0/inst/UART_RX_INST/wRxData_Next[6]
    SLICE_X108Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.906     2.248    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X108Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[6]/C
                         clock pessimism             -0.261     1.987    
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.121     2.108    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg_r_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.226ns (48.930%)  route 0.236ns (51.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.719     1.806    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDRE (Prop_fdre_C_Q)         0.128     1.934 r  design_1_i/uart_top_0/inst/rBuffer_reg_r_9/Q
                         net (fo=8, routed)           0.236     2.169    design_1_i/uart_top_0/inst/rBuffer_reg_r_9_n_0
    SLICE_X109Y98        LUT2 (Prop_lut2_I1_O)        0.098     2.267 r  design_1_i/uart_top_0/inst/rBuffer_reg_gate__0/O
                         net (fo=1, routed)           0.000     2.267    design_1_i/uart_top_0/inst/rBuffer_reg_gate__0_n_0
    SLICE_X109Y98        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.906     2.248    design_1_i/uart_top_0/inst/iClk
    SLICE_X109Y98        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[94]/C
                         clock pessimism             -0.261     1.987    
    SLICE_X109Y98        FDRE (Hold_fdre_C_D)         0.092     2.079    design_1_i/uart_top_0/inst/rBuffer_reg[94]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rRx2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.227ns (46.878%)  route 0.257ns (53.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.719     1.806    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X110Y100       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRx2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDRE (Prop_fdre_C_Q)         0.128     1.934 r  design_1_i/uart_top_0/inst/UART_RX_INST/rRx2_reg/Q
                         net (fo=11, routed)          0.257     2.191    design_1_i/uart_top_0/inst/UART_RX_INST/rRx2
    SLICE_X109Y99        LUT2 (Prop_lut2_I0_O)        0.099     2.290 r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_2/O
                         net (fo=1, routed)           0.000     2.290    design_1_i/uart_top_0/inst/UART_RX_INST/wRxData_Next[7]
    SLICE_X109Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.906     2.248    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X109Y99        FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[7]/C
                         clock pessimism             -0.261     1.987    
    SLICE_X109Y99        FDRE (Hold_fdre_C_D)         0.107     2.094    design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg_r_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg_r_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.719     1.806    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDRE (Prop_fdre_C_Q)         0.141     1.947 r  design_1_i/uart_top_0/inst/rBuffer_reg_r_2/Q
                         net (fo=1, routed)           0.104     2.051    design_1_i/uart_top_0/inst/rBuffer_reg_r_2_n_0
    SLICE_X111Y100       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.995     2.337    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y100       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg_r_3/C
                         clock pessimism             -0.532     1.806    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.047     1.853    design_1_i/uart_top_0/inst/rBuffer_reg_r_3
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.635     1.721    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X109Y96        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]/Q
                         net (fo=1, routed)           0.105     1.967    design_1_i/uart_top_0/inst/UART_TX_INST/in7[5]
    SLICE_X109Y96        LUT5 (Prop_lut5_I3_O)        0.045     2.012 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[5]_i_1/O
                         net (fo=1, routed)           0.000     2.012    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[5]_i_1_n_0
    SLICE_X109Y96        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.905     2.247    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X109Y96        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[5]/C
                         clock pessimism             -0.526     1.721    
    SLICE_X109Y96        FDRE (Hold_fdre_C_D)         0.092     1.813    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rTxByte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.656%)  route 0.121ns (39.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.637     1.723    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X110Y97        FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/Q
                         net (fo=15, routed)          0.121     1.985    design_1_i/uart_top_0/inst/UART_TX_INST/wTxDone
    SLICE_X111Y97        LUT5 (Prop_lut5_I3_O)        0.045     2.030 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxByte[7]_i_2/O
                         net (fo=1, routed)           0.000     2.030    design_1_i/uart_top_0/inst/UART_TX_INST_n_4
    SLICE_X111Y97        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.909     2.251    design_1_i/uart_top_0/inst/iClk
    SLICE_X111Y97        FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[7]/C
                         clock pessimism             -0.515     1.736    
    SLICE_X111Y97        FDRE (Hold_fdre_C_D)         0.092     1.828    design_1_i/uart_top_0/inst/rTxByte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y92   design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y94   design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y94   design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y95   design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y95   design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y95   design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y95   design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y96   design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y96   design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y98   design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y98   design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y98   design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y98   design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y97   design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y97   design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y97   design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y97   design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y98   design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y98   design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y98   design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y98   design_1_i/uart_top_0/inst/rBuffer_reg[72]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y98   design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y98   design_1_i/uart_top_0/inst/rBuffer_reg[73]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y97   design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y97   design_1_i/uart_top_0/inst/rBuffer_reg[74]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y97   design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y97   design_1_i/uart_top_0/inst/rBuffer_reg[75]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y98   design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y98   design_1_i/uart_top_0/inst/rBuffer_reg[76]_srl10___inst_rBuffer_reg_r_8/CLK



