ARM GAS  /tmp/ccVrsjnS.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text._Error_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	_Error_Handler
  18              		.syntax unified
  19              		.code	16
  20              		.thumb_func
  21              		.fpu softvfp
  23              	_Error_Handler:
  24              	.LFB409:
  25              		.file 1 "Src/main.c"
   1:Src/main.c    **** 
   2:Src/main.c    **** /**
   3:Src/main.c    ****   ******************************************************************************
   4:Src/main.c    ****   * @file           : main.c
   5:Src/main.c    ****   * @brief          : Main program body
   6:Src/main.c    ****   ******************************************************************************
   7:Src/main.c    ****   ** This notice applies to any and all portions of this file
   8:Src/main.c    ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/main.c    ****   * USER CODE END. Other portions of this file, whether 
  10:Src/main.c    ****   * inserted by the user or by software development tools
  11:Src/main.c    ****   * are owned by their respective copyright owners.
  12:Src/main.c    ****   *
  13:Src/main.c    ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Src/main.c    ****   *
  15:Src/main.c    ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/main.c    ****   * are permitted provided that the following conditions are met:
  17:Src/main.c    ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/main.c    ****   *      this list of conditions and the following disclaimer.
  19:Src/main.c    ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/main.c    ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/main.c    ****   *      and/or other materials provided with the distribution.
  22:Src/main.c    ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/main.c    ****   *      may be used to endorse or promote products derived from this software
  24:Src/main.c    ****   *      without specific prior written permission.
  25:Src/main.c    ****   *
  26:Src/main.c    ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/main.c    ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/main.c    ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/main.c    ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/main.c    ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/main.c    ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Src/main.c    ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/main.c    ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
ARM GAS  /tmp/ccVrsjnS.s 			page 2


  34:Src/main.c    ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/main.c    ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/main.c    ****   *
  37:Src/main.c    ****   ******************************************************************************
  38:Src/main.c    ****   */
  39:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  40:Src/main.c    **** #include "main.h"
  41:Src/main.c    **** #include "stm32l0xx_hal.h"
  42:Src/main.c    **** #include "tim.h"
  43:Src/main.c    **** #include "gpio.h"
  44:Src/main.c    **** 
  45:Src/main.c    **** /* USER CODE BEGIN Includes */
  46:Src/main.c    **** 
  47:Src/main.c    **** /* USER CODE END Includes */
  48:Src/main.c    **** 
  49:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  50:Src/main.c    **** 
  51:Src/main.c    **** /* USER CODE BEGIN PV */
  52:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  53:Src/main.c    **** 
  54:Src/main.c    **** /* USER CODE END PV */
  55:Src/main.c    **** 
  56:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  57:Src/main.c    **** void SystemClock_Config(void);
  58:Src/main.c    **** 
  59:Src/main.c    **** /* USER CODE BEGIN PFP */
  60:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  61:Src/main.c    **** 
  62:Src/main.c    **** /* USER CODE END PFP */
  63:Src/main.c    **** 
  64:Src/main.c    **** /* USER CODE BEGIN 0 */
  65:Src/main.c    **** TIM_HandleTypeDef htim_local;
  66:Src/main.c    **** /* USER CODE END 0 */
  67:Src/main.c    **** 
  68:Src/main.c    **** /**
  69:Src/main.c    ****   * @brief  The application entry point.
  70:Src/main.c    ****   *
  71:Src/main.c    ****   * @retval None
  72:Src/main.c    ****   */
  73:Src/main.c    **** int main(void)
  74:Src/main.c    **** {
  75:Src/main.c    ****   /* USER CODE BEGIN 1 */
  76:Src/main.c    ****     
  77:Src/main.c    ****   /* USER CODE END 1 */
  78:Src/main.c    **** 
  79:Src/main.c    ****   /* MCU Configuration----------------------------------------------------------*/
  80:Src/main.c    **** 
  81:Src/main.c    ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  82:Src/main.c    ****   HAL_Init();
  83:Src/main.c    **** 
  84:Src/main.c    ****   /* USER CODE BEGIN Init */
  85:Src/main.c    **** 
  86:Src/main.c    ****   /* USER CODE END Init */
  87:Src/main.c    **** 
  88:Src/main.c    ****   /* Configure the system clock */
  89:Src/main.c    ****   SystemClock_Config();
  90:Src/main.c    **** 
ARM GAS  /tmp/ccVrsjnS.s 			page 3


  91:Src/main.c    ****   /* USER CODE BEGIN SysInit */
  92:Src/main.c    **** 
  93:Src/main.c    ****   /* USER CODE END SysInit */
  94:Src/main.c    **** 
  95:Src/main.c    ****   /* Initialize all configured peripherals */
  96:Src/main.c    ****   MX_GPIO_Init();
  97:Src/main.c    ****   MX_TIM2_Init();
  98:Src/main.c    ****   /* USER CODE BEGIN 2 */
  99:Src/main.c    ****   my_pwm_start ();
 100:Src/main.c    ****   /* USER CODE END 2 */
 101:Src/main.c    **** 
 102:Src/main.c    ****   /* Infinite loop */
 103:Src/main.c    ****   /* USER CODE BEGIN WHILE */
 104:Src/main.c    ****   while (1)
 105:Src/main.c    ****   {
 106:Src/main.c    **** 
 107:Src/main.c    ****   /* USER CODE END WHILE */
 108:Src/main.c    **** 
 109:Src/main.c    ****   /* USER CODE BEGIN 3 */
 110:Src/main.c    **** 
 111:Src/main.c    ****   }
 112:Src/main.c    ****   /* USER CODE END 3 */
 113:Src/main.c    **** 
 114:Src/main.c    **** }
 115:Src/main.c    **** 
 116:Src/main.c    **** /**
 117:Src/main.c    ****   * @brief System Clock Configuration
 118:Src/main.c    ****   * @retval None
 119:Src/main.c    ****   */
 120:Src/main.c    **** void SystemClock_Config(void)
 121:Src/main.c    **** {
 122:Src/main.c    **** 
 123:Src/main.c    ****   LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 124:Src/main.c    **** 
 125:Src/main.c    ****   if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0)
 126:Src/main.c    ****   {
 127:Src/main.c    ****   Error_Handler();  
 128:Src/main.c    ****   }
 129:Src/main.c    ****   LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 130:Src/main.c    **** 
 131:Src/main.c    ****   LL_RCC_MSI_Enable();
 132:Src/main.c    **** 
 133:Src/main.c    ****    /* Wait till MSI is ready */
 134:Src/main.c    ****   while(LL_RCC_MSI_IsReady() != 1)
 135:Src/main.c    ****   {
 136:Src/main.c    ****     
 137:Src/main.c    ****   }
 138:Src/main.c    ****   LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6);
 139:Src/main.c    **** 
 140:Src/main.c    ****   LL_RCC_MSI_SetCalibTrimming(0);
 141:Src/main.c    **** 
 142:Src/main.c    ****   LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 143:Src/main.c    **** 
 144:Src/main.c    ****   LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 145:Src/main.c    **** 
 146:Src/main.c    ****   LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 147:Src/main.c    **** 
ARM GAS  /tmp/ccVrsjnS.s 			page 4


 148:Src/main.c    ****   LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_MSI);
 149:Src/main.c    **** 
 150:Src/main.c    ****    /* Wait till System clock is ready */
 151:Src/main.c    ****   while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_MSI)
 152:Src/main.c    ****   {
 153:Src/main.c    ****   
 154:Src/main.c    ****   }
 155:Src/main.c    ****   LL_Init1msTick(4194000);
 156:Src/main.c    **** 
 157:Src/main.c    ****   LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 158:Src/main.c    **** 
 159:Src/main.c    ****   LL_SetSystemCoreClock(4194000);
 160:Src/main.c    **** 
 161:Src/main.c    ****   /* SysTick_IRQn interrupt configuration */
 162:Src/main.c    ****   NVIC_SetPriority(SysTick_IRQn, 0);
 163:Src/main.c    **** }
 164:Src/main.c    **** 
 165:Src/main.c    **** /* USER CODE BEGIN 4 */
 166:Src/main.c    **** 
 167:Src/main.c    **** /* USER CODE END 4 */
 168:Src/main.c    **** 
 169:Src/main.c    **** /**
 170:Src/main.c    ****   * @brief  This function is executed in case of error occurrence.
 171:Src/main.c    ****   * @param  file: The file name as string.
 172:Src/main.c    ****   * @param  line: The line in file as a number.
 173:Src/main.c    ****   * @retval None
 174:Src/main.c    ****   */
 175:Src/main.c    **** void _Error_Handler(char *file, int line)
 176:Src/main.c    **** {
  26              		.loc 1 176 0
  27              		.cfi_startproc
  28              		@ Volatile: function does not return.
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
  33              	.L2:
  34 0000 FEE7     		b	.L2
  35              		.cfi_endproc
  36              	.LFE409:
  38              		.section	.text.SystemClock_Config,"ax",%progbits
  39              		.align	1
  40              		.global	SystemClock_Config
  41              		.syntax unified
  42              		.code	16
  43              		.thumb_func
  44              		.fpu softvfp
  46              	SystemClock_Config:
  47              	.LFB408:
 121:Src/main.c    **** 
  48              		.loc 1 121 0
  49              		.cfi_startproc
  50              		@ args = 0, pretend = 0, frame = 0
  51              		@ frame_needed = 0, uses_anonymous_args = 0
 121:Src/main.c    **** 
  52              		.loc 1 121 0
  53 0000 10B5     		push	{r4, lr}
ARM GAS  /tmp/ccVrsjnS.s 			page 5


  54              	.LCFI0:
  55              		.cfi_def_cfa_offset 8
  56              		.cfi_offset 4, -8
  57              		.cfi_offset 14, -4
  58              	.LVL1:
  59              	.LBB30:
  60              	.LBB31:
  61              		.file 2 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h"
   1:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @file    stm32l0xx_ll_system.h
   4:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   @verbatim
   7:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   ==============================================================================
   8:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                      ##### How to use this driver #####
   9:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   ==============================================================================
  10:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****     [..]
  11:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  12:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****     used by user:
  13:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  14:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****       (+) Access to DBGCMU registers
  15:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****       (+) Access to SYSCFG registers
  16:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  17:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   @endverbatim
  18:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   ******************************************************************************
  19:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @attention
  20:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
  21:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  22:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
  23:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * Redistribution and use in source and binary forms, with or without modification,
  24:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * are permitted provided that the following conditions are met:
  25:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  26:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *      this list of conditions and the following disclaimer.
  27:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  28:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *      this list of conditions and the following disclaimer in the documentation
  29:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *      and/or other materials provided with the distribution.
  30:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  31:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *      may be used to endorse or promote products derived from this software
  32:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *      without specific prior written permission.
  33:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
  34:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  35:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  36:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  37:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  38:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  39:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  40:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  41:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  42:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  43:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  44:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
  45:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   ******************************************************************************
  46:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  47:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  48:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  49:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #ifndef __STM32L0xx_LL_SYSTEM_H
ARM GAS  /tmp/ccVrsjnS.s 			page 6


  50:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define __STM32L0xx_LL_SYSTEM_H
  51:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  52:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #ifdef __cplusplus
  53:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** extern "C" {
  54:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif
  55:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  56:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  57:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #include "stm32l0xx.h"
  58:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  59:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @addtogroup STM32L0xx_LL_Driver
  60:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
  61:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  62:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  63:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU)
  64:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  65:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  66:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
  67:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  68:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  69:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  70:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  71:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  72:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  73:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  74:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
  75:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  76:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  77:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Defines used for position in the register */
  78:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define DBGMCU_REVID_POSITION         (uint32_t)16U
  79:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  80:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
  81:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****  * @brief Power-down in Run mode Flash key
  82:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****  */
  83:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define FLASH_PDKEY1                  ((uint32_t)0x04152637U) /*!< Flash power down key1 */
  84:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define FLASH_PDKEY2                  ((uint32_t)0xFAFBFCFDU) /*!< Flash power down key2: used with
  85:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                                                                    to unlock the RUN_PD bit in FLAS
  86:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  87:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
  88:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
  89:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  90:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  91:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  92:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  93:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  94:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
  95:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  96:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
  97:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  98:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  99:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG Memory Remap
 100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** * @{
 101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** */
 102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH              (uint32_t)0x00000000U                                 /*
 103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH        SYSCFG_CFGR1_MEM_MODE_0                               /*
 104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM               (SYSCFG_CFGR1_MEM_MODE_1 | SYSCFG_CFGR1_MEM_MODE_0)   /*
 105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
ARM GAS  /tmp/ccVrsjnS.s 			page 7


 107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_UFB)
 111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_BANKMODE SYSCFG Bank Mode
 112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK1           (uint32_t)0x00000000U     /*!< Flash Bank1 mapped at 0x0
 115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                                                                           Flash Bank2 mapped at 0x0
 116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                                                                           Data EEPROM Bank1 mapped 
 117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                                                                           Data EEPROM Bank2 mapped 
 118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK2           SYSCFG_CFGR1_UFB          /*!< Flash Bank2 mapped at 0x0
 119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                                                                           Flash Bank1 mapped at 0x0
 120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                                                                           Data EEPROM Bank2 mapped 
 121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                                                                           Data EEPROM Bank1 mapped 
 122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_UFB */
 127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_BOOTMODE SYSCFG Boot Mode
 129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** * @{
 130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** */
 131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_BOOTMODE_FLASH           (uint32_t)0x00000000U                                 /*
 132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_BOOTMODE_SYSTEMFLASH     SYSCFG_CFGR1_BOOT_MODE_0                              /*
 133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_BOOTMODE_SRAM            (SYSCFG_CFGR1_BOOT_MODE_1 | SYSCFG_CFGR1_BOOT_MODE_0) /*
 134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_CAPA)
 140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_CFGR2 SYSCFG VLCD Rail Connection
 141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_CAPA_VLCD2_PB2           SYSCFG_CFGR2_CAPA_0       /*!< Connect PB2  pin to LCD_V
 145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_CAPA_VLCD1_PB12          SYSCFG_CFGR2_CAPA_1       /*!< Connect PB12 pin to LCD_V
 146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_CAPA_VLCD3_PB0           SYSCFG_CFGR2_CAPA_2       /*!< Connect PB0  pin to LCD_V
 147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined (SYSCFG_CFGR2_CAPA_3)
 148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_CAPA_VLCD1_PE11          SYSCFG_CFGR2_CAPA_3       /*!< Connect PE11 pin to LCD_V
 149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR2_CAPA_3 */
 150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined (SYSCFG_CFGR2_CAPA_4)
 151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_CAPA_VLCD3_PE12          SYSCFG_CFGR2_CAPA_4       /*!< Connect PE12 pin to LCD_V
 152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR2_CAPA_4 */
 153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR2_CAPA */
 157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
 159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB6     SYSCFG_CFGR2_I2C_PB6_FMP  /*!< Enable Fast Mode Plus on 
 162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB7     SYSCFG_CFGR2_I2C_PB7_FMP  /*!< Enable Fast Mode Plus on 
 163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB8     SYSCFG_CFGR2_I2C_PB8_FMP  /*!< Enable Fast Mode Plus on 
ARM GAS  /tmp/ccVrsjnS.s 			page 8


 164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB9     SYSCFG_CFGR2_I2C_PB9_FMP  /*!< Enable Fast Mode Plus on 
 165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1    SYSCFG_CFGR2_I2C1_FMP     /*!< Enable Fast Mode Plus on 
 166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_I2C2_FMP)
 167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2    SYSCFG_CFGR2_I2C2_FMP     /*!< Enable Fast Mode Plus on 
 168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR2_I2C2_FMP */
 169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_I2C3_FMP)
 170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3    SYSCFG_CFGR2_I2C3_FMP     /*!< Enable Fast Mode Plus on 
 171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR2_I2C3_FMP */
 172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_VREFINT_CONTROL SYSCFG VREFINT Control
 177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_VREFINT_CONNECT_NONE        (uint32_t)0x00000000U             /*!< No pad connect
 180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_VREFINT_CONNECT_IO1         SYSCFG_CFGR3_VREF_OUT_0           /*!< PB0 connected 
 181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_VREFINT_CONNECT_IO2         SYSCFG_CFGR3_VREF_OUT_1           /*!< PB1 connected 
 182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_VREFINT_CONNECT_IO1_IO2     (SYSCFG_CFGR3_VREF_OUT_0 | SYSCFG_CFGR3_VREF_OUT_1)  
 183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI Port
 188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA               (uint32_t)0U              /*!< EXTI PORT A */
 191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB               (uint32_t)1U              /*!< EXTI PORT B */
 192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC               (uint32_t)2U              /*!< EXTI PORT C */
 193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(GPIOD_BASE)
 194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD               (uint32_t)3U              /*!< EXTI PORT D */
 195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*GPIOD_BASE*/
 196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(GPIOE_BASE)
 197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE               (uint32_t)4U              /*!< EXTI PORT E */
 198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*GPIOE_BASE*/
 199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(GPIOH_BASE)
 200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTH               (uint32_t)5U              /*!< EXTI PORT H */
 201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*GPIOH_BASE*/
 202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI Line
 207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0               (uint32_t)(0U  << 16U | 0U)  /*!< EXTI_POSITION_0  | EXT
 210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1               (uint32_t)(4U  << 16U | 0U)  /*!< EXTI_POSITION_4  | EXT
 211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2               (uint32_t)(8U  << 16U | 0U)  /*!< EXTI_POSITION_8  | EXT
 212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3               (uint32_t)(12U << 16U | 0U)  /*!< EXTI_POSITION_12 | EXT
 213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4               (uint32_t)(0U  << 16U | 1U)  /*!< EXTI_POSITION_0  | EXT
 214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5               (uint32_t)(4U  << 16U | 1U)  /*!< EXTI_POSITION_4  | EXT
 215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6               (uint32_t)(8U  << 16U | 1U)  /*!< EXTI_POSITION_8  | EXT
 216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7               (uint32_t)(12U << 16U | 1U)  /*!< EXTI_POSITION_12 | EXT
 217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8               (uint32_t)(0U  << 16U | 2U)  /*!< EXTI_POSITION_0  | EXT
 218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9               (uint32_t)(4U  << 16U | 2U)  /*!< EXTI_POSITION_4  | EXT
 219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10              (uint32_t)(8U  << 16U | 2U)  /*!< EXTI_POSITION_8  | EXT
 220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11              (uint32_t)(12U << 16U | 2U)  /*!< EXTI_POSITION_12 | EXT
ARM GAS  /tmp/ccVrsjnS.s 			page 9


 221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12              (uint32_t)(0U  << 16U | 3U)  /*!< EXTI_POSITION_0  | EXT
 222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13              (uint32_t)(4U  << 16U | 3U)  /*!< EXTI_POSITION_4  | EXT
 223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14              (uint32_t)(8U  << 16U | 3U)  /*!< EXTI_POSITION_8  | EXT
 224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15              (uint32_t)(12U << 16U | 3U)  /*!< EXTI_POSITION_12 | EXT
 225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP
 232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1_FZ_DBG_TIM2_STOP    /*!< TIM2 counter stoppe
 235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(TIM3)
 236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_APB1_FZ_DBG_TIM3_STOP    /*!< TIM3 counter stoppe
 237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*TIM3*/
 238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(TIM6)
 239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_APB1_FZ_DBG_TIM6_STOP    /*!< TIM6 counter stoppe
 240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*TIM6*/
 241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(TIM7)
 242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_APB1_FZ_DBG_TIM7_STOP    /*!< TIM7 counter stoppe
 243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*TIM7*/
 244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1_FZ_DBG_RTC_STOP     /*!< RTC Calendar frozen
 245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1_FZ_DBG_WWDG_STOP    /*!< Debug Window Watchd
 246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1_FZ_DBG_IWDG_STOP    /*!< Debug Independent W
 247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1_FZ_DBG_I2C1_STOP    /*!< I2C1 SMBUS timeout 
 248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(I2C2)
 249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBGMCU_APB1_FZ_DBG_I2C2_STOP    /*!< I2C2 SMBUS timeout 
 250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*I2C2*/
 251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(I2C3)
 252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1_FZ_DBG_I2C3_STOP    /*!< I2C3 SMBUS timeout 
 253:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*I2C3*/
 254:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_LPTIM1_STOP    DBGMCU_APB1_FZ_DBG_LPTIMER_STOP /*!< LPTIM1 counter stop
 255:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 256:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 257:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 258:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 259:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
 260:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 261:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 262:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(TIM22)
 263:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM22_STOP     DBGMCU_APB2_FZ_DBG_TIM22_STOP /*!< TIM22 counter stopped
 264:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*TIM22*/
 265:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM21_STOP     DBGMCU_APB2_FZ_DBG_TIM21_STOP /*!< TIM21 counter stopped
 266:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 267:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 268:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 269:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 271:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 273:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_FLASH_LATENCY_0                 ((uint32_t)0x00000000U) /*!< FLASH Zero Latency cycle */
 274:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY       /*!< FLASH One Latency cycle */
 275:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 276:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
ARM GAS  /tmp/ccVrsjnS.s 			page 10


 278:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 279:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 280:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 281:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 282:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 283:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 284:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 285:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 286:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 287:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 288:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 289:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 290:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 292:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 293:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 294:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 295:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 296:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 MEM_MODE      LL_SYSCFG_SetRemapMemory
 297:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 298:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 299:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 300:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 301:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 302:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 303:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 304:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 305:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, Memory);
 306:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 307:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 308:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 309:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 310:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 MEM_MODE      LL_SYSCFG_GetRemapMemory
 311:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 312:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 313:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 314:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 315:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 316:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 317:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 318:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE));
 319:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 320:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 321:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_UFB)
 322:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 323:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Select Flash bank mode (Bank flashed at 0x08000000)
 324:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 UFB           LL_SYSCFG_SetFlashBankMode
 325:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Bank This parameter can be one of the following values:
 326:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 327:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 328:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 329:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 330:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetFlashBankMode(uint32_t Bank)
 331:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 332:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_UFB, Bank);
 333:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 334:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
ARM GAS  /tmp/ccVrsjnS.s 			page 11


 335:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 336:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Get Flash bank mode (Bank flashed at 0x08000000)
 337:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 UFB           LL_SYSCFG_GetFlashBankMode
 338:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 339:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 340:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 341:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 342:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetFlashBankMode(void)
 343:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 344:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_UFB));
 345:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 346:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_UFB */
 347:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 348:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 349:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Get Boot mode selected by the boot pins status bits
 350:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note   It indicates the boot mode selected by the boot pins. Bit 9
 351:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         corresponds to the complement of nBOOT1 bit in the FLASH_OPTR register.
 352:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         Its value is defined in the option bytes. Bit 8 corresponds to the
 353:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         value sampled on the BOOT0 pin.
 354:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOT_MODE      LL_SYSCFG_GetBootMode
 355:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 356:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BOOTMODE_FLASH
 357:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BOOTMODE_SYSTEMFLASH
 358:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BOOTMODE_SRAM
 359:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 360:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetBootMode(void)
 361:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 362:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOT_MODE));
 363:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 364:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 365:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 366:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Firewall protection enabled
 367:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 FWDIS         LL_SYSCFG_EnableFirewall
 368:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 369:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 370:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFirewall(void)
 371:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 372:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_FWDISEN);
 373:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 374:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 375:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 376:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Check if Firewall protection is enabled or not
 377:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 FWDIS         LL_SYSCFG_IsEnabledFirewall
 378:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 379:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 380:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledFirewall(void)
 381:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 382:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return !(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_FWDISEN) == SYSCFG_CFGR2_FWDISEN);
 383:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 384:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 385:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_CAPA)
 386:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 387:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Set VLCD rail connection to optional external capacitor
 388:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note   One to three external capacitors can be connected to pads to do
 389:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         VLCD biasing.
 390:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD1 rail can be connected to PB12 or PE11(*),
 391:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD2 rail can be connected to PB2,
ARM GAS  /tmp/ccVrsjnS.s 			page 12


 392:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD3 rail can be connected to PB0 or PE12(*)
 393:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CAPA      LL_SYSCFG_SetVLCDRailConnection
 394:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  IoPinConnect This parameter can be a combination of the following values:
 395:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD1_PB12
 396:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD1_PE11(*)
 397:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD2_PB2
 398:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD3_PB0
 399:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD3_PE12(*)
 400:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 401:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 402:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 403:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 404:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetVLCDRailConnection(uint32_t IoPinConnect)
 405:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 406:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CAPA, IoPinConnect);
 407:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 408:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 409:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 410:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 411:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Get VLCD rail connection configuration
 412:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note   One to three external capacitors can be connected to pads to do
 413:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         VLCD biasing.
 414:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD1 rail can be connected to PB12 or PE11(*),
 415:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD2 rail can be connected to PB2,
 416:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD3 rail can be connected to PB0 or PE12(*)
 417:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CAPA      LL_SYSCFG_GetVLCDRailConnection
 418:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be a combination of the following values:
 419:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD1_PB12
 420:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD1_PE11(*)
 421:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD2_PB2
 422:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD3_PB0
 423:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD3_PE12(*)
 424:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 425:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 426:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 427:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetVLCDRailConnection(void)
 428:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 429:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CAPA));
 430:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 431:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif
 432:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 433:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 434:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Enable the I2C fast mode plus driving capability.
 435:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 I2C_PBx_FMP   LL_SYSCFG_EnableFastModePlus\n
 436:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_CFGR2 I2Cx_FMP      LL_SYSCFG_EnableFastModePlus
 437:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 438:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 439:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 440:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 441:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 442:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 443:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 444:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*)
 445:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 446:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 447:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 448:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
ARM GAS  /tmp/ccVrsjnS.s 			page 13


 449:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
 450:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 451:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, ConfigFastModePlus);
 452:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 453:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 454:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 455:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Disable the I2C fast mode plus driving capability.
 456:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 I2C_PBx_FMP   LL_SYSCFG_DisableFastModePlus\n
 457:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_CFGR2 I2Cx_FMP      LL_SYSCFG_DisableFastModePlus
 458:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 459:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 460:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 461:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 462:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 463:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 464:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 465:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*)
 466:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 467:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 468:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 469:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 470:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
 471:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 472:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR2, ConfigFastModePlus);
 473:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 474:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 475:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 476:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Select which pad is connected to VREFINT_ADC
 477:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 SEL_VREF_OUT  LL_SYSCFG_VREFINT_SetConnection
 478:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  IoPinConnect This parameter can be one of the following values:
 479:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_NONE
 480:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO1
 481:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO2
 482:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO1_IO2
 483:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 484:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 485:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_SetConnection(uint32_t IoPinConnect)
 486:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 487:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR3, SYSCFG_CFGR3_VREF_OUT, IoPinConnect);
 488:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 489:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 490:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 491:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Get pad connection to VREFINT_ADC
 492:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 SEL_VREF_OUT  LL_SYSCFG_VREFINT_GetConnection
 493:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 494:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_NONE
 495:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO1
 496:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO2
 497:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO1_IO2
 498:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 499:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_VREFINT_GetConnection(void)
 500:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 501:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_VREF_OUT));
 502:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 503:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 504:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 505:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for ADC enable
ARM GAS  /tmp/ccVrsjnS.s 			page 14


 506:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note   The VrefInit buffer to ADC through internal path is also
 507:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         enabled using function LL_ADC_SetCommonPathInternalCh()
 508:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         with parameter LL_ADC_PATH_INTERNAL_VREFINT
 509:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_VREFINT_ADC   LL_SYSCFG_VREFINT_EnableADC
 510:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 511:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 512:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_EnableADC(void)
 513:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 514:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUF_VREFINT_ADC);
 515:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 516:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 517:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 518:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for ADC disable
 519:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_VREFINT_ADC   LL_SYSCFG_VREFINT_DisableADC
 520:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 521:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 522:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_DisableADC(void)
 523:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 524:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUF_VREFINT_ADC);
 525:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 526:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 527:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 528:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate temperature sensor reference for ADC enable
 529:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_SENSOR_ADC    LL_SYSCFG_TEMPSENSOR_Enable
 530:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 531:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 532:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_TEMPSENSOR_Enable(void)
 533:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 534:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUF_SENSOR_ADC);
 535:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 536:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 537:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 538:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate temperature sensor reference for ADC disable
 539:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_SENSOR_ADC    LL_SYSCFG_TEMPSENSOR_Disable
 540:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 541:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 542:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_TEMPSENSOR_Disable(void)
 543:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 544:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUF_SENSOR_ADC);
 545:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 546:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 547:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 548:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for comparator enable
 549:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_VREFINT_COMP  LL_SYSCFG_VREFINT_EnableCOMP
 550:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 551:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 552:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_EnableCOMP(void)
 553:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 554:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP);
 555:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 556:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 557:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 558:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for comparator disable
 559:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_VREFINT_COMP  LL_SYSCFG_VREFINT_DisableCOMP
 560:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 561:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 562:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_DisableCOMP(void)
ARM GAS  /tmp/ccVrsjnS.s 			page 15


 563:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 564:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP);
 565:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 566:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 567:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined (RCC_HSI48_SUPPORT)
 568:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 569:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for HSI48 oscillator enable
 570:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENREF_HSI48         LL_SYSCFG_VREFINT_EnableHSI48
 571:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 572:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 573:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_EnableHSI48(void)
 574:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 575:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENREF_HSI48);
 576:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 577:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 578:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 579:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for HSI48 oscillator disable
 580:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENREF_HSI48         LL_SYSCFG_VREFINT_DisableHSI48
 581:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 582:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 583:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_DisableHSI48(void)
 584:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 585:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENREF_HSI48);
 586:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 587:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif
 588:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 589:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 590:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Check if VREFINT is ready or not
 591:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note   When set, it indicates that VREFINT is available for BOR, PVD and LCD
 592:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 VREFINT_RDYF        LL_SYSCFG_VREFINT_IsReady
 593:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 594:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 595:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_VREFINT_IsReady(void)
 596:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 597:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_VREFINT_RDYF) == SYSCFG_CFGR3_VREFINT_RDYF);
 598:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 599:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 600:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 601:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Lock the whole content of SYSCFG_CFGR3 register
 602:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note   After SYSCFG_CFGR3 register lock, only read access available.
 603:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         Only system hardware reset unlocks SYSCFG_CFGR3 register.
 604:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 REF_LOCK            LL_SYSCFG_VREFINT_Lock
 605:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 606:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 607:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_Lock(void)
 608:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 609:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_REF_LOCK);
 610:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 611:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 612:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 613:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Check if SYSCFG_CFGR3 register is locked (only read access) or not
 614:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note   When set, it indicates that SYSCFG_CFGR3 register is locked, only read access available
 615:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 REF_LOCK              LL_SYSCFG_VREFINT_IsLocked
 616:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 617:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 618:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_VREFINT_IsLocked(void)
 619:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
ARM GAS  /tmp/ccVrsjnS.s 			page 16


 620:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_REF_LOCK) == SYSCFG_CFGR3_REF_LOCK);
 621:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 622:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 623:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 624:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
 625:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTI0         LL_SYSCFG_SetEXTISource\n
 626:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI1         LL_SYSCFG_SetEXTISource\n
 627:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI2         LL_SYSCFG_SetEXTISource\n
 628:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI3         LL_SYSCFG_SetEXTISource\n
 629:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI4         LL_SYSCFG_SetEXTISource\n
 630:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI5         LL_SYSCFG_SetEXTISource\n
 631:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI6         LL_SYSCFG_SetEXTISource\n
 632:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI7         LL_SYSCFG_SetEXTISource\n
 633:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI8         LL_SYSCFG_SetEXTISource\n
 634:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI9         LL_SYSCFG_SetEXTISource\n
 635:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI10        LL_SYSCFG_SetEXTISource\n
 636:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI11        LL_SYSCFG_SetEXTISource\n
 637:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI12        LL_SYSCFG_SetEXTISource\n
 638:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI13        LL_SYSCFG_SetEXTISource\n
 639:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI14        LL_SYSCFG_SetEXTISource\n
 640:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI15        LL_SYSCFG_SetEXTISource
 641:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
 642:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 643:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 644:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 645:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD (*)
 646:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE (*)
 647:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH (*)
 648:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 649:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 650:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 651:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 652:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 653:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 654:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 655:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 656:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 657:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 658:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 659:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 660:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 661:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 662:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 663:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 664:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 665:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 666:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 667:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 668:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 669:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
 670:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 671:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], SYSCFG_EXTICR1_EXTI0 << (Line >> 16U), Port << (Line >> 
 672:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 673:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 674:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 675:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Get the configured defined for specific EXTI Line
 676:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTI0         LL_SYSCFG_SetEXTISource\n
ARM GAS  /tmp/ccVrsjnS.s 			page 17


 677:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI1         LL_SYSCFG_SetEXTISource\n
 678:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI2         LL_SYSCFG_SetEXTISource\n
 679:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI3         LL_SYSCFG_SetEXTISource\n
 680:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI4         LL_SYSCFG_SetEXTISource\n
 681:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI5         LL_SYSCFG_SetEXTISource\n
 682:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI6         LL_SYSCFG_SetEXTISource\n
 683:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI7         LL_SYSCFG_SetEXTISource\n
 684:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI8         LL_SYSCFG_SetEXTISource\n
 685:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI9         LL_SYSCFG_SetEXTISource\n
 686:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI10        LL_SYSCFG_SetEXTISource\n
 687:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI11        LL_SYSCFG_SetEXTISource\n
 688:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI12        LL_SYSCFG_SetEXTISource\n
 689:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI13        LL_SYSCFG_SetEXTISource\n
 690:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI14        LL_SYSCFG_SetEXTISource\n
 691:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI15        LL_SYSCFG_SetEXTISource
 692:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 693:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 694:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 695:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 696:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 697:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 698:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 699:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 700:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 701:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 702:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 703:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 704:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 705:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 706:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 707:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 708:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 709:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 710:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 711:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 712:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 713:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD (*)
 714:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE (*)
 715:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH (*)
 716:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 717:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 718:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 719:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
 720:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 721:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFFU], (SYSCFG_EXTICR1_EXTI0 << (Line >> 16U)))
 722:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 723:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 724:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 725:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 726:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 727:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 728:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 729:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 730:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
 731:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 732:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 733:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
ARM GAS  /tmp/ccVrsjnS.s 			page 18


 734:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 735:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Return the device identifier
 736:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
 737:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0x7FF (ex: L053 -> 0x417, L073 -> 0x447)
 738:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 739:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
 740:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 741:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 742:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 743:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 744:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 745:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Return the device revision identifier
 746:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note This field indicates the revision of the device.
 747:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
 748:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
 749:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 750:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
 751:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 752:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_REVID_POSITION);
 753:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 754:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 755:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 756:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
 757:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
 758:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 759:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 760:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
 761:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 762:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 763:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 764:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 766:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
 767:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
 768:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 769:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 770:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
 771:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 772:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 773:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 774:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 775:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 776:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
 777:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
 778:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 779:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 780:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
 781:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 782:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 783:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 784:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 785:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 786:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
 787:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
 788:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 789:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 790:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
ARM GAS  /tmp/ccVrsjnS.s 			page 19


 791:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 792:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 793:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 794:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 795:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 796:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
 797:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
 798:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 799:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 800:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
 801:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 802:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 803:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 804:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 805:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 806:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
 807:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
 808:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 809:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 810:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
 811:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 812:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 813:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 814:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 815:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 816:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group1 peripherals)
 817:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll APB1FZ      DBG_TIM2_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 818:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_TIM3_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 819:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_TIM6_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 820:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_TIM7_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 821:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_RTC_STOP      LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 822:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_WWDG_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 823:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_IWDG_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 824:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_I2C1_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 825:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_I2C2_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 826:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_I2C3_STOP     LL_DBGMCU_APB1_GRP1_FreezePeriph\n
 827:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_LPTIMER_STOP  LL_DBGMCU_APB1_GRP1_FreezePeriph
 828:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 829:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
 830:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
 831:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*)
 832:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
 833:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
 834:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
 835:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
 836:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
 837:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
 838:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP (*)
 839:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
 840:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 841:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 842:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 843:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 844:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
 845:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 846:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZ, Periphs);
 847:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
ARM GAS  /tmp/ccVrsjnS.s 			page 20


 848:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 849:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 850:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group1 peripherals)
 851:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll APB1FZ      DBG_TIM2_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 852:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_TIM3_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 853:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_TIM6_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 854:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_TIM7_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 855:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_RTC_STOP      LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 856:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_WWDG_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 857:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_IWDG_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 858:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_I2C1_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 859:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_I2C2_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 860:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_I2C3_STOP     LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
 861:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB1FZ      DBG_LPTIMER_STOP  LL_DBGMCU_APB1_GRP1_UnFreezePeriph
 862:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 863:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
 864:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
 865:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*)
 866:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
 867:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
 868:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
 869:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
 870:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
 871:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
 872:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP (*)
 873:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
 874:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 875:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 876:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 877:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 878:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
 879:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 880:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZ, Periphs);
 881:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 882:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 883:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 884:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Freeze APB2 peripherals
 885:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll APB2FZ      DBG_TIM22_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph\n
 886:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB2FZ      DBG_TIM21_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph
 887:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 888:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM22_STOP (*)
 889:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM21_STOP
 890:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 891:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 892:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 893:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 894:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
 895:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 896:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(DBGMCU->APB2FZ, Periphs);
 897:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 898:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 899:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 900:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Unfreeze APB2 peripherals
 901:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll APB2FZ      DBG_TIM22_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
 902:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         APB2FZ      DBG_TIM21_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph
 903:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
 904:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM22_STOP (*)
ARM GAS  /tmp/ccVrsjnS.s 			page 21


 905:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM21_STOP
 906:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 907:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 908:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 909:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 910:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
 911:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 912:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB2FZ, Periphs);
 913:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 914:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 915:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 916:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 917:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 918:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 919:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH
 920:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 921:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 922:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 923:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 924:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Set FLASH Latency
 925:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
 926:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Latency This parameter can be one of the following values:
 927:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
 928:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
 929:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 930:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 931:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
 932:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 933:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
  62              		.loc 2 933 0
  63 0002 284B     		ldr	r3, .L8
  64 0004 1A68     		ldr	r2, [r3]
  65 0006 0121     		movs	r1, #1
  66 0008 8A43     		bics	r2, r1
  67 000a 1A60     		str	r2, [r3]
  68              	.LVL2:
  69              	.LBE31:
  70              	.LBE30:
  71              	.LBB32:
  72              	.LBB33:
 934:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 935:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 936:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 937:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Get FLASH Latency
 938:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_GetLatency
 939:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 940:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
 941:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
 942:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 943:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
 944:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 945:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
  73              		.loc 2 945 0
  74 000c 1B68     		ldr	r3, [r3]
  75              	.LBE33:
  76              	.LBE32:
 125:Src/main.c    ****   {
ARM GAS  /tmp/ccVrsjnS.s 			page 22


  77              		.loc 1 125 0
  78 000e 1942     		tst	r1, r3
  79 0010 44D1     		bne	.L7
  80              	.LVL3:
  81              	.LBB34:
  82              	.LBB35:
  83              		.file 3 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h"
   1:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @file    stm32l0xx_ll_pwr.h
   4:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief   Header file of PWR LL module.
   6:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   ******************************************************************************
   7:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @attention
   8:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *
   9:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  10:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *
  11:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * Redistribution and use in source and binary forms, with or without modification,
  12:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * are permitted provided that the following conditions are met:
  13:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  14:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *      this list of conditions and the following disclaimer.
  15:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  16:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *      this list of conditions and the following disclaimer in the documentation
  17:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *      and/or other materials provided with the distribution.
  18:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  19:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *      may be used to endorse or promote products derived from this software
  20:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *      without specific prior written permission.
  21:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *
  22:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *
  33:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   ******************************************************************************
  34:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
  35:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
  36:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #ifndef __STM32L0xx_LL_PWR_H
  38:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define __STM32L0xx_LL_PWR_H
  39:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
  40:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #ifdef __cplusplus
  41:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** extern "C" {
  42:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #endif
  43:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
  44:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /* Includes ------------------------------------------------------------------*/
  45:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #include "stm32l0xx.h"
  46:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
  47:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @addtogroup STM32L0xx_LL_Driver
  48:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
  49:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
  50:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
ARM GAS  /tmp/ccVrsjnS.s 			page 23


  51:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #if defined(PWR)
  52:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
  53:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL PWR
  54:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
  55:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
  56:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
  57:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /* Private types -------------------------------------------------------------*/
  58:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /* Private variables ---------------------------------------------------------*/
  59:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /* Private constants ---------------------------------------------------------*/
  60:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /* Private macros ------------------------------------------------------------*/
  61:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /* Exported types ------------------------------------------------------------*/
  62:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /* Exported constants --------------------------------------------------------*/
  63:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Constants PWR Exported Constants
  64:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
  65:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
  66:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
  67:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines
  68:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_WriteReg function
  69:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
  70:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
  71:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CR_CSBF                     PWR_CR_CSBF            /*!< Clear standby flag */
  72:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CR_CWUF                     PWR_CR_CWUF            /*!< Clear wakeup flag */
  73:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
  74:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
  75:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
  76:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
  77:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines
  78:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_ReadReg function
  79:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
  80:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
  81:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_WUF                     PWR_CSR_WUF            /*!< Wakeup flag */
  82:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_SBF                     PWR_CSR_SBF            /*!< Standby flag */
  83:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #if defined(PWR_PVD_SUPPORT)
  84:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_PVDO                    PWR_CSR_PVDO           /*!< Power voltage detector outpu
  85:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #endif /* PWR_PVD_SUPPORT */
  86:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #if defined(PWR_CSR_VREFINTRDYF)
  87:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_VREFINTRDYF             PWR_CSR_VREFINTRDYF    /*!< VREFINT ready flag */
  88:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #endif /* PWR_CSR_VREFINTRDYF */
  89:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_VOS                     PWR_CSR_VOSF           /*!< Voltage scaling select flag 
  90:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_REGLPF                  PWR_CSR_REGLPF         /*!< Regulator low power flag */
  91:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP1                   PWR_CSR_EWUP1          /*!< Enable WKUP pin 1 */
  92:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP2                   PWR_CSR_EWUP2          /*!< Enable WKUP pin 2 */
  93:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP3)
  94:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP3                   PWR_CSR_EWUP3          /*!< Enable WKUP pin 3 */
  95:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP3 */
  96:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
  97:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
  98:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
  99:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_VOLTAGE Regulator Voltage
 101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
 102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE1         (PWR_CR_VOS_0)                   /*!< 1.8V (range 1) */
 104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE2         (PWR_CR_VOS_1)                   /*!< 1.5V (range 2) */
 105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE3         (PWR_CR_VOS_0 | PWR_CR_VOS_1)    /*!< 1.2V (range 3) */
 106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
ARM GAS  /tmp/ccVrsjnS.s 			page 24


 108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_MODE_PWR Mode Power
 111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
 112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_MODE_STOP                      0x00000000U                    /*!< Enter Stop mode w
 114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_MODE_STANDBY                   (PWR_CR_PDDS)                  /*!< Enter Standby mod
 115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
 117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_MODE_LP_MODES  Regulator Mode In Low Power Modes
 120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
 121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_REGU_LPMODES_MAIN           0x00000000U        /*!< Voltage regulator in main mode d
 123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_REGU_LPMODES_LOW_POWER      (PWR_CR_LPSDSR)    /*!< Voltage regulator in low-power m
 124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
 126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #if defined(PWR_CR_LPDS)
 128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_MODE_DS_MODE  Regulator Mode In Deep Sleep Mode
 129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****  * @{
 130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****  */
 131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_REGU_DSMODE_MAIN        0x00000000U           /*!< Voltage regulator in main mode du
 132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_REGU_DSMODE_LOW_POWER   (PWR_CR_LPDS)         /*!< Voltage regulator in low-power mo
 133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
 135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #endif /* PWR_CR_LPDS */
 137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #if defined(PWR_PVD_SUPPORT)
 139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_PVDLEVEL Power Voltage Detector Level
 140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
 141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_0                  (PWR_CR_PLS_LEV0)      /*!< Voltage threshold detected b
 143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_1                  (PWR_CR_PLS_LEV1)      /*!< Voltage threshold detected b
 144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_2                  (PWR_CR_PLS_LEV2)      /*!< Voltage threshold detected b
 145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_3                  (PWR_CR_PLS_LEV3)      /*!< Voltage threshold detected b
 146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_4                  (PWR_CR_PLS_LEV4)      /*!< Voltage threshold detected b
 147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_5                  (PWR_CR_PLS_LEV5)      /*!< Voltage threshold detected b
 148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_6                  (PWR_CR_PLS_LEV6)      /*!< Voltage threshold detected b
 149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_7                  (PWR_CR_PLS_LEV7)      /*!< External input analog voltag
 150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
 152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #endif /* PWR_PVD_SUPPORT */
 154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_WAKEUP_PIN  Wakeup Pins
 155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
 156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN1                 (PWR_CSR_EWUP1)        /*!< WKUP pin 1 : PA0 */
 158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN2                 (PWR_CSR_EWUP2)        /*!< WKUP pin 2 : PC13 */
 159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP3)
 160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN3                 (PWR_CSR_EWUP3)        /*!< WKUP pin 3 : PE6 or PA2 acco
 161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP3 */
 162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
 164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
ARM GAS  /tmp/ccVrsjnS.s 			page 25


 165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
 168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /* Exported macro ------------------------------------------------------------*/
 172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Macros PWR Exported Macros
 173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
 174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EM_WRITE_READ Common write and read registers Macros
 177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
 178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief  Write a value in PWR register
 182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @param  __REG__ Register to be written
 183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @param  __VALUE__ Value to be written in the register
 184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @retval None
 185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__))
 187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief  Read a value in PWR register
 190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @param  __REG__ Register to be read
 191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @retval Register value
 192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** #define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__)
 194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
 196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @}
 200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /* Exported functions --------------------------------------------------------*/
 203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Functions PWR Exported Functions
 204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
 205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /** @defgroup PWR_LL_EF_Configuration Configuration
 208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @{
 209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief  Switch the regulator from main mode to low-power mode
 212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @rmtoll CR    LPRUN       LL_PWR_EnableLowPowerRunMode
 213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @note   Remind to set the regulator to low power before enabling
 214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         LowPower run mode (bit @ref LL_PWR_REGU_LPMODES_LOW_POWER).
 215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @retval None
 216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableLowPowerRunMode(void)
 218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** {
 219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_LPRUN);
 220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** }
 221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
ARM GAS  /tmp/ccVrsjnS.s 			page 26


 222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief  Switch the regulator from low-power mode to main mode
 224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @rmtoll CR    LPRUN       LL_PWR_DisableLowPowerRunMode
 225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @retval None
 226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableLowPowerRunMode(void)
 228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** {
 229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_LPRUN);
 230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** }
 231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief  Check if the regulator is in low-power mode
 234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @rmtoll CR    LPRUN       LL_PWR_IsEnabledLowPowerRunMode
 235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRunMode(void)
 238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** {
 239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   return (READ_BIT(PWR->CR, PWR_CR_LPRUN) == (PWR_CR_LPRUN));
 240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** }
 241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief  Set voltage regulator to low-power and switch from 
 244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         run main mode to run low-power mode.
 245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @rmtoll CR    LPSDSR       LL_PWR_EnterLowPowerRunMode\n
 246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         CR    LPRUN        LL_PWR_EnterLowPowerRunMode
 247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @note   This "high level" function is introduced to provide functional
 248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         compatibility with other families. Notice that the two registers
 249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         have to be written sequentially, so this function is not atomic.
 250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         To assure atomicity you can call separately the following functions:
 251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         - @ref LL_PWR_SetRegulModeLP(@ref LL_PWR_REGU_LPMODES_LOW_POWER);
 252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         - @ref LL_PWR_EnableLowPowerRunMode();
 253:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @retval None
 254:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 255:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnterLowPowerRunMode(void)
 256:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** {
 257:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_LPSDSR); /* => LL_PWR_SetRegulModeLP(LL_PWR_REGU_LPMODES_LOW_POWER) */
 258:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_LPRUN);  /* => LL_PWR_EnableLowPowerRunMode() */
 259:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** }
 260:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** 
 261:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 262:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief  Set voltage regulator to main and switch from 
 263:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         run main mode to low-power mode.
 264:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @rmtoll CR    LPSDSR       LL_PWR_ExitLowPowerRunMode\n
 265:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         CR    LPRUN        LL_PWR_ExitLowPowerRunMode
 266:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @note   This "high level" function is introduced to provide functional   
 267:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         compatibility with other families. Notice that the two registers 
 268:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         have to be written sequentially, so this function is not atomic.
 269:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         To assure atomicity you can call separately the following functions:
 270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         - @ref LL_PWR_DisableLowPowerRunMode();
 271:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         - @ref LL_PWR_SetRegulModeLP(@ref LL_PWR_REGU_LPMODES_MAIN);
 272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @retval None
 273:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 274:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_ExitLowPowerRunMode(void)
 275:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** {
 276:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_LPRUN);   /* => LL_PWR_DisableLowPowerRunMode() */
 277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_LPSDSR);  /* => LL_PWR_SetRegulModeLP(LL_PWR_REGU_LPMODES_MAIN) */
 278:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** }
ARM GAS  /tmp/ccVrsjnS.s 			page 27


 279:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** /**
 280:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @brief  Set the main internal regulator output voltage
 281:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @rmtoll CR    VOS       LL_PWR_SetRegulVoltageScaling
 282:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @param  VoltageScaling This parameter can be one of the following values:
 283:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
 284:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 285:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
 286:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   * @retval None
 287:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   */
 288:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
 289:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h **** {
 290:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_pwr.h ****   MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
  84              		.loc 3 290 0
  85 0012 2549     		ldr	r1, .L8+4
  86 0014 0B68     		ldr	r3, [r1]
  87 0016 254A     		ldr	r2, .L8+8
  88 0018 1A40     		ands	r2, r3
  89 001a 8023     		movs	r3, #128
  90 001c 1B01     		lsls	r3, r3, #4
  91 001e 1343     		orrs	r3, r2
  92 0020 0B60     		str	r3, [r1]
  93              	.LVL4:
  94              	.LBE35:
  95              	.LBE34:
  96              	.LBB36:
  97              	.LBB37:
  98              		.file 4 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h"
   1:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @file    stm32l0xx_ll_rcc.h
   4:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @attention
   8:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *
   9:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  10:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *
  11:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * Redistribution and use in source and binary forms, with or without modification,
  12:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * are permitted provided that the following conditions are met:
  13:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  14:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *      this list of conditions and the following disclaimer.
  15:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  16:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *      this list of conditions and the following disclaimer in the documentation
  17:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *      and/or other materials provided with the distribution.
  18:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  19:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *      may be used to endorse or promote products derived from this software
  20:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *      without specific prior written permission.
  21:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *
  22:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
ARM GAS  /tmp/ccVrsjnS.s 			page 28


  31:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *
  33:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   ******************************************************************************
  34:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  35:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  36:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #ifndef __STM32L0xx_LL_RCC_H
  38:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define __STM32L0xx_LL_RCC_H
  39:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  40:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #ifdef __cplusplus
  41:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** extern "C" {
  42:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif
  43:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  44:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  45:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #include "stm32l0xx.h"
  46:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  47:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @addtogroup STM32L0xx_LL_Driver
  48:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
  49:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  50:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  51:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC)
  52:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  53:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  54:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
  55:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  56:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  57:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  58:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  59:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Variables RCC Private Variables
  60:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
  61:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  62:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  63:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
  64:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
  65:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  66:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  67:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  68:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Constants RCC Private Constants
  69:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
  70:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  71:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Defines used for the bit position in the register and perform offsets*/
  72:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define RCC_POSITION_HPRE       (uint32_t)4U  /*!< field position in register RCC_CFGR */
  73:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define RCC_POSITION_PPRE1      (uint32_t)8U  /*!< field position in register RCC_CFGR */
  74:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define RCC_POSITION_PPRE2      (uint32_t)11U /*!< field position in register RCC_CFGR */
  75:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define RCC_POSITION_PLLDIV     (uint32_t)22U /*!< field position in register RCC_CFGR */
  76:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define RCC_POSITION_PLLMUL     (uint32_t)18U /*!< field position in register RCC_CFGR */
  77:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define RCC_POSITION_HSICAL     (uint32_t)0U  /*!< field position in register RCC_ICSCR */
  78:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define RCC_POSITION_HSITRIM    (uint32_t)8U  /*!< field position in register RCC_ICSCR */
  79:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define RCC_POSITION_MSIRANGE   (uint32_t)13U /*!< field position in register RCC_ICSCR */
  80:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define RCC_POSITION_MSICAL     (uint32_t)16U /*!< field position in register RCC_ICSCR */
  81:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define RCC_POSITION_MSITRIM    (uint32_t)24U /*!< field position in register RCC_ICSCR */
  82:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
  83:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define RCC_POSITION_HSI48CAL   (uint32_t)8U  /*!< field position in register RCC_CRRCR */
  84:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
  85:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  86:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
  87:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
ARM GAS  /tmp/ccVrsjnS.s 			page 29


  88:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  89:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
  90:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  91:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  92:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  93:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
  94:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  95:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
  96:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
  97:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
  98:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  99:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
 100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
 102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
 106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
 111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** typedef struct
 113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
 115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
 116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
 117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   uint32_t PCLK2_Frequency;         /*!< PCLK2 clock frequency */
 118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
 119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
 130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
 131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
 135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
 136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
 137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *           HW set-up.
 138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define HSE_VALUE    ((uint32_t)8000000U)  /*!< Value of the HSE oscillator in Hz */
 142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* HSE_VALUE */
 143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
ARM GAS  /tmp/ccVrsjnS.s 			page 30


 145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define HSI_VALUE    ((uint32_t)16000000U) /*!< Value of the HSI oscillator in Hz */
 146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* HSI_VALUE */
 147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LSE_VALUE    ((uint32_t)32768U)    /*!< Value of the LSE oscillator in Hz */
 150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* LSE_VALUE */
 151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LSI_VALUE    ((uint32_t)37000U)    /*!< Value of the LSI oscillator in Hz */
 154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* LSI_VALUE */
 155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if !defined  (HSI48_VALUE)
 158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define HSI48_VALUE  ((uint32_t)48000000U) /*!< Value of the HSI48 oscillator in Hz */
 159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* HSI48_VALUE */
 160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_LSIRDYC                RCC_CICR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
 170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_MSIRDYC                RCC_CICR_MSIRDYC     /*!< MSI Ready Interrupt Clear */
 175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_HSI48RDYC               RCC_CICR_HSI48RDYC  /*!< HSI48 Ready Interrupt Clear */
 177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     /*!< LSE Clock Security System Inte
 179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        /*!< Clock Security System Interrup
 180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_LSIRDYF                RCC_CIFR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     /*!< LSE Ready Interrupt flag */
 190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     /*!< HSE Ready Interrupt flag */
 192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     /*!< PLL Ready Interrupt flag */
 193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_MSIRDYF                RCC_CIFR_MSIRDYF     /*!< MSI Ready Interrupt flag */
 194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_HSI48RDYF               RCC_CIFR_HSI48RDYF  /*!< HSI48 Ready Interrupt flag */
 196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF    /*!< LSE Clock Security System Inter
 198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF       /*!< Clock Security System Interrupt
 199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_FWRSTF                 RCC_CSR_FWRSTF          /*!< Firewall reset flag */
 200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                RCC_CSR_OBLRSTF         /*!< OBL reset flag */
 201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                RCC_CSR_PINRSTF         /*!< PIN reset flag */
ARM GAS  /tmp/ccVrsjnS.s 			page 31


 202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_PORRSTF                RCC_CSR_PORRSTF         /*!< POR/PDR reset flag */
 203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                RCC_CSR_SFTRSTF         /*!< Software Reset flag */
 204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF               RCC_CSR_IWDGRSTF        /*!< Independent Watchdog reset f
 205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF               RCC_CSR_WWDGRSTF        /*!< Window watchdog reset flag *
 206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF               RCC_CSR_LPWRRSTF        /*!< Low-Power reset flag */
 207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_LSIRDYIE               RCC_CIER_LSIRDYIE      /*!< LSI Ready Interrupt Enable *
 216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      /*!< LSE Ready Interrupt Enable *
 217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      /*!< HSI Ready Interrupt Enable *
 218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      /*!< HSE Ready Interrupt Enable *
 219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      /*!< PLL Ready Interrupt Enable *
 220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_MSIRDYIE               RCC_CIER_MSIRDYIE      /*!< MSI Ready Interrupt Enable *
 221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_HSI48RDYIE              RCC_CIER_HSI48RDYIE   /*!< HSI48 Ready Interrupt Enable
 223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_CIER_LSECSSIE               RCC_CIER_LSECSSIE      /*!< LSE CSS Interrupt Enable */
 225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
 230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                ((uint32_t)0x00000000U) /*!< Xtal mode lower driving cap
 233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_CSR_LSEDRV_0 /*!< Xtal mode medium low driving capab
 234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_CSR_LSEDRV_1 /*!< Xtal mode medium high driving capa
 235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_CSR_LSEDRV   /*!< Xtal mode higher driving capabilit
 236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_HSE_DIV RTC HSE Prescaler
 241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_2               (uint32_t)0x00000000U/*!< HSE is divided by 2 for RTC cl
 244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_4               RCC_CR_RTCPRE_0      /*!< HSE is divided by 4 for RTC cl
 245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_8               RCC_CR_RTCPRE_1      /*!< HSE is divided by 8 for RTC cl
 246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_16              RCC_CR_RTCPRE        /*!< HSE is divided by 16 for RTC c
 247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MSIRANGE  MSI clock ranges
 252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 253:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 254:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_0                  RCC_ICSCR_MSIRANGE_0  /*!< MSI = 65.536 KHz */
 255:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_1                  RCC_ICSCR_MSIRANGE_1  /*!< MSI = 131.072 KHz*/
 256:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_2                  RCC_ICSCR_MSIRANGE_2  /*!< MSI = 262.144 KHz */
 257:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_3                  RCC_ICSCR_MSIRANGE_3  /*!< MSI = 524.288 KHz */
 258:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_4                  RCC_ICSCR_MSIRANGE_4  /*!< MSI = 1.048 MHz */
ARM GAS  /tmp/ccVrsjnS.s 			page 32


 259:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_5                  RCC_ICSCR_MSIRANGE_5  /*!< MSI = 2.097 MHz */
 260:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_6                  RCC_ICSCR_MSIRANGE_6  /*!< MSI = 4.194 MHz */
 261:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 262:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 263:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 264:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 265:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 266:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 267:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 268:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_MSI           RCC_CFGR_SW_MSI    /*!< MSI selection as system clock */
 269:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    /*!< HSI selection as system clock */
 270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    /*!< HSE selection as system clock */
 271:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    /*!< PLL selection as system clock */
 272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 273:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 274:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 275:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 276:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 278:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 279:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_MSI    RCC_CFGR_SWS_MSI   /*!< MSI used as system clock */
 280:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
 281:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
 282:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
 283:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 284:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 285:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 286:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 287:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 288:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 289:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 290:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
 291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
 292:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
 293:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
 294:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
 295:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
 296:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
 297:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
 298:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
 299:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 300:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 301:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 302:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 303:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 304:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 305:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 306:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
 307:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
 308:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
 309:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
 310:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
 311:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 312:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 313:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 314:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 315:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
ARM GAS  /tmp/ccVrsjnS.s 			page 33


 316:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 317:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 318:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  /*!< HCLK not divided */
 319:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  /*!< HCLK divided by 2 */
 320:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  /*!< HCLK divided by 4 */
 321:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  /*!< HCLK divided by 8 */
 322:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 /*!< HCLK divided by 16 */
 323:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 324:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 325:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 326:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 327:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_STOP_WAKEUPCLOCK  Wakeup from Stop and CSS backup clock selection
 328:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 329:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 330:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_MSI        ((uint32_t)0x00000000U) /*!< MSI selection after wake-up
 331:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_HSI        RCC_CFGR_STOPWUCK       /*!< HSI selection after wake-up
 332:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 333:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 334:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 335:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 336:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 337:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 338:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 339:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          RCC_CFGR_MCOSEL_NOCLOCK      /*!< MCO output disabled, n
 340:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_SYSCLK       /*!< SYSCLK selection as MC
 341:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              RCC_CFGR_MCOSEL_HSI          /*!< HSI selection as MCO s
 342:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_MSI              RCC_CFGR_MCOSEL_MSI          /*!< MSI selection as MCO s
 343:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_HSE          /*!< HSE selection as MCO s
 344:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI              RCC_CFGR_MCOSEL_LSI          /*!< LSI selection as MCO s
 345:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              RCC_CFGR_MCOSEL_LSE          /*!< LSE selection as MCO s
 346:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOSEL_HSI48)
 347:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI48            RCC_CFGR_MCOSEL_HSI48        /*!< HSI48 selection as MCO
 348:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOSEL_HSI48 */
 349:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           RCC_CFGR_MCOSEL_PLL          /*!< PLLCLK selection as MC
 350:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 351:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 352:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 353:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 354:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 355:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 356:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 357:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  RCC_CFGR_MCOPRE_DIV1  /*!< MCO Clock divided by 1  */
 358:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2  /*!< MCO Clock divided by 2  */
 359:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4  /*!< MCO Clock divided by 4  */
 360:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8  /*!< MCO Clock divided by 8  */
 361:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16 /*!< MCO Clock divided by 16 */
 362:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 363:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 364:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 365:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 366:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 367:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 368:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 369:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         (uint32_t)0x00000000U      /*!< No clock enabled for the
 370:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         (uint32_t)0xFFFFFFFFU      /*!< Frequency cannot be prov
 371:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 372:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
ARM GAS  /tmp/ccVrsjnS.s 			page 34


 373:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 374:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 375:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 376:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1_CLKSOURCE  Peripheral USART clock source selection
 377:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 378:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 379:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_USART1SEL)
 380:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK2      (uint32_t)((RCC_CCIPR_USART1SEL << 16U) | 0x00000000U)  
 381:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USAR
 382:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI        (uint32_t)((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USAR
 383:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE        (uint32_t)((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USAR
 384:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CCIPR_USART1SEL */
 385:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_PCLK1      (uint32_t)((RCC_CCIPR_USART2SEL << 16U) | 0x00000000U)  
 386:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USAR
 387:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_HSI        (uint32_t)((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USAR
 388:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_LSE        (uint32_t)((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USAR
 389:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 390:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 391:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 392:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 393:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 394:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 395:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1_CLKSOURCE  Peripheral LPUART clock source selection
 396:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 397:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 398:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_PCLK1     (uint32_t)0x00000000U   /*!< PCLK1 selected as LPUART1 c
 399:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0  /*!< SYSCLK selected as LPUART1 
 400:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1  /*!< HSI selected as LPUART1 clo
 401:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL    /*!< LSE selected as LPUART1 clo
 402:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 403:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 404:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 405:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 406:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1_CLKSOURCE  Peripheral I2C clock source selection
 407:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 408:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 409:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C1SEL << 4U) | (0x00000000U >> 4
 410:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C1SEL << 4U) | (RCC_CCIPR_I2C1SE
 411:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C1SEL << 4U) | (RCC_CCIPR_I2C1SE
 412:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_I2C3SEL)
 413:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C3SEL << 4U) | (0x00000000U >> 4
 414:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C3SEL << 4U) | (RCC_CCIPR_I2C3SE
 415:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C3SEL << 4U) | (RCC_CCIPR_I2C3SE
 416:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /*RCC_CCIPR_I2C3SEL*/
 417:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 418:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 419:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 420:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 421:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1_CLKSOURCE  Peripheral LPTIM clock source selection
 422:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 423:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 424:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      (uint32_t)(0x00000000U)          /*!< PCLK1 selected as 
 425:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSI        (uint32_t)RCC_CCIPR_LPTIM1SEL_0  /*!< LSI selected as LP
 426:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_HSI        (uint32_t)RCC_CCIPR_LPTIM1SEL_1  /*!< HSI selected as LP
 427:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSE        (uint32_t)RCC_CCIPR_LPTIM1SEL    /*!< LSE selected as LP
 428:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 429:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
ARM GAS  /tmp/ccVrsjnS.s 			page 35


 430:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 431:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 432:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_HSI48SEL)
 433:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 434:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RNG)
 435:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_CLKSOURCE  Peripheral RNG clock source selection
 436:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 437:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 438:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_PLL           (uint32_t)(0x00000000U)          /*!< PLL selected as RN
 439:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_HSI48         (uint32_t)(RCC_CCIPR_HSI48SEL)   /*!< HSI48 selected as 
 440:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 441:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 442:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 443:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RNG */
 444:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(USB)
 445:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE  Peripheral USB clock source selection
 446:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 447:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 448:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL           (uint32_t)(0x00000000U)          /*!< PLL selected as US
 449:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_HSI48         (uint32_t)(RCC_CCIPR_HSI48SEL)   /*!< HSI48 selected as 
 450:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 451:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 452:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 453:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 454:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* USB */
 455:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CCIPR_HSI48SEL */
 456:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 457:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 458:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1 Peripheral USART get clock source
 459:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 460:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 461:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_USART1SEL)
 462:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL    /*!< USART1 clock source selectio
 463:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CCIPR_USART1SEL */
 464:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE            RCC_CCIPR_USART2SEL    /*!< USART2 clock source selectio
 465:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 466:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 467:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 468:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 469:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 470:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1 Peripheral LPUART get clock source
 471:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 472:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 473:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL   /*!< LPUART1 clock source selecti
 474:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 475:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 476:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 477:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 478:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1 Peripheral I2C get clock source
 479:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 480:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 481:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE              RCC_CCIPR_I2C1SEL   /*!< I2C1 clock source selection bit
 482:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_I2C3SEL)
 483:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE              RCC_CCIPR_I2C3SEL   /*!< I2C3 clock source selection bit
 484:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /*RCC_CCIPR_I2C3SEL*/
 485:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 486:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
ARM GAS  /tmp/ccVrsjnS.s 			page 36


 487:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 488:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 489:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1 Peripheral LPTIM get clock source
 490:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 491:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 492:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL  /*!< LPTIM1 clock source selection 
 493:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 494:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 495:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 496:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 497:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CCIPR_HSI48SEL)
 498:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RNG)
 499:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG  Peripheral RNG get clock source
 500:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 501:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 502:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_HSI48SEL   /*!< HSI48 RC clock source selectio
 503:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 504:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 505:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 506:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RNG */
 507:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 508:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(USB)
 509:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB  Peripheral USB get clock source
 510:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 511:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 512:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE               RCC_CCIPR_HSI48SEL  /*!< HSI48 RC clock source selection
 513:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 514:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 515:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 516:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 517:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* USB */
 518:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CCIPR_HSI48SEL */
 519:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 520:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 521:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 522:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 523:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          (uint32_t)0x00000000U         /*!< No clock used as RTC 
 524:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_CSR_RTCSEL_LSE            /*!< LSE oscillator clock 
 525:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_CSR_RTCSEL_LSI            /*!< LSI oscillator clock 
 526:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE           RCC_CSR_RTCSEL_HSE            /*!< HSE oscillator clock 
 527:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****                                                                              (selection through @re
 528:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 529:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 530:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 531:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 532:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_MUL PLL Multiplicator factor
 533:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 534:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 535:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_3                   RCC_CFGR_PLLMUL3  /*!< PLL input clock * 3  */
 536:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_4                   RCC_CFGR_PLLMUL4  /*!< PLL input clock * 4  */
 537:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_6                   RCC_CFGR_PLLMUL6  /*!< PLL input clock * 6  */
 538:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_8                   RCC_CFGR_PLLMUL8  /*!< PLL input clock * 8  */
 539:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_12                  RCC_CFGR_PLLMUL12 /*!< PLL input clock * 12 */
 540:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_16                  RCC_CFGR_PLLMUL16 /*!< PLL input clock * 16 */
 541:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_24                  RCC_CFGR_PLLMUL24 /*!< PLL input clock * 24 */
 542:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_32                  RCC_CFGR_PLLMUL32 /*!< PLL input clock * 32 */
 543:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_48                  RCC_CFGR_PLLMUL48 /*!< PLL input clock * 48 */
ARM GAS  /tmp/ccVrsjnS.s 			page 37


 544:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 545:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 546:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 547:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 548:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_DIV PLL division factor
 549:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 550:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 551:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_DIV_2                   RCC_CFGR_PLLDIV2 /*!< PLL clock output = PLLVCO / 2 */
 552:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_DIV_3                   RCC_CFGR_PLLDIV3 /*!< PLL clock output = PLLVCO / 3 */
 553:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLL_DIV_4                   RCC_CFGR_PLLDIV4 /*!< PLL clock output = PLLVCO / 4 */
 554:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 555:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 556:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 557:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 558:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE PLL SOURCE
 559:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 560:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 561:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_CFGR_PLLSRC_HSI                           /*!< HSI c
 562:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_CFGR_PLLSRC_HSE                           /*!< HSE c
 563:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 564:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 565:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 566:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 567:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 568:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 569:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 570:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 571:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 572:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 573:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 574:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 575:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 576:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 577:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 578:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 579:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 580:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 581:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Write a value in RCC register
 582:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __REG__ Register to be written
 583:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 584:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 585:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 586:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
 587:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 588:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 589:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Read a value in RCC register
 590:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __REG__ Register to be read
 591:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Register value
 592:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 593:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 594:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 595:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 596:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 597:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 598:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 599:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 600:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccVrsjnS.s 			page 38


 601:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 602:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 603:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency
 604:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,
 605:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *                                      @ref LL_RCC_PLL_GetMultiplicator (),
 606:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *                                      @ref LL_RCC_PLL_GetDivider ());
 607:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 608:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __PLLMUL__ This parameter can be one of the following values:
 609:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
 610:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
 611:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
 612:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
 613:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
 614:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
 615:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_24
 616:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_32
 617:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_48
 618:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __PLLDIV__ This parameter can be one of the following values:
 619:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_2
 620:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_3
 621:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_DIV_4
 622:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 623:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 624:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__,  __PLLDIV__) ((__INPUTFREQ__) * (PLLMu
 625:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 626:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 627:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
 628:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note: __AHBPRESCALER__ be retrieved by @ref LL_RCC_GetAHBPrescaler
 629:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_HCLK_FREQ(LL_RCC_GetAHBPrescaler())
 630:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
 631:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __AHBPRESCALER__: This parameter can be one of the following values:
 632:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 633:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 634:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 635:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 636:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 637:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 638:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 639:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 640:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 641:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
 642:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 643:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) >> AHBPrescTabl
 644:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 645:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 646:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
 647:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note: __APB1PRESCALER__ be retrieved by @ref LL_RCC_GetAPB1Prescaler
 648:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK1_FREQ(LL_RCC_GetAPB1Prescaler())
 649:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 650:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __APB1PRESCALER__: This parameter can be one of the following values:
 651:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
 652:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
 653:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
 654:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
 655:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
 656:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
 657:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccVrsjnS.s 			page 39


 658:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 659:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 660:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 661:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
 662:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note: __APB2PRESCALER__ be retrieved by @ref LL_RCC_GetAPB2Prescaler
 663:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK2_FREQ(LL_RCC_GetAPB2Prescaler())
 664:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 665:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __APB2PRESCALER__: This parameter can be one of the following values:
 666:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
 667:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
 668:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
 669:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
 670:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
 671:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
 672:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 673:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 674:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 675:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 676:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the MSI frequency (in Hz)
 677:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note: __MSIRANGE__can be retrieved by @ref LL_RCC_MSI_GetRange
 678:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange())
 679:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  __MSIRANGE__: This parameter can be one of the following values:
 680:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
 681:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
 682:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
 683:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
 684:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
 685:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
 686:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
 687:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval MSI clock frequency (in Hz)
 688:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 689:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #define __LL_RCC_CALC_MSI_FREQ(__MSIRANGE__) ((32768U * ( 1U << (((__MSIRANGE__) >> RCC_POSITION_MS
 690:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 691:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 692:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 693:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 694:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 695:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 696:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 697:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 698:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 699:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
 700:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
 701:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 702:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 703:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 704:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
 705:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 706:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 707:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 708:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSECSS_SUPPORT)
 709:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 710:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
 711:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           CSSHSEON         LL_RCC_HSE_EnableCSS
 712:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 713:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 714:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
ARM GAS  /tmp/ccVrsjnS.s 			page 40


 715:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 716:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
 717:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 718:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSECSS_SUPPORT */
 719:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 720:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 721:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
 722:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
 723:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 724:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 725:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
 726:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 727:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 728:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 729:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 730:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 731:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
 732:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
 733:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 734:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 735:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
 736:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 737:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 738:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 739:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 740:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 741:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
 742:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
 743:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 744:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 745:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
 746:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 747:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
 748:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 749:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 750:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 751:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
 752:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
 753:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 754:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 755:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
 756:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 757:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 758:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 759:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 760:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 761:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
 762:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
 763:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 764:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
 766:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 767:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 768:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 769:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 770:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 771:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure the RTC prescaler (divider)
ARM GAS  /tmp/ccVrsjnS.s 			page 41


 772:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           RTCPRE        LL_RCC_SetRTC_HSEPrescaler
 773:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Div This parameter can be one of the following values:
 774:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_2
 775:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_4
 776:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_8
 777:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_16
 778:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 779:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 780:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTC_HSEPrescaler(uint32_t Div)
 781:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 782:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CR, RCC_CR_RTCPRE, Div);
 783:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 784:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 785:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 786:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get the RTC divider (prescaler)
 787:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           RTCPRE        LL_RCC_GetRTC_HSEPrescaler
 788:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
 789:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_2
 790:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_4
 791:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_8
 792:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_16
 793:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 794:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTC_HSEPrescaler(void)
 795:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 796:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_RTCPRE));
 797:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 798:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 799:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 800:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 801:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 802:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 803:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
 804:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 805:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 806:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 807:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 808:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
 809:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
 810:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 811:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 812:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
 813:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 814:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
 815:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 816:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 817:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 818:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
 819:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
 820:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 821:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 822:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
 823:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 824:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 825:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 826:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 827:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 828:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
ARM GAS  /tmp/ccVrsjnS.s 			page 42


 829:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
 830:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 831:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 832:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
 833:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 834:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 835:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 836:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 837:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 838:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI even in stop mode
 839:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note HSI oscillator is forced ON even in Stop mode
 840:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_EnableInStopMode
 841:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 842:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 843:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)
 844:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 845:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIKERON);
 846:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 847:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 848:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 849:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI in stop mode
 850:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_DisableInStopMode
 851:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 852:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 853:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)
 854:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 855:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON);
 856:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 857:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 858:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 859:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI Divider (it divides by 4)
 860:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIDIVEN       LL_RCC_HSI_EnableDivider
 861:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 862:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 863:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableDivider(void)
 864:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 865:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIDIVEN);
 866:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 867:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 868:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 869:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI Divider (it divides by 4)
 870:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIDIVEN       LL_RCC_HSI_DisableDivider
 871:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 872:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 873:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableDivider(void)
 874:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 875:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIDIVEN);
 876:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 877:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 878:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 879:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 880:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CR_HSIOUTEN)
 881:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 882:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI Output
 883:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIOUTEN       LL_RCC_HSI_EnableOutput
 884:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 885:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccVrsjnS.s 			page 43


 886:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableOutput(void)
 887:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 888:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 889:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 890:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 891:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 892:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI Output
 893:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           HSIOUTEN       LL_RCC_HSI_DisableOutput
 894:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 895:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 896:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableOutput(void)
 897:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 898:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 899:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 900:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_CR_HSIOUTEN */
 901:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 902:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 903:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
 904:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
 905:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
 906:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        HSICAL        LL_RCC_HSI_GetCalibration
 907:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
 908:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 909:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
 910:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 911:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_POSITION_HSICAL);
 912:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 913:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 914:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 915:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
 916:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
 917:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note Default value is 16, which, when added to the HSICAL value,
 918:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
 919:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
 920:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
 921:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 922:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 923:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
 924:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 925:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_POSITION_HSITRIM);
 926:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 927:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 928:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 929:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
 930:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
 931:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1F
 932:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 933:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
 934:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 935:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_POSITION_HSITRIM);
 936:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 937:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 938:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 939:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
 940:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 941:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 942:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
ARM GAS  /tmp/ccVrsjnS.s 			page 44


 943:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI48 HSI48
 944:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
 945:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 946:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 947:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 948:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI48
 949:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
 950:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 951:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 952:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Enable(void)
 953:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 954:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 955:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 956:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 957:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 958:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI48
 959:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
 960:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 961:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 962:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Disable(void)
 963:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 964:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 965:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 966:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 967:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 968:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if HSI48 oscillator Ready
 969:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
 970:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 971:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 972:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
 973:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 974:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY));
 975:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 976:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 977:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 978:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get HSI48 Calibration value
 979:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48CAL      LL_RCC_HSI48_GetCalibration
 980:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
 981:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 982:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void)
 983:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 984:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48CAL) >> RCC_POSITION_HSI48CAL);
 985:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 986:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 987:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #if defined(RCC_CRRCR_HSI48DIV6OUTEN)
 988:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 989:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable HSI48 Divider (it divides by 6)
 990:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR           HSI48DIV6OUTEN       LL_RCC_HSI48_EnableDivider
 991:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
 992:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
 993:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_EnableDivider(void)
 994:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
 995:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48DIV6OUTEN);
 996:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 997:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
 998:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
 999:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable HSI48 Divider (it divides by 6)
ARM GAS  /tmp/ccVrsjnS.s 			page 45


1000:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR           HSI48DIV6OUTEN       LL_RCC_HSI48_DisableDivider
1001:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1002:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1003:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_DisableDivider(void)
1004:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1005:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48DIV6OUTEN);
1006:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1007:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1008:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1009:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if HSI48 Divider is enabled (it divides by 6)
1010:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CRRCR        HSI48DIV6OUTEN        LL_RCC_HSI48_IsDivided
1011:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1012:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1013:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_IsDivided(void)
1014:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1015:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48DIV6OUTEN) == (RCC_CRRCR_HSI48DIV6OUTEN));
1016:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1017:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1018:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /*RCC_CRRCR_HSI48DIV6OUTEN*/
1019:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1020:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1021:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
1022:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1023:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1024:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
1025:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1026:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
1027:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
1028:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1029:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1030:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1031:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
1032:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEON         LL_RCC_LSE_Enable
1033:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1034:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1035:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
1036:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1037:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSEON);
1038:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1039:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1040:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1041:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
1042:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEON         LL_RCC_LSE_Disable
1043:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1044:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1045:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
1046:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1047:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSEON);
1048:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1049:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1050:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1051:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
1052:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEBYP        LL_RCC_LSE_EnableBypass
1053:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1054:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1055:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
1056:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
ARM GAS  /tmp/ccVrsjnS.s 			page 46


1057:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSEBYP);
1058:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1059:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1060:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1061:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
1062:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEBYP        LL_RCC_LSE_DisableBypass
1063:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1064:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1065:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
1066:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1067:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSEBYP);
1068:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1069:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1070:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1071:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
1072:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
1073:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEDRV        LL_RCC_LSE_SetDriveCapability
1074:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
1075:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1076:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1077:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1078:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1079:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1080:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1081:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
1082:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1083:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CSR, RCC_CSR_LSEDRV, LSEDrive);
1084:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1085:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1086:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1087:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get LSE oscillator drive capability
1088:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSEDRV        LL_RCC_LSE_GetDriveCapability
1089:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1090:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1091:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1092:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1093:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1094:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1095:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)
1096:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1097:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_LSEDRV));
1098:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1099:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable Clock security system on LSE.
1102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSECSSON      LL_RCC_LSE_EnableCSS
1103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)
1106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSECSSON);
1108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable Clock security system on LSE.
1112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note   Clock security system can be disabled only after a LSE
1113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         failure detection. In that case it MUST be disabled by software.
ARM GAS  /tmp/ccVrsjnS.s 			page 47


1114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR          LSECSSON      LL_RCC_LSE_DisableCSS
1115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)
1118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSECSSON);
1120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
1124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSERDY        LL_RCC_LSE_IsReady
1125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
1128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (READ_BIT(RCC->CSR, RCC_CSR_LSERDY) == (RCC_CSR_LSERDY));
1130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if CSS on LSE failure Detection
1134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR         LSECSSD       LL_RCC_LSE_IsCSSDetected
1135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)
1138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (READ_BIT(RCC->CSR, RCC_CSR_LSECSSD) == (RCC_CSR_LSECSSD));
1140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
1144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
1147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
1148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
1152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
1153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
1156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
1158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
1162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
1163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
1166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
1168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
ARM GAS  /tmp/ccVrsjnS.s 			page 48


1171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
1172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
1173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
1176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
1178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
1182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MSI MSI
1185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
1186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Enable MSI oscillator
1190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Enable
1191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Enable(void)
1194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_MSION);
  99              		.loc 4 1195 0
 100 0022 234A     		ldr	r2, .L8+12
 101 0024 1168     		ldr	r1, [r2]
 102 0026 8023     		movs	r3, #128
 103 0028 5B00     		lsls	r3, r3, #1
 104 002a 0B43     		orrs	r3, r1
 105 002c 1360     		str	r3, [r2]
 106              	.L5:
 107              	.LBE37:
 108              	.LBE36:
 109              	.LBB38:
 110              	.LBB39:
1196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Disable MSI oscillator
1200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Disable
1201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Disable(void)
1204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_MSION);
1206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Check if MSI oscillator Ready
1210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
1211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
1214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY));
ARM GAS  /tmp/ccVrsjnS.s 			page 49


 111              		.loc 4 1215 0 discriminator 1
 112 002e 204B     		ldr	r3, .L8+12
 113 0030 1B68     		ldr	r3, [r3]
 114              	.LBE39:
 115              	.LBE38:
 134:Src/main.c    ****   {
 116              		.loc 1 134 0 discriminator 1
 117 0032 9B05     		lsls	r3, r3, #22
 118 0034 FBD5     		bpl	.L5
 119              	.LVL5:
 120              	.LBB40:
 121              	.LBB41:
1216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure the Internal Multi Speed oscillator (MSI) clock range in run mode.
1220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR           MSIRANGE      LL_RCC_MSI_SetRange
1221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Range This parameter can be one of the following values:
1222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
1223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
1224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
1225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
1226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
1227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
1228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
1229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
1232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSIRANGE, Range);
 122              		.loc 4 1233 0
 123 0036 1E4B     		ldr	r3, .L8+12
 124 0038 5A68     		ldr	r2, [r3, #4]
 125 003a 1E49     		ldr	r1, .L8+16
 126 003c 1140     		ands	r1, r2
 127 003e C022     		movs	r2, #192
 128 0040 1202     		lsls	r2, r2, #8
 129 0042 0A43     		orrs	r2, r1
 130 0044 5A60     		str	r2, [r3, #4]
 131              	.LVL6:
 132              	.LBE41:
 133              	.LBE40:
 134              	.LBB42:
 135              	.LBB43:
1234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get the Internal Multi Speed oscillator (MSI) clock range in run mode.
1238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR           MSIRANGE      LL_RCC_MSI_GetRange
1239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
1241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
1242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
1243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
1244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
1245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
1246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
ARM GAS  /tmp/ccVrsjnS.s 			page 50


1247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
1249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSIRANGE));
1251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1253:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1254:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get MSI Calibration value
1255:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note When MSITRIM is written, MSICAL is updated with the sum of
1256:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *       MSITRIM and the factory trim value
1257:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        MSICAL        LL_RCC_MSI_GetCalibration
1258:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1259:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1260:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibration(void)
1261:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1262:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSICAL) >> RCC_POSITION_MSICAL);
1263:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1264:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1265:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1266:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Set MSI Calibration trimming
1267:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the MSICAL
1268:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
1269:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Value between Min_Data = 0x00 and Max_Data = 0xFF
1270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1271:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
1273:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1274:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_POSITION_MSITRIM);
 136              		.loc 4 1274 0
 137 0046 5A68     		ldr	r2, [r3, #4]
 138 0048 1202     		lsls	r2, r2, #8
 139 004a 120A     		lsrs	r2, r2, #8
 140 004c 5A60     		str	r2, [r3, #4]
 141              	.LVL7:
 142              	.LBE43:
 143              	.LBE42:
 144              	.LBB44:
 145              	.LBB45:
1275:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1276:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1278:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get MSI Calibration trimming
1279:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_GetCalibTrimming
1280:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1281:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1282:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibTrimming(void)
1283:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1284:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_POSITION_MSITRIM);
1285:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1286:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1287:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1288:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @}
1289:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1290:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
1292:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @{
1293:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccVrsjnS.s 			page 51


1294:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1295:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1296:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Configure the system clock source
1297:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
1298:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1299:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_MSI
1300:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
1301:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
1302:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
1303:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1304:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1305:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
1306:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1307:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
1308:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1309:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1310:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1311:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Get the system clock source
1312:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
1313:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1314:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_MSI
1315:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
1316:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
1317:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
1318:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1319:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
1320:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1321:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
1322:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1323:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1324:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1325:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Set AHB prescaler
1326:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
1327:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1328:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1329:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1330:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1331:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1332:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1333:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1334:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1335:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1336:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1337:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1338:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1339:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
1340:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1341:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 146              		.loc 4 1341 0
 147 004e DA68     		ldr	r2, [r3, #12]
 148 0050 F021     		movs	r1, #240
 149 0052 8A43     		bics	r2, r1
 150 0054 DA60     		str	r2, [r3, #12]
 151              	.LVL8:
 152              	.LBE45:
 153              	.LBE44:
 154              	.LBB46:
ARM GAS  /tmp/ccVrsjnS.s 			page 52


 155              	.LBB47:
1342:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1343:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1344:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1345:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Set APB1 prescaler
1346:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
1347:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1348:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1349:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1350:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1351:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1352:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1353:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1354:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1355:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
1356:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1357:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 156              		.loc 4 1357 0
 157 0056 DA68     		ldr	r2, [r3, #12]
 158 0058 1749     		ldr	r1, .L8+20
 159 005a 0A40     		ands	r2, r1
 160 005c DA60     		str	r2, [r3, #12]
 161              	.LVL9:
 162              	.LBE47:
 163              	.LBE46:
 164              	.LBB48:
 165              	.LBB49:
1358:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
1359:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** 
1360:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** /**
1361:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @brief  Set APB2 prescaler
1362:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
1363:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1364:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1365:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1366:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1367:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1368:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1369:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   * @retval None
1370:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   */
1371:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
1372:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** {
1373:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 166              		.loc 4 1373 0
 167 005e DA68     		ldr	r2, [r3, #12]
 168 0060 1649     		ldr	r1, .L8+24
 169 0062 0A40     		ands	r2, r1
 170 0064 DA60     		str	r2, [r3, #12]
 171              	.LVL10:
 172              	.LBE49:
 173              	.LBE48:
 174              	.LBB50:
 175              	.LBB51:
1307:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 176              		.loc 4 1307 0
 177 0066 DA68     		ldr	r2, [r3, #12]
 178 0068 0321     		movs	r1, #3
ARM GAS  /tmp/ccVrsjnS.s 			page 53


 179 006a 8A43     		bics	r2, r1
 180 006c DA60     		str	r2, [r3, #12]
 181              	.L6:
 182              	.LBE51:
 183              	.LBE50:
 184              	.LBB52:
 185              	.LBB53:
1321:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h **** }
 186              		.loc 4 1321 0 discriminator 1
 187 006e 104B     		ldr	r3, .L8+12
 188 0070 DB68     		ldr	r3, [r3, #12]
 189 0072 0C22     		movs	r2, #12
 190              	.LBE53:
 191              	.LBE52:
 151:Src/main.c    ****   {
 192              		.loc 1 151 0 discriminator 1
 193 0074 1A42     		tst	r2, r3
 194 0076 FAD1     		bne	.L6
 155:Src/main.c    **** 
 195              		.loc 1 155 0
 196 0078 114C     		ldr	r4, .L8+28
 197 007a 2000     		movs	r0, r4
 198 007c FFF7FEFF 		bl	LL_Init1msTick
 199              	.LVL11:
 200              	.LBB54:
 201              	.LBB55:
 202              		.file 5 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h"
   1:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @file    stm32l0xx_ll_cortex.h
   4:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @brief   Header file of CORTEX LL module.
   6:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   @verbatim
   7:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   ==============================================================================
   8:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****                      ##### How to use this driver #####
   9:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   ==============================================================================
  10:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****     [..]
  11:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****     The LL CORTEX driver contains a set of generic APIs that can be
  12:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****     used by user:
  13:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****       (+) SYSTICK configuration used by @ref LL_mDelay and @ref LL_Init1msTick
  14:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****           functions
  15:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****       (+) Low power mode configuration (SCB register of Cortex-MCU)
  16:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****       (+) MPU API to configure and enable regions
  17:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****       (+) API to access to MCU info (CPUID register)
  18:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
  19:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   @endverbatim
  20:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   ******************************************************************************
  21:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @attention
  22:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   *
  23:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  24:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   *
  25:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * Redistribution and use in source and binary forms, with or without modification,
  26:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * are permitted provided that the following conditions are met:
  27:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  28:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   *      this list of conditions and the following disclaimer.
  29:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  30:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   *      this list of conditions and the following disclaimer in the documentation
ARM GAS  /tmp/ccVrsjnS.s 			page 54


  31:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   *      and/or other materials provided with the distribution.
  32:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  33:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   *      may be used to endorse or promote products derived from this software
  34:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   *      without specific prior written permission.
  35:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   *
  36:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  37:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  38:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  39:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  40:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  41:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  42:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  43:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  44:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  45:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  46:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   *
  47:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   ******************************************************************************
  48:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
  49:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
  50:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  51:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #ifndef __STM32L0xx_LL_CORTEX_H
  52:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define __STM32L0xx_LL_CORTEX_H
  53:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
  54:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #ifdef __cplusplus
  55:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** extern "C" {
  56:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #endif
  57:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
  58:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /* Includes ------------------------------------------------------------------*/
  59:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #include "stm32l0xx.h"
  60:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
  61:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /** @addtogroup STM32L0xx_LL_Driver
  62:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @{
  63:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
  64:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
  65:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /** @defgroup CORTEX_LL CORTEX
  66:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @{
  67:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
  68:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
  69:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /* Private types -------------------------------------------------------------*/
  70:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /* Private variables ---------------------------------------------------------*/
  71:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
  72:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /* Private constants ---------------------------------------------------------*/
  73:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
  74:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /* Private macros ------------------------------------------------------------*/
  75:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
  76:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /* Exported types ------------------------------------------------------------*/
  77:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /* Exported constants --------------------------------------------------------*/
  78:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /** @defgroup CORTEX_LL_Exported_Constants CORTEX Exported Constants
  79:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @{
  80:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
  81:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
  82:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CLKSOURCE_HCLK SYSTICK Clock Source
  83:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @{
  84:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
  85:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_SYSTICK_CLKSOURCE_HCLK_DIV8     ((uint32_t)0x00000000U)                 /*!< AHB clock d
  86:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_SYSTICK_CLKSOURCE_HCLK          ((uint32_t)SysTick_CTRL_CLKSOURCE_Msk) /*!< AHB clock se
  87:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /**
ARM GAS  /tmp/ccVrsjnS.s 			page 55


  88:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @}
  89:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
  90:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
  91:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #if __MPU_PRESENT
  92:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
  93:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CTRL_HFNMI_PRIVDEF MPU Control
  94:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @{
  95:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
  96:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_CTRL_HFNMI_PRIVDEF_NONE     ((uint32_t)0x00000000U)                            /*!< 
  97:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_CTRL_HARDFAULT_NMI          MPU_CTRL_HFNMIENA_Msk                             /*!< E
  98:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_CTRL_PRIVILEGED_DEFAULT     MPU_CTRL_PRIVDEFENA_Msk                           /*!< E
  99:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_CTRL_HFNMI_PRIVDEF          (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) /*!< E
 100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /**
 101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @}
 102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
 104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION MPU Region Number
 105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @{
 106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER0              ((uint32_t)0x00U) /*!< REGION Number 0 */
 108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER1              ((uint32_t)0x01U) /*!< REGION Number 1 */
 109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER2              ((uint32_t)0x02U) /*!< REGION Number 2 */
 110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER3              ((uint32_t)0x03U) /*!< REGION Number 3 */
 111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER4              ((uint32_t)0x04U) /*!< REGION Number 4 */
 112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER5              ((uint32_t)0x05U) /*!< REGION Number 5 */
 113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER6              ((uint32_t)0x06U) /*!< REGION Number 6 */
 114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER7              ((uint32_t)0x07U) /*!< REGION Number 7 */
 115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /**
 116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @}
 117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
 119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION_SIZE MPU Region Size
 120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @{
 121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32B             ((uint32_t)(0x04U << MPU_RASR_SIZE_Pos)) /*!< 32B Size o
 123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64B             ((uint32_t)(0x05U << MPU_RASR_SIZE_Pos)) /*!< 64B Size o
 124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128B            ((uint32_t)(0x06U << MPU_RASR_SIZE_Pos)) /*!< 128B Size 
 125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256B            ((uint32_t)(0x07U << MPU_RASR_SIZE_Pos)) /*!< 256B Size 
 126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512B            ((uint32_t)(0x08U << MPU_RASR_SIZE_Pos)) /*!< 512B Size 
 127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1KB             ((uint32_t)(0x09U << MPU_RASR_SIZE_Pos)) /*!< 1KB Size o
 128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2KB             ((uint32_t)(0x0AU << MPU_RASR_SIZE_Pos)) /*!< 2KB Size o
 129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4KB             ((uint32_t)(0x0BU << MPU_RASR_SIZE_Pos)) /*!< 4KB Size o
 130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_8KB             ((uint32_t)(0x0CU << MPU_RASR_SIZE_Pos)) /*!< 8KB Size o
 131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_16KB            ((uint32_t)(0x0DU << MPU_RASR_SIZE_Pos)) /*!< 16KB Size 
 132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32KB            ((uint32_t)(0x0EU << MPU_RASR_SIZE_Pos)) /*!< 32KB Size 
 133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64KB            ((uint32_t)(0x0FU << MPU_RASR_SIZE_Pos)) /*!< 64KB Size 
 134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128KB           ((uint32_t)(0x10U << MPU_RASR_SIZE_Pos)) /*!< 128KB Size
 135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256KB           ((uint32_t)(0x11U << MPU_RASR_SIZE_Pos)) /*!< 256KB Size
 136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512KB           ((uint32_t)(0x12U << MPU_RASR_SIZE_Pos)) /*!< 512KB Size
 137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1MB             ((uint32_t)(0x13U << MPU_RASR_SIZE_Pos)) /*!< 1MB Size o
 138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2MB             ((uint32_t)(0x14U << MPU_RASR_SIZE_Pos)) /*!< 2MB Size o
 139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4MB             ((uint32_t)(0x15U << MPU_RASR_SIZE_Pos)) /*!< 4MB Size o
 140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_8MB             ((uint32_t)(0x16U << MPU_RASR_SIZE_Pos)) /*!< 8MB Size o
 141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_16MB            ((uint32_t)(0x17U << MPU_RASR_SIZE_Pos)) /*!< 16MB Size 
 142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32MB            ((uint32_t)(0x18U << MPU_RASR_SIZE_Pos)) /*!< 32MB Size 
 143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64MB            ((uint32_t)(0x19U << MPU_RASR_SIZE_Pos)) /*!< 64MB Size 
 144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128MB           ((uint32_t)(0x1AU << MPU_RASR_SIZE_Pos)) /*!< 128MB Size
ARM GAS  /tmp/ccVrsjnS.s 			page 56


 145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256MB           ((uint32_t)(0x1BU << MPU_RASR_SIZE_Pos)) /*!< 256MB Size
 146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512MB           ((uint32_t)(0x1CU << MPU_RASR_SIZE_Pos)) /*!< 512MB Size
 147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1GB             ((uint32_t)(0x1DU << MPU_RASR_SIZE_Pos)) /*!< 1GB Size o
 148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2GB             ((uint32_t)(0x1EU << MPU_RASR_SIZE_Pos)) /*!< 2GB Size o
 149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4GB             ((uint32_t)(0x1FU << MPU_RASR_SIZE_Pos)) /*!< 4GB Size o
 150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /**
 151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @}
 152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
 154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION_PRIVILEDGES MPU Region Privileges
 155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @{
 156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_NO_ACCESS            ((uint32_t)(0x00U << MPU_RASR_AP_Pos)) /*!< No access*/
 158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RW              ((uint32_t)(0x01U << MPU_RASR_AP_Pos)) /*!< RW privilege
 159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RW_URO          ((uint32_t)(0x02U << MPU_RASR_AP_Pos)) /*!< RW privilege
 160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_FULL_ACCESS          ((uint32_t)(0x03U << MPU_RASR_AP_Pos)) /*!< RW privilege
 161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RO              ((uint32_t)(0x05U << MPU_RASR_AP_Pos)) /*!< RO privilege
 162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RO_URO          ((uint32_t)(0x06U << MPU_RASR_AP_Pos)) /*!< RO privilege
 163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /**
 164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @}
 165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
 167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_TEX MPU TEX Level
 168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @{
 169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL0                  ((uint32_t)(0x00U << MPU_RASR_TEX_Pos)) /*!< b000 for TE
 171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL1                  ((uint32_t)(0x01U << MPU_RASR_TEX_Pos)) /*!< b001 for TE
 172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL2                  ((uint32_t)(0x02U << MPU_RASR_TEX_Pos)) /*!< b010 for TE
 173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL4                  ((uint32_t)(0x04U << MPU_RASR_TEX_Pos)) /*!< b100 for TE
 174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /**
 175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @}
 176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
 178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_INSTRUCTION_ACCESS MPU Instruction Access
 179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @{
 180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_INSTRUCTION_ACCESS_ENABLE   ((uint32_t)0x00U) /*!< Instruction fetches enabled */
 182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_INSTRUCTION_ACCESS_DISABLE  MPU_RASR_XN_Msk  /*!< Instruction fetches disabled*/
 183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /**
 184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @}
 185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
 187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_SHAREABLE_ACCESS MPU Shareable Access
 188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @{
 189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_ACCESS_SHAREABLE            MPU_RASR_S_Msk   /*!< Shareable memory attribute */
 191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_SHAREABLE        ((uint32_t)0x00U) /*!< Not Shareable memory attribute */
 192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /**
 193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @}
 194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
 196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CACHEABLE_ACCESS MPU Cacheable Access
 197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @{
 198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_ACCESS_CACHEABLE            MPU_RASR_C_Msk   /*!< Cacheable memory attribute */
 200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_CACHEABLE        ((uint32_t)0x00U) /*!< Not Cacheable memory attribute */
 201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /**
ARM GAS  /tmp/ccVrsjnS.s 			page 57


 202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @}
 203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
 205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_BUFFERABLE_ACCESS MPU Bufferable Access
 206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @{
 207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_ACCESS_BUFFERABLE           MPU_RASR_B_Msk   /*!< Bufferable memory attribute */
 209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_BUFFERABLE       ((uint32_t)0x00U) /*!< Not Bufferable memory attribute *
 210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /**
 211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @}
 212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** #endif /* __MPU_PRESENT */
 214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /**
 215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @}
 216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
 218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /* Exported macro ------------------------------------------------------------*/
 219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
 220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /* Exported functions --------------------------------------------------------*/
 221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /** @defgroup CORTEX_LL_Exported_Functions CORTEX Exported Functions
 222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @{
 223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
 225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EF_SYSTICK SYSTICK
 226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @{
 227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
 229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /**
 230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @brief  This function checks if the Systick counter flag is active or not.
 231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @note   It can be used in timeout function on application side.
 232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
 233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @retval State of bit (1 or 0).
 234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** __STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
 236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** {
 237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** }
 239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** 
 240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** /**
 241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @brief  Configures the SysTick clock source
 242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @rmtoll STK_CTRL     CLKSOURCE     LL_SYSTICK_SetClkSource
 243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @param  Source This parameter can be one of the following values:
 244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
 245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
 246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   * @retval None
 247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   */
 248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** __STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
 249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h **** {
 250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****   {
 252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_cortex.h ****     SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 203              		.loc 5 252 0
 204 0080 104A     		ldr	r2, .L8+32
 205 0082 1368     		ldr	r3, [r2]
 206 0084 0421     		movs	r1, #4
 207 0086 0B43     		orrs	r3, r1
 208 0088 1360     		str	r3, [r2]
ARM GAS  /tmp/ccVrsjnS.s 			page 58


 209              	.LVL12:
 210              	.LBE55:
 211              	.LBE54:
 159:Src/main.c    **** 
 212              		.loc 1 159 0
 213 008a 2000     		movs	r0, r4
 214 008c FFF7FEFF 		bl	LL_SetSystemCoreClock
 215              	.LVL13:
 216              	.LBB56:
 217              	.LBB57:
 218              		.file 6 "Drivers/CMSIS/Include/core_cm0plus.h"
   1:Drivers/CMSIS/Include/core_cm0plus.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm0plus.h ****  * @file     core_cm0plus.h
   3:Drivers/CMSIS/Include/core_cm0plus.h ****  * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm0plus.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/core_cm0plus.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm0plus.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Include/core_cm0plus.h **** 
   9:Drivers/CMSIS/Include/core_cm0plus.h ****    All rights reserved.
  10:Drivers/CMSIS/Include/core_cm0plus.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/core_cm0plus.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/core_cm0plus.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/core_cm0plus.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/core_cm0plus.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Include/core_cm0plus.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/core_cm0plus.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Include/core_cm0plus.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Include/core_cm0plus.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/core_cm0plus.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/core_cm0plus.h ****    *
  21:Drivers/CMSIS/Include/core_cm0plus.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/core_cm0plus.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Include/core_cm0plus.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Include/core_cm0plus.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/core_cm0plus.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/core_cm0plus.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Include/core_cm0plus.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Include/core_cm0plus.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Include/core_cm0plus.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/core_cm0plus.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/core_cm0plus.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/core_cm0plus.h ****    ---------------------------------------------------------------------------*/
  33:Drivers/CMSIS/Include/core_cm0plus.h **** 
  34:Drivers/CMSIS/Include/core_cm0plus.h **** 
  35:Drivers/CMSIS/Include/core_cm0plus.h **** #if   defined ( __ICCARM__ )
  36:Drivers/CMSIS/Include/core_cm0plus.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma clang system_header   /* treat file as system include file */
  39:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  40:Drivers/CMSIS/Include/core_cm0plus.h **** 
  41:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_GENERIC
  42:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_GENERIC
  43:Drivers/CMSIS/Include/core_cm0plus.h **** 
  44:Drivers/CMSIS/Include/core_cm0plus.h **** #include <stdint.h>
  45:Drivers/CMSIS/Include/core_cm0plus.h **** 
  46:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
ARM GAS  /tmp/ccVrsjnS.s 			page 59


  47:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
  48:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  49:Drivers/CMSIS/Include/core_cm0plus.h **** 
  50:Drivers/CMSIS/Include/core_cm0plus.h **** /**
  51:Drivers/CMSIS/Include/core_cm0plus.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:Drivers/CMSIS/Include/core_cm0plus.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:Drivers/CMSIS/Include/core_cm0plus.h **** 
  54:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:Drivers/CMSIS/Include/core_cm0plus.h ****      Function definitions in header files are used to allow 'inlining'.
  56:Drivers/CMSIS/Include/core_cm0plus.h **** 
  57:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:Drivers/CMSIS/Include/core_cm0plus.h ****      Unions are used for effective representation of core registers.
  59:Drivers/CMSIS/Include/core_cm0plus.h **** 
  60:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:Drivers/CMSIS/Include/core_cm0plus.h ****      Function-like macros are used to allow more efficient code.
  62:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  63:Drivers/CMSIS/Include/core_cm0plus.h **** 
  64:Drivers/CMSIS/Include/core_cm0plus.h **** 
  65:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
  66:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 CMSIS definitions
  67:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
  68:Drivers/CMSIS/Include/core_cm0plus.h **** /**
  69:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup Cortex-M0+
  70:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
  71:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  72:Drivers/CMSIS/Include/core_cm0plus.h **** 
  73:Drivers/CMSIS/Include/core_cm0plus.h **** /*  CMSIS CM0+ definitions */
  74:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_MAIN (0x04U)                                   /*!< [31:16] CMSIS H
  75:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_SUB  (0x1EU)                                   /*!< [15:0]  CMSIS H
  76:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
  77:Drivers/CMSIS/Include/core_cm0plus.h ****                                        __CM0PLUS_CMSIS_VERSION_SUB           ) /*!< CMSIS HAL versi
  78:Drivers/CMSIS/Include/core_cm0plus.h **** 
  79:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORTEX_M                (0x00U)                                      /*!< Cortex-M Core *
  80:Drivers/CMSIS/Include/core_cm0plus.h **** 
  81:Drivers/CMSIS/Include/core_cm0plus.h **** 
  82:Drivers/CMSIS/Include/core_cm0plus.h **** #if   defined ( __CC_ARM )
  83:Drivers/CMSIS/Include/core_cm0plus.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:Drivers/CMSIS/Include/core_cm0plus.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:Drivers/CMSIS/Include/core_cm0plus.h ****   #define __STATIC_INLINE  static __inline
  86:Drivers/CMSIS/Include/core_cm0plus.h **** 
  87:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:Drivers/CMSIS/Include/core_cm0plus.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:Drivers/CMSIS/Include/core_cm0plus.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:Drivers/CMSIS/Include/core_cm0plus.h ****   #define __STATIC_INLINE  static __inline
  91:Drivers/CMSIS/Include/core_cm0plus.h **** 
  92:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __GNUC__ )
  93:Drivers/CMSIS/Include/core_cm0plus.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:Drivers/CMSIS/Include/core_cm0plus.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:Drivers/CMSIS/Include/core_cm0plus.h ****   #define __STATIC_INLINE  static inline
  96:Drivers/CMSIS/Include/core_cm0plus.h **** 
  97:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __ICCARM__ )
  98:Drivers/CMSIS/Include/core_cm0plus.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:Drivers/CMSIS/Include/core_cm0plus.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:Drivers/CMSIS/Include/core_cm0plus.h ****   #define __STATIC_INLINE  static inline
 101:Drivers/CMSIS/Include/core_cm0plus.h **** 
 102:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TMS470__ )
 103:Drivers/CMSIS/Include/core_cm0plus.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
ARM GAS  /tmp/ccVrsjnS.s 			page 60


 104:Drivers/CMSIS/Include/core_cm0plus.h ****   #define __STATIC_INLINE  static inline
 105:Drivers/CMSIS/Include/core_cm0plus.h **** 
 106:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TASKING__ )
 107:Drivers/CMSIS/Include/core_cm0plus.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:Drivers/CMSIS/Include/core_cm0plus.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:Drivers/CMSIS/Include/core_cm0plus.h ****   #define __STATIC_INLINE  static inline
 110:Drivers/CMSIS/Include/core_cm0plus.h **** 
 111:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __CSMC__ )
 112:Drivers/CMSIS/Include/core_cm0plus.h ****   #define __packed
 113:Drivers/CMSIS/Include/core_cm0plus.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:Drivers/CMSIS/Include/core_cm0plus.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:Drivers/CMSIS/Include/core_cm0plus.h ****   #define __STATIC_INLINE  static inline
 116:Drivers/CMSIS/Include/core_cm0plus.h **** 
 117:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 118:Drivers/CMSIS/Include/core_cm0plus.h ****   #error Unknown compiler
 119:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 120:Drivers/CMSIS/Include/core_cm0plus.h **** 
 121:Drivers/CMSIS/Include/core_cm0plus.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:Drivers/CMSIS/Include/core_cm0plus.h ****     This core does not support an FPU at all
 123:Drivers/CMSIS/Include/core_cm0plus.h **** */
 124:Drivers/CMSIS/Include/core_cm0plus.h **** #define __FPU_USED       0U
 125:Drivers/CMSIS/Include/core_cm0plus.h **** 
 126:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined ( __CC_ARM )
 127:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TARGET_FPU_VFP
 128:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 129:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 130:Drivers/CMSIS/Include/core_cm0plus.h **** 
 131:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 132:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARM_PCS_VFP
 133:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 134:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm0plus.h **** 
 136:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __GNUC__ )
 137:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 138:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 140:Drivers/CMSIS/Include/core_cm0plus.h **** 
 141:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __ICCARM__ )
 142:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARMVFP__
 143:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 145:Drivers/CMSIS/Include/core_cm0plus.h **** 
 146:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TMS470__ )
 147:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TI_VFP_SUPPORT__
 148:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 149:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 150:Drivers/CMSIS/Include/core_cm0plus.h **** 
 151:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TASKING__ )
 152:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __FPU_VFP__
 153:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 154:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 155:Drivers/CMSIS/Include/core_cm0plus.h **** 
 156:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __CSMC__ )
 157:Drivers/CMSIS/Include/core_cm0plus.h ****   #if ( __CSMC__ & 0x400U)
 158:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 159:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 160:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccVrsjnS.s 			page 61


 161:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 162:Drivers/CMSIS/Include/core_cm0plus.h **** 
 163:Drivers/CMSIS/Include/core_cm0plus.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 164:Drivers/CMSIS/Include/core_cm0plus.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 165:Drivers/CMSIS/Include/core_cm0plus.h **** 
 166:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 167:Drivers/CMSIS/Include/core_cm0plus.h **** }
 168:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 169:Drivers/CMSIS/Include/core_cm0plus.h **** 
 170:Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* __CORE_CM0PLUS_H_GENERIC */
 171:Drivers/CMSIS/Include/core_cm0plus.h **** 
 172:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CMSIS_GENERIC
 173:Drivers/CMSIS/Include/core_cm0plus.h **** 
 174:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_DEPENDANT
 176:Drivers/CMSIS/Include/core_cm0plus.h **** 
 177:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 178:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
 179:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 180:Drivers/CMSIS/Include/core_cm0plus.h **** 
 181:Drivers/CMSIS/Include/core_cm0plus.h **** /* check device defines and use defaults */
 182:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined __CHECK_DEVICE_DEFINES
 183:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __CM0PLUS_REV
 184:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __CM0PLUS_REV             0x0000U
 185:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__CM0PLUS_REV not defined in device header file; using default!"
 186:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 187:Drivers/CMSIS/Include/core_cm0plus.h **** 
 188:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __MPU_PRESENT
 189:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __MPU_PRESENT             0U
 190:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 191:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 192:Drivers/CMSIS/Include/core_cm0plus.h **** 
 193:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __VTOR_PRESENT
 194:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __VTOR_PRESENT            0U
 195:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 196:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 197:Drivers/CMSIS/Include/core_cm0plus.h **** 
 198:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __NVIC_PRIO_BITS
 199:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __NVIC_PRIO_BITS          2U
 200:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 201:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 202:Drivers/CMSIS/Include/core_cm0plus.h **** 
 203:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __Vendor_SysTickConfig
 204:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __Vendor_SysTickConfig    0U
 205:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 206:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 207:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 208:Drivers/CMSIS/Include/core_cm0plus.h **** 
 209:Drivers/CMSIS/Include/core_cm0plus.h **** /* IO definitions (access restrictions to peripheral registers) */
 210:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 211:Drivers/CMSIS/Include/core_cm0plus.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 212:Drivers/CMSIS/Include/core_cm0plus.h **** 
 213:Drivers/CMSIS/Include/core_cm0plus.h ****     <strong>IO Type Qualifiers</strong> are used
 214:Drivers/CMSIS/Include/core_cm0plus.h ****     \li to specify the access to peripheral variables.
 215:Drivers/CMSIS/Include/core_cm0plus.h ****     \li for automatic generation of peripheral register debug information.
 216:Drivers/CMSIS/Include/core_cm0plus.h **** */
 217:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
ARM GAS  /tmp/ccVrsjnS.s 			page 62


 218:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 219:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 220:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 221:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 222:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 223:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 224:Drivers/CMSIS/Include/core_cm0plus.h **** 
 225:Drivers/CMSIS/Include/core_cm0plus.h **** /* following defines should be used for structure members */
 226:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 229:Drivers/CMSIS/Include/core_cm0plus.h **** 
 230:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group Cortex-M0+ */
 231:Drivers/CMSIS/Include/core_cm0plus.h **** 
 232:Drivers/CMSIS/Include/core_cm0plus.h **** 
 233:Drivers/CMSIS/Include/core_cm0plus.h **** 
 234:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 235:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 Register Abstraction
 236:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Register contain:
 237:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register
 238:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Register
 239:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SCB Register
 240:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Register
 241:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 243:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 244:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 245:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 246:Drivers/CMSIS/Include/core_cm0plus.h **** */
 247:Drivers/CMSIS/Include/core_cm0plus.h **** 
 248:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 249:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 250:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 251:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Core Register type definitions.
 252:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 253:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 254:Drivers/CMSIS/Include/core_cm0plus.h **** 
 255:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 256:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 257:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 258:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm0plus.h **** {
 260:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 261:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 262:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 263:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 264:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 265:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 266:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 267:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 268:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 269:Drivers/CMSIS/Include/core_cm0plus.h **** } APSR_Type;
 270:Drivers/CMSIS/Include/core_cm0plus.h **** 
 271:Drivers/CMSIS/Include/core_cm0plus.h **** /* APSR Register Definitions */
 272:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 273:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 274:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccVrsjnS.s 			page 63


 275:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 276:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm0plus.h **** 
 278:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 279:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm0plus.h **** 
 281:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 282:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm0plus.h **** 
 284:Drivers/CMSIS/Include/core_cm0plus.h **** 
 285:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 286:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 287:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 288:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 289:Drivers/CMSIS/Include/core_cm0plus.h **** {
 290:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 291:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 292:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 293:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 294:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 295:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 296:Drivers/CMSIS/Include/core_cm0plus.h **** } IPSR_Type;
 297:Drivers/CMSIS/Include/core_cm0plus.h **** 
 298:Drivers/CMSIS/Include/core_cm0plus.h **** /* IPSR Register Definitions */
 299:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 300:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 301:Drivers/CMSIS/Include/core_cm0plus.h **** 
 302:Drivers/CMSIS/Include/core_cm0plus.h **** 
 303:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 304:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 305:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 306:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 307:Drivers/CMSIS/Include/core_cm0plus.h **** {
 308:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 309:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 310:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 311:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 312:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 313:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 314:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 315:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 316:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 317:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 318:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 319:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 320:Drivers/CMSIS/Include/core_cm0plus.h **** } xPSR_Type;
 321:Drivers/CMSIS/Include/core_cm0plus.h **** 
 322:Drivers/CMSIS/Include/core_cm0plus.h **** /* xPSR Register Definitions */
 323:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 324:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 325:Drivers/CMSIS/Include/core_cm0plus.h **** 
 326:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 327:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 328:Drivers/CMSIS/Include/core_cm0plus.h **** 
 329:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 330:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 331:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccVrsjnS.s 			page 64


 332:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 333:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 334:Drivers/CMSIS/Include/core_cm0plus.h **** 
 335:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 336:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 337:Drivers/CMSIS/Include/core_cm0plus.h **** 
 338:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 340:Drivers/CMSIS/Include/core_cm0plus.h **** 
 341:Drivers/CMSIS/Include/core_cm0plus.h **** 
 342:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 343:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Control Registers (CONTROL).
 344:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 345:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 346:Drivers/CMSIS/Include/core_cm0plus.h **** {
 347:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 348:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 349:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 350:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 351:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 352:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 353:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 354:Drivers/CMSIS/Include/core_cm0plus.h **** } CONTROL_Type;
 355:Drivers/CMSIS/Include/core_cm0plus.h **** 
 356:Drivers/CMSIS/Include/core_cm0plus.h **** /* CONTROL Register Definitions */
 357:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 358:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 359:Drivers/CMSIS/Include/core_cm0plus.h **** 
 360:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 361:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 362:Drivers/CMSIS/Include/core_cm0plus.h **** 
 363:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CORE */
 364:Drivers/CMSIS/Include/core_cm0plus.h **** 
 365:Drivers/CMSIS/Include/core_cm0plus.h **** 
 366:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 367:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 368:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 369:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Type definitions for the NVIC Registers
 370:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 371:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 372:Drivers/CMSIS/Include/core_cm0plus.h **** 
 373:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 374:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 375:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 376:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 377:Drivers/CMSIS/Include/core_cm0plus.h **** {
 378:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 379:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0[31U];
 380:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 381:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RSERVED1[31U];
 382:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 383:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED2[31U];
 384:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 385:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED3[31U];
 386:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED4[64U];
 387:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 388:Drivers/CMSIS/Include/core_cm0plus.h **** }  NVIC_Type;
ARM GAS  /tmp/ccVrsjnS.s 			page 65


 389:Drivers/CMSIS/Include/core_cm0plus.h **** 
 390:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_NVIC */
 391:Drivers/CMSIS/Include/core_cm0plus.h **** 
 392:Drivers/CMSIS/Include/core_cm0plus.h **** 
 393:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 394:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 395:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 396:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Control Block Registers
 397:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 398:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 399:Drivers/CMSIS/Include/core_cm0plus.h **** 
 400:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 401:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Control Block (SCB).
 402:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 403:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 404:Drivers/CMSIS/Include/core_cm0plus.h **** {
 405:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 406:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 407:Drivers/CMSIS/Include/core_cm0plus.h **** #if (__VTOR_PRESENT == 1U)
 408:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 409:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 410:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0;
 411:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 412:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 413:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 414:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 415:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED1;
 416:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 417:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 418:Drivers/CMSIS/Include/core_cm0plus.h **** } SCB_Type;
 419:Drivers/CMSIS/Include/core_cm0plus.h **** 
 420:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB CPUID Register Definitions */
 421:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 422:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm0plus.h **** 
 424:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 425:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm0plus.h **** 
 427:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 428:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm0plus.h **** 
 430:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 431:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 432:Drivers/CMSIS/Include/core_cm0plus.h **** 
 433:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 434:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 435:Drivers/CMSIS/Include/core_cm0plus.h **** 
 436:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 437:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 438:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 439:Drivers/CMSIS/Include/core_cm0plus.h **** 
 440:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 442:Drivers/CMSIS/Include/core_cm0plus.h **** 
 443:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 445:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccVrsjnS.s 			page 66


 446:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 447:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 448:Drivers/CMSIS/Include/core_cm0plus.h **** 
 449:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 451:Drivers/CMSIS/Include/core_cm0plus.h **** 
 452:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 454:Drivers/CMSIS/Include/core_cm0plus.h **** 
 455:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 456:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 457:Drivers/CMSIS/Include/core_cm0plus.h **** 
 458:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 459:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 460:Drivers/CMSIS/Include/core_cm0plus.h **** 
 461:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 462:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 463:Drivers/CMSIS/Include/core_cm0plus.h **** 
 464:Drivers/CMSIS/Include/core_cm0plus.h **** #if (__VTOR_PRESENT == 1U)
 465:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 466:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 469:Drivers/CMSIS/Include/core_cm0plus.h **** 
 470:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 471:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm0plus.h **** 
 474:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm0plus.h **** 
 477:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm0plus.h **** 
 480:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 481:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm0plus.h **** 
 483:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm0plus.h **** 
 486:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Control Register Definitions */
 487:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm0plus.h **** 
 490:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 491:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm0plus.h **** 
 493:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 494:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm0plus.h **** 
 496:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Configuration Control Register Definitions */
 497:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm0plus.h **** 
 500:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccVrsjnS.s 			page 67


 503:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Handler Control and State Register Definitions */
 504:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 506:Drivers/CMSIS/Include/core_cm0plus.h **** 
 507:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SCB */
 508:Drivers/CMSIS/Include/core_cm0plus.h **** 
 509:Drivers/CMSIS/Include/core_cm0plus.h **** 
 510:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 511:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 512:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 513:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Timer Registers.
 514:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 515:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 516:Drivers/CMSIS/Include/core_cm0plus.h **** 
 517:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 518:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Timer (SysTick).
 519:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 520:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 521:Drivers/CMSIS/Include/core_cm0plus.h **** {
 522:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 523:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 524:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 525:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 526:Drivers/CMSIS/Include/core_cm0plus.h **** } SysTick_Type;
 527:Drivers/CMSIS/Include/core_cm0plus.h **** 
 528:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Control / Status Register Definitions */
 529:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 530:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 531:Drivers/CMSIS/Include/core_cm0plus.h **** 
 532:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 533:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 534:Drivers/CMSIS/Include/core_cm0plus.h **** 
 535:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 536:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 537:Drivers/CMSIS/Include/core_cm0plus.h **** 
 538:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 539:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 540:Drivers/CMSIS/Include/core_cm0plus.h **** 
 541:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Reload Register Definitions */
 542:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 543:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 544:Drivers/CMSIS/Include/core_cm0plus.h **** 
 545:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Current Register Definitions */
 546:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 547:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 548:Drivers/CMSIS/Include/core_cm0plus.h **** 
 549:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Calibration Register Definitions */
 550:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 551:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 552:Drivers/CMSIS/Include/core_cm0plus.h **** 
 553:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 554:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 555:Drivers/CMSIS/Include/core_cm0plus.h **** 
 556:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 557:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 558:Drivers/CMSIS/Include/core_cm0plus.h **** 
 559:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SysTick */
ARM GAS  /tmp/ccVrsjnS.s 			page 68


 560:Drivers/CMSIS/Include/core_cm0plus.h **** 
 561:Drivers/CMSIS/Include/core_cm0plus.h **** #if (__MPU_PRESENT == 1U)
 562:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 563:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 564:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 565:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
 566:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 567:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 568:Drivers/CMSIS/Include/core_cm0plus.h **** 
 569:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 570:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
 571:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 572:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 573:Drivers/CMSIS/Include/core_cm0plus.h **** {
 574:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
 575:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
 576:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
 577:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 578:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 579:Drivers/CMSIS/Include/core_cm0plus.h **** } MPU_Type;
 580:Drivers/CMSIS/Include/core_cm0plus.h **** 
 581:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Type Register Definitions */
 582:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
 583:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 584:Drivers/CMSIS/Include/core_cm0plus.h **** 
 585:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
 586:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 587:Drivers/CMSIS/Include/core_cm0plus.h **** 
 588:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
 589:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
 590:Drivers/CMSIS/Include/core_cm0plus.h **** 
 591:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Control Register Definitions */
 592:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
 593:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 594:Drivers/CMSIS/Include/core_cm0plus.h **** 
 595:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
 596:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 597:Drivers/CMSIS/Include/core_cm0plus.h **** 
 598:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
 599:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
 600:Drivers/CMSIS/Include/core_cm0plus.h **** 
 601:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Number Register Definitions */
 602:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
 603:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
 604:Drivers/CMSIS/Include/core_cm0plus.h **** 
 605:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Base Address Register Definitions */
 606:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU 
 607:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU 
 608:Drivers/CMSIS/Include/core_cm0plus.h **** 
 609:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
 610:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 611:Drivers/CMSIS/Include/core_cm0plus.h **** 
 612:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
 613:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
 614:Drivers/CMSIS/Include/core_cm0plus.h **** 
 615:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Attribute and Size Register Definitions */
 616:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
ARM GAS  /tmp/ccVrsjnS.s 			page 69


 617:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 618:Drivers/CMSIS/Include/core_cm0plus.h **** 
 619:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
 620:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 621:Drivers/CMSIS/Include/core_cm0plus.h **** 
 622:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
 623:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
 624:Drivers/CMSIS/Include/core_cm0plus.h **** 
 625:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
 626:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
 627:Drivers/CMSIS/Include/core_cm0plus.h **** 
 628:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
 629:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 630:Drivers/CMSIS/Include/core_cm0plus.h **** 
 631:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
 632:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 633:Drivers/CMSIS/Include/core_cm0plus.h **** 
 634:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
 635:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 636:Drivers/CMSIS/Include/core_cm0plus.h **** 
 637:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
 638:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 639:Drivers/CMSIS/Include/core_cm0plus.h **** 
 640:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
 641:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 642:Drivers/CMSIS/Include/core_cm0plus.h **** 
 643:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
 644:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
 645:Drivers/CMSIS/Include/core_cm0plus.h **** 
 646:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_MPU */
 647:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 648:Drivers/CMSIS/Include/core_cm0plus.h **** 
 649:Drivers/CMSIS/Include/core_cm0plus.h **** 
 650:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 651:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 652:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 653:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ov
 654:Drivers/CMSIS/Include/core_cm0plus.h ****             Therefore they are not covered by the Cortex-M0+ header file.
 655:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 656:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 657:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CoreDebug */
 658:Drivers/CMSIS/Include/core_cm0plus.h **** 
 659:Drivers/CMSIS/Include/core_cm0plus.h **** 
 660:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 661:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 662:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 663:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 664:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 665:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 666:Drivers/CMSIS/Include/core_cm0plus.h **** 
 667:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 668:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 669:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 670:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of the bit field.
 671:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted value.
 672:Drivers/CMSIS/Include/core_cm0plus.h **** */
 673:Drivers/CMSIS/Include/core_cm0plus.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
ARM GAS  /tmp/ccVrsjnS.s 			page 70


 674:Drivers/CMSIS/Include/core_cm0plus.h **** 
 675:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 676:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 677:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 678:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of register.
 679:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted bit field value.
 680:Drivers/CMSIS/Include/core_cm0plus.h **** */
 681:Drivers/CMSIS/Include/core_cm0plus.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
 682:Drivers/CMSIS/Include/core_cm0plus.h **** 
 683:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_core_bitfield */
 684:Drivers/CMSIS/Include/core_cm0plus.h **** 
 685:Drivers/CMSIS/Include/core_cm0plus.h **** 
 686:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 687:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 688:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_base     Core Definitions
 689:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Definitions for base addresses, unions, and structures.
 690:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 691:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 692:Drivers/CMSIS/Include/core_cm0plus.h **** 
 693:Drivers/CMSIS/Include/core_cm0plus.h **** /* Memory mapping of Cortex-M0+ Hardware */
 694:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 695:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 696:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 697:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 698:Drivers/CMSIS/Include/core_cm0plus.h **** 
 699:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 700:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 701:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 702:Drivers/CMSIS/Include/core_cm0plus.h **** 
 703:Drivers/CMSIS/Include/core_cm0plus.h **** #if (__MPU_PRESENT == 1U)
 704:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
 705:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
 706:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 707:Drivers/CMSIS/Include/core_cm0plus.h **** 
 708:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} */
 709:Drivers/CMSIS/Include/core_cm0plus.h **** 
 710:Drivers/CMSIS/Include/core_cm0plus.h **** 
 711:Drivers/CMSIS/Include/core_cm0plus.h **** 
 712:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 713:Drivers/CMSIS/Include/core_cm0plus.h ****  *                Hardware Abstraction Layer
 714:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Function Interface contains:
 715:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Functions
 716:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Functions
 717:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register Access Functions
 718:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 719:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 720:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 721:Drivers/CMSIS/Include/core_cm0plus.h **** */
 722:Drivers/CMSIS/Include/core_cm0plus.h **** 
 723:Drivers/CMSIS/Include/core_cm0plus.h **** 
 724:Drivers/CMSIS/Include/core_cm0plus.h **** 
 725:Drivers/CMSIS/Include/core_cm0plus.h **** /* ##########################   NVIC functions  #################################### */
 726:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 727:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
 728:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 729:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 730:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
ARM GAS  /tmp/ccVrsjnS.s 			page 71


 731:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 732:Drivers/CMSIS/Include/core_cm0plus.h **** 
 733:Drivers/CMSIS/Include/core_cm0plus.h **** /* Interrupt Priorities are WORD accessible only under ARMv6M                   */
 734:Drivers/CMSIS/Include/core_cm0plus.h **** /* The following MACROS handle generation of the register offset and byte masks */
 735:Drivers/CMSIS/Include/core_cm0plus.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 736:Drivers/CMSIS/Include/core_cm0plus.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 737:Drivers/CMSIS/Include/core_cm0plus.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 738:Drivers/CMSIS/Include/core_cm0plus.h **** 
 739:Drivers/CMSIS/Include/core_cm0plus.h **** 
 740:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 741:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Enable External Interrupt
 742:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
 743:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
 744:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 745:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
 746:Drivers/CMSIS/Include/core_cm0plus.h **** {
 747:Drivers/CMSIS/Include/core_cm0plus.h ****   NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 748:Drivers/CMSIS/Include/core_cm0plus.h **** }
 749:Drivers/CMSIS/Include/core_cm0plus.h **** 
 750:Drivers/CMSIS/Include/core_cm0plus.h **** 
 751:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 752:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Disable External Interrupt
 753:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
 754:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
 755:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 756:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
 757:Drivers/CMSIS/Include/core_cm0plus.h **** {
 758:Drivers/CMSIS/Include/core_cm0plus.h ****   NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 759:Drivers/CMSIS/Include/core_cm0plus.h **** }
 760:Drivers/CMSIS/Include/core_cm0plus.h **** 
 761:Drivers/CMSIS/Include/core_cm0plus.h **** 
 762:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 763:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Pending Interrupt
 764:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
 765:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Interrupt number.
 766:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt status is not pending.
 767:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt status is pending.
 768:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 769:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
 770:Drivers/CMSIS/Include/core_cm0plus.h **** {
 771:Drivers/CMSIS/Include/core_cm0plus.h ****   return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL
 772:Drivers/CMSIS/Include/core_cm0plus.h **** }
 773:Drivers/CMSIS/Include/core_cm0plus.h **** 
 774:Drivers/CMSIS/Include/core_cm0plus.h **** 
 775:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 776:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Pending Interrupt
 777:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the pending bit of an external interrupt.
 778:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
 779:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 780:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
 781:Drivers/CMSIS/Include/core_cm0plus.h **** {
 782:Drivers/CMSIS/Include/core_cm0plus.h ****   NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 783:Drivers/CMSIS/Include/core_cm0plus.h **** }
 784:Drivers/CMSIS/Include/core_cm0plus.h **** 
 785:Drivers/CMSIS/Include/core_cm0plus.h **** 
 786:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 787:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Clear Pending Interrupt
ARM GAS  /tmp/ccVrsjnS.s 			page 72


 788:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Clears the pending bit of an external interrupt.
 789:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
 790:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 791:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 792:Drivers/CMSIS/Include/core_cm0plus.h **** {
 793:Drivers/CMSIS/Include/core_cm0plus.h ****   NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 794:Drivers/CMSIS/Include/core_cm0plus.h **** }
 795:Drivers/CMSIS/Include/core_cm0plus.h **** 
 796:Drivers/CMSIS/Include/core_cm0plus.h **** 
 797:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 798:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Interrupt Priority
 799:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the priority of an interrupt.
 800:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    The priority cannot be set for every core interrupt.
 801:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Interrupt number.
 802:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]  priority  Priority to set.
 803:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 804:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 805:Drivers/CMSIS/Include/core_cm0plus.h **** {
 806:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) < 0)
 807:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 808:Drivers/CMSIS/Include/core_cm0plus.h ****     SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))
 219              		.loc 6 808 0
 220 0090 0D4A     		ldr	r2, .L8+36
 221 0092 136A     		ldr	r3, [r2, #32]
 222 0094 1B02     		lsls	r3, r3, #8
 223 0096 1B0A     		lsrs	r3, r3, #8
 224 0098 1362     		str	r3, [r2, #32]
 225              	.LVL14:
 226              	.LBE57:
 227              	.LBE56:
 163:Src/main.c    **** 
 228              		.loc 1 163 0
 229              		@ sp needed
 230 009a 10BD     		pop	{r4, pc}
 231              	.LVL15:
 232              	.L7:
 127:Src/main.c    ****   }
 233              		.loc 1 127 0
 234 009c 7E31     		adds	r1, r1, #126
 235 009e 0B48     		ldr	r0, .L8+40
 236 00a0 FFF7FEFF 		bl	_Error_Handler
 237              	.LVL16:
 238              	.L9:
 239              		.align	2
 240              	.L8:
 241 00a4 00200240 		.word	1073881088
 242 00a8 00700040 		.word	1073770496
 243 00ac FFE7FFFF 		.word	-6145
 244 00b0 00100240 		.word	1073876992
 245 00b4 FF1FFFFF 		.word	-57345
 246 00b8 FFF8FFFF 		.word	-1793
 247 00bc FFC7FFFF 		.word	-14337
 248 00c0 D0FE3F00 		.word	4194000
 249 00c4 10E000E0 		.word	-536813552
 250 00c8 00ED00E0 		.word	-536810240
 251 00cc 00000000 		.word	.LC0
 252              		.cfi_endproc
ARM GAS  /tmp/ccVrsjnS.s 			page 73


 253              	.LFE408:
 255              		.section	.text.main,"ax",%progbits
 256              		.align	1
 257              		.global	main
 258              		.syntax unified
 259              		.code	16
 260              		.thumb_func
 261              		.fpu softvfp
 263              	main:
 264              	.LFB407:
  74:Src/main.c    ****   /* USER CODE BEGIN 1 */
 265              		.loc 1 74 0
 266              		.cfi_startproc
 267              		@ Volatile: function does not return.
 268              		@ args = 0, pretend = 0, frame = 0
 269              		@ frame_needed = 0, uses_anonymous_args = 0
 270 0000 10B5     		push	{r4, lr}
 271              	.LCFI1:
 272              		.cfi_def_cfa_offset 8
 273              		.cfi_offset 4, -8
 274              		.cfi_offset 14, -4
  82:Src/main.c    **** 
 275              		.loc 1 82 0
 276 0002 FFF7FEFF 		bl	HAL_Init
 277              	.LVL17:
  89:Src/main.c    **** 
 278              		.loc 1 89 0
 279 0006 FFF7FEFF 		bl	SystemClock_Config
 280              	.LVL18:
  96:Src/main.c    ****   MX_TIM2_Init();
 281              		.loc 1 96 0
 282 000a FFF7FEFF 		bl	MX_GPIO_Init
 283              	.LVL19:
  97:Src/main.c    ****   /* USER CODE BEGIN 2 */
 284              		.loc 1 97 0
 285 000e FFF7FEFF 		bl	MX_TIM2_Init
 286              	.LVL20:
  99:Src/main.c    ****   /* USER CODE END 2 */
 287              		.loc 1 99 0
 288 0012 FFF7FEFF 		bl	my_pwm_start
 289              	.LVL21:
 290              	.L11:
 291 0016 FEE7     		b	.L11
 292              		.cfi_endproc
 293              	.LFE407:
 295              		.comm	htim_local,56,4
 296              		.section	.rodata.SystemClock_Config.str1.4,"aMS",%progbits,1
 297              		.align	2
 298              	.LC0:
 299 0000 5372632F 		.ascii	"Src/main.c\000"
 299      6D61696E 
 299      2E6300
 300              		.text
 301              	.Letext0:
 302              		.file 7 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l011xx.h"
 303              		.file 8 "/usr/local/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/machine/_default_type
 304              		.file 9 "/usr/local/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/_stdint.h"
ARM GAS  /tmp/ccVrsjnS.s 			page 74


 305              		.file 10 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/system_stm32l0xx.h"
 306              		.file 11 "/usr/local/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/lock.h"
 307              		.file 12 "/usr/local/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/_types.h"
 308              		.file 13 "/usr/local/gcc-arm-none-eabi-6-2017-q2-update/lib/gcc/arm-none-eabi/6.3.1/include/stddef
 309              		.file 14 "/usr/local/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/reent.h"
 310              		.file 15 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
 311              		.file 16 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h"
 312              		.file 17 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim.h"
 313              		.file 18 "Inc/tim.h"
 314              		.file 19 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_utils.h"
 315              		.file 20 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h"
 316              		.file 21 "Inc/gpio.h"
 317              		.file 22 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_dma.h"
ARM GAS  /tmp/ccVrsjnS.s 			page 75


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccVrsjnS.s:16     .text._Error_Handler:0000000000000000 $t
     /tmp/ccVrsjnS.s:23     .text._Error_Handler:0000000000000000 _Error_Handler
     /tmp/ccVrsjnS.s:39     .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccVrsjnS.s:46     .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccVrsjnS.s:241    .text.SystemClock_Config:00000000000000a4 $d
     /tmp/ccVrsjnS.s:256    .text.main:0000000000000000 $t
     /tmp/ccVrsjnS.s:263    .text.main:0000000000000000 main
                            *COM*:0000000000000038 htim_local
     /tmp/ccVrsjnS.s:297    .rodata.SystemClock_Config.str1.4:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
LL_Init1msTick
LL_SetSystemCoreClock
HAL_Init
MX_GPIO_Init
MX_TIM2_Init
my_pwm_start
