C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/image_buffer.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/image_buffer.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity image_buffer
-- Compiling architecture Behavioral of image_buffer

} {} {}} C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/configuration_module.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/configuration_module.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity configuration_module
-- Compiling architecture Behavioral of configuration_module

} {} {}} C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/debounce_2.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/debounce_2.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity debounce_2
-- Compiling architecture logic of debounce_2

} {} {}} C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/enable_pic_source_logic.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/enable_pic_source_logic.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity enable_pic_source_logic
-- Compiling architecture Behavioral of enable_pic_source_logic

} {} {}} C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/trig_acq_module.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/trig_acq_module.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity trig_acq_module
-- Compiling architecture Behavioral of trig_acq_module

} {} {}} C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image/source/debounce_2.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image/source/debounce_2.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity debounce_2
-- Compiling architecture logic of debounce_2

} {} {}} C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/counter.vhd {2 {vcom -work work -2008 -explicit -stats=none C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/counter.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package MATH_REAL
-- Compiling entity counter
-- Compiling architecture Behavioral of counter
** Warning: C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/counter.vhd(30): (vcom-1937) Choice in ordinary CASE statement alternative must be locally static.
** Warning: C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/counter.vhd(33): (vcom-1937) Choice in ordinary CASE statement alternative must be locally static.
** Warning: C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/counter.vhd(36): (vcom-1937) Choice in ordinary CASE statement alternative must be locally static.
** Warning: C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/counter.vhd(39): (vcom-1937) Choice in ordinary CASE statement alternative must be locally static.

} {} {}} C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/debounce_2_tb.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/debounce_2_tb.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity debounce_2_tb
-- Compiling architecture Behavioral of debounce_2_tb

} {} {}} C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/HM0360_Interface_top_level_tb.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/HM0360_Interface_top_level_tb.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity HM0360_Interface_top_level_tb
-- Compiling architecture Behavioral of HM0360_Interface_top_level_tb

} {} {}} C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/HM0360_device.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/HM0360_device.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity HM0360_device
-- Compiling architecture Behavioral of HM0360_device

} {} {}} C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/debounce.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/debounce.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity debounce
-- Compiling architecture logic of debounce

} {} {}} C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/HM0360_serial_master.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/HM0360_serial_master.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity HM0360_serial_master
-- Compiling architecture Behavioral of HM0360_serial_master

} {} {}} C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/prescaler.vhd {1 {vcom -work work -2008 -explicit -stats=none C:/Users/miche/Desktop/my_designs/HM0360/HM0360_image_capture/source/HM0360_image_capture_impl/prescaler.vhd
Model Technology ModelSim - Lattice FPGA Edition vcom 2021.4 Compiler 2021.10 Oct 14 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package MATH_REAL
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity prescaler
-- Compiling architecture Behavioral of prescaler

} {} {}}
