SIRFSOC_USBPHY_PLL_BYPASS	,	V_29
to_stdclk	,	F_34
parent	,	V_35
ret2	,	V_41
clk_pll2	,	V_44
__clk_get_rate	,	F_20
SIRFSOC_USBPHY_PLL_CTRL	,	V_27
ret1	,	V_40
clk_pll1	,	V_43
cur_parent	,	V_42
SIRFSOC_CLKC_CLK_EN0	,	V_49
fin	,	V_7
std_clk_is_enabled	,	F_33
clk_dmn	,	V_31
bit	,	V_46
enable_bit	,	V_48
hw	,	V_5
hold	,	V_37
__clk_get_hw	,	F_18
reg	,	V_1
u32	,	T_1
SIRFSOC_USBPHY_PLL_POWERDOWN	,	V_28
"mem"	,	L_2
MHZ	,	V_18
val	,	V_3
regofs	,	V_11
unlikely	,	F_12
init	,	V_33
clk	,	V_9
clkc_readl	,	F_1
bits	,	V_39
clk_get_parent	,	F_16
dmn_clk_get_parent	,	F_24
sirfsoc_clk_vbase	,	V_2
to_dmnclk	,	F_25
to_pllclk	,	F_6
clk_set_parent	,	F_31
do_div	,	F_10
clk_get_rate	,	F_17
pll_parent_clk	,	V_24
cpu_clk_recalc_rate	,	F_19
pll_clk_round_rate	,	F_9
sirfsoc_rsc_vbase	,	V_26
clk_pll	,	V_8
nf	,	V_15
name	,	V_34
clk_set_rate	,	F_32
pll_clk_set_rate	,	F_11
pll_parent_rate	,	V_25
wait	,	V_36
nr	,	V_16
BUG_ON	,	F_13
usb_pll_clk_disable	,	F_22
"io"	,	L_1
usb_pll_clk_enable	,	F_21
std_clk_disable	,	F_36
parent_rate	,	V_6
od	,	V_17
rate	,	V_19
dividend	,	V_20
cpu_clk_set_rate	,	F_30
regcfg2	,	V_10
pll_clk_recalc_rate	,	F_5
clk_hw	,	V_4
dmn_clk_recalc_rate	,	F_27
usb_pll_clk_recalc_rate	,	F_23
cfg0	,	V_14
parent_clk	,	V_23
readl	,	F_2
u8	,	T_3
dmn_clk_set_rate	,	F_29
clk_std	,	V_47
writel	,	F_4
cfg	,	V_32
WARN_ON	,	F_8
dmn_clk_set_parent	,	F_26
BIT	,	F_7
cpu_clk_round_rate	,	F_15
SIRFSOC_CLKC_PLL1_CFG2	,	V_12
SIRFSOC_CLKC_PLL1_CFG0	,	V_13
EINVAL	,	V_21
SIRFSOC_CLKC_PLL1_CFG1	,	V_22
u64	,	T_2
dmn_clk_round_rate	,	F_28
std_clk_enable	,	F_35
SIRFSOC_USBPHY_PLL_LOCK	,	V_30
clk_pll3	,	V_45
clkc_writel	,	F_3
cpu_relax	,	F_14
ratio	,	V_38
