INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dgknd/OneDrive/Belgeler/GitHub/FPGA/SPI/SPI.srcs/sim_1/new/spi_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_TB'
