// Seed: 2751675228
module module_0 (
    output uwire id_0,
    input tri id_1,
    input supply0 id_2
);
  supply0 id_4 = 1'b0;
  wire id_5;
  supply1 id_6;
  wire id_7;
  module_2(
      id_1,
      id_1,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2
  );
  assign id_6 = 1;
endmodule
module module_1 (
    input  wand id_0,
    input  tri  id_1,
    output tri0 id_2
);
  assign id_2 = id_1;
  module_0(
      id_2, id_1, id_1
  );
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_2 (
    input wire id_0,
    input tri0 id_1,
    input wire id_2,
    output wire id_3,
    input tri1 id_4
    , id_35,
    output supply0 id_5,
    output supply1 id_6,
    output supply0 id_7,
    input wire id_8,
    input wand id_9,
    output tri0 id_10,
    input tri id_11,
    input supply0 id_12,
    output wire id_13,
    input tri1 id_14,
    output tri0 id_15,
    output wire id_16,
    input supply1 id_17,
    output supply1 id_18,
    output tri id_19,
    input wand id_20,
    input uwire id_21,
    output supply0 id_22,
    output tri0 id_23,
    input tri0 id_24,
    output wire id_25,
    output tri1 id_26,
    input uwire id_27,
    input uwire id_28,
    output wire id_29
    , id_36,
    input wor id_30,
    output tri0 id_31,
    output wire id_32,
    input uwire id_33
    , id_37
);
endmodule
