
*** Running vivado
    with args -log matrixmul.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source matrixmul.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source matrixmul.tcl -notrace
Command: open_checkpoint /home/vishal/Desktop/HLS/matrixmul_vivado/matrixmul_vivado.runs/impl_1/matrixmul.dcp
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2324.039 ; gain = 0.000 ; free physical = 147 ; free virtual = 10282
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2324.039 ; gain = 0.000 ; free physical = 155 ; free virtual = 10216
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 35 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 44e551ea
----- Checksum: PlaceDB: 00000000 ShapeSum: 44e551ea RouteDB: 00000000 
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 2324.039 ; gain = 1000.477 ; free physical = 154 ; free virtual = 10215
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2388.070 ; gain = 64.031 ; free physical = 281 ; free virtual = 10152

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 4fe65ccf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2660.859 ; gain = 272.789 ; free physical = 155 ; free virtual = 9973

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4fe65ccf

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2939.781 ; gain = 0.000 ; free physical = 200 ; free virtual = 9679
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 4fe65ccf

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2939.781 ; gain = 0.000 ; free physical = 200 ; free virtual = 9679
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 52b68ba6

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2939.781 ; gain = 0.000 ; free physical = 200 ; free virtual = 9679
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 52b68ba6

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2971.797 ; gain = 32.016 ; free physical = 188 ; free virtual = 9666
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 52b68ba6

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2971.797 ; gain = 32.016 ; free physical = 187 ; free virtual = 9665
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 52b68ba6

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2971.797 ; gain = 32.016 ; free physical = 186 ; free virtual = 9664
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2971.797 ; gain = 0.000 ; free physical = 186 ; free virtual = 9664
Ending Logic Optimization Task | Checksum: e632d0ca

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2971.797 ; gain = 32.016 ; free physical = 186 ; free virtual = 9664

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e632d0ca

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2971.797 ; gain = 0.000 ; free physical = 183 ; free virtual = 9662

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e632d0ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2971.797 ; gain = 0.000 ; free physical = 183 ; free virtual = 9662

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2971.797 ; gain = 0.000 ; free physical = 183 ; free virtual = 9662
Ending Netlist Obfuscation Task | Checksum: e632d0ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2971.797 ; gain = 0.000 ; free physical = 183 ; free virtual = 9662
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 2971.797 ; gain = 647.758 ; free physical = 182 ; free virtual = 9662
INFO: [Common 17-1381] The checkpoint '/home/vishal/Desktop/HLS/matrixmul_vivado/matrixmul_vivado.runs/impl_1/matrixmul_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file matrixmul_drc_opted.rpt -pb matrixmul_drc_opted.pb -rpx matrixmul_drc_opted.rpx
Command: report_drc -file matrixmul_drc_opted.rpt -pb matrixmul_drc_opted.pb -rpx matrixmul_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vishal/Desktop/HLS/matrixmul_vivado/matrixmul_vivado.runs/impl_1/matrixmul_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3143.832 ; gain = 132.016 ; free physical = 241 ; free virtual = 9628
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.832 ; gain = 0.000 ; free physical = 223 ; free virtual = 9611
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7a94bc59

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3143.832 ; gain = 0.000 ; free physical = 223 ; free virtual = 9611
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3143.832 ; gain = 0.000 ; free physical = 223 ; free virtual = 9611

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b0c94253

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3143.832 ; gain = 0.000 ; free physical = 160 ; free virtual = 9543

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1aaf1e5ac

Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 3590.457 ; gain = 446.625 ; free physical = 187 ; free virtual = 8397

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1aaf1e5ac

Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 3590.457 ; gain = 446.625 ; free physical = 185 ; free virtual = 8397
Phase 1 Placer Initialization | Checksum: 1aaf1e5ac

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 3590.457 ; gain = 446.625 ; free physical = 175 ; free virtual = 8391

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: d176fb8c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 3590.457 ; gain = 446.625 ; free physical = 157 ; free virtual = 8386

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: d176fb8c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 3590.457 ; gain = 446.625 ; free physical = 154 ; free virtual = 8370

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: d176fb8c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 3705.816 ; gain = 561.984 ; free physical = 352 ; free virtual = 8386

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: d176fb8c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 3705.816 ; gain = 561.984 ; free physical = 352 ; free virtual = 8386
Phase 2.1.1 Partition Driven Placement | Checksum: d176fb8c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 3705.816 ; gain = 561.984 ; free physical = 352 ; free virtual = 8386
Phase 2.1 Floorplanning | Checksum: d176fb8c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 3705.816 ; gain = 561.984 ; free physical = 352 ; free virtual = 8386

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: d176fb8c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 3705.816 ; gain = 561.984 ; free physical = 352 ; free virtual = 8386

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: d176fb8c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 3705.816 ; gain = 561.984 ; free physical = 352 ; free virtual = 8386

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: fd33d965

Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 3862.852 ; gain = 719.020 ; free physical = 335 ; free virtual = 8250
Phase 2 Global Placement | Checksum: fd33d965

Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 3862.852 ; gain = 719.020 ; free physical = 336 ; free virtual = 8251

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fd33d965

Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 3862.852 ; gain = 719.020 ; free physical = 270 ; free virtual = 8187

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fd33d965

Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 3862.852 ; gain = 719.020 ; free physical = 261 ; free virtual = 8179

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1c977a61c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 3862.852 ; gain = 719.020 ; free physical = 225 ; free virtual = 8144

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 116fe755c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 3862.852 ; gain = 719.020 ; free physical = 221 ; free virtual = 8142

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1eb88ed7f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 3862.852 ; gain = 719.020 ; free physical = 199 ; free virtual = 8123
Phase 3.3.3 Slice Area Swap | Checksum: 1eb88ed7f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 3862.852 ; gain = 719.020 ; free physical = 194 ; free virtual = 8120
Phase 3.3 Small Shape DP | Checksum: 1f4146999

Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 3862.852 ; gain = 719.020 ; free physical = 199 ; free virtual = 8129

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1f4146999

Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 3862.852 ; gain = 719.020 ; free physical = 160 ; free virtual = 8105

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1f4146999

Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 3862.852 ; gain = 719.020 ; free physical = 160 ; free virtual = 8105
Phase 3 Detail Placement | Checksum: 1f4146999

Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 3862.852 ; gain = 719.020 ; free physical = 160 ; free virtual = 8105

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1f4146999

Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 3862.852 ; gain = 719.020 ; free physical = 352 ; free virtual = 8157
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3870.848 ; gain = 0.000 ; free physical = 427 ; free virtual = 8283

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2e000ae8a

Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 3870.848 ; gain = 727.016 ; free physical = 436 ; free virtual = 8292

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2e000ae8a

Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 3870.848 ; gain = 727.016 ; free physical = 436 ; free virtual = 8293
Phase 4.3 Placer Reporting | Checksum: 2e000ae8a

Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 3870.848 ; gain = 727.016 ; free physical = 436 ; free virtual = 8293

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3870.848 ; gain = 0.000 ; free physical = 436 ; free virtual = 8292

Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 3870.848 ; gain = 727.016 ; free physical = 436 ; free virtual = 8292
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2c30e7d34

Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 3870.848 ; gain = 727.016 ; free physical = 436 ; free virtual = 8293
Ending Placer Task | Checksum: 20a9c6184

Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 3870.848 ; gain = 727.016 ; free physical = 438 ; free virtual = 8295
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:09 . Memory (MB): peak = 3870.848 ; gain = 727.016 ; free physical = 571 ; free virtual = 8429
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3870.848 ; gain = 0.000 ; free physical = 563 ; free virtual = 8424
INFO: [Common 17-1381] The checkpoint '/home/vishal/Desktop/HLS/matrixmul_vivado/matrixmul_vivado.runs/impl_1/matrixmul_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file matrixmul_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3870.848 ; gain = 0.000 ; free physical = 528 ; free virtual = 8392
INFO: [runtcl-4] Executing : report_utilization -file matrixmul_utilization_placed.rpt -pb matrixmul_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file matrixmul_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3870.848 ; gain = 0.000 ; free physical = 565 ; free virtual = 8432
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 4362.965 ; gain = 492.117 ; free physical = 1501 ; free virtual = 8870
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 4362.965 ; gain = 492.117 ; free physical = 1501 ; free virtual = 8870
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4378.973 ; gain = 8.004 ; free physical = 1493 ; free virtual = 8865
INFO: [Common 17-1381] The checkpoint '/home/vishal/Desktop/HLS/matrixmul_vivado/matrixmul_vivado.runs/impl_1/matrixmul_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e99ffdc4 ConstDB: 0 ShapeSum: 35101ecf RouteDB: ebec44f1
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 4394.980 ; gain = 0.000 ; free physical = 1311 ; free virtual = 8715
Post Restoration Checksum: NetGraph: 9c3651b0 NumContArr: 8c76386a Constraints: 8594ea18 Timing: 0
Phase 1 Build RT Design | Checksum: 1ae417432

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 4394.980 ; gain = 0.000 ; free physical = 1234 ; free virtual = 8669

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1ae417432

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 4394.980 ; gain = 0.000 ; free physical = 1168 ; free virtual = 8609

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1ae417432

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 4394.980 ; gain = 0.000 ; free physical = 1168 ; free virtual = 8608

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1fa5050b4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 4439.156 ; gain = 44.176 ; free physical = 1160 ; free virtual = 8608

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 237
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 222
  Number of Partially Routed Nets     = 15
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1fa5050b4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 4439.156 ; gain = 44.176 ; free physical = 1165 ; free virtual = 8614

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1fa5050b4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 4439.156 ; gain = 44.176 ; free physical = 1163 ; free virtual = 8614
Phase 3 Initial Routing | Checksum: 14e8c9c19

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 4439.156 ; gain = 44.176 ; free physical = 1126 ; free virtual = 8579

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1483ce36d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 4439.156 ; gain = 44.176 ; free physical = 1121 ; free virtual = 8578
Phase 4 Rip-up And Reroute | Checksum: 1483ce36d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 4439.156 ; gain = 44.176 ; free physical = 1121 ; free virtual = 8578

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 159544670

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 4439.156 ; gain = 44.176 ; free physical = 1124 ; free virtual = 8581

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 159544670

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 4439.156 ; gain = 44.176 ; free physical = 1124 ; free virtual = 8581
Phase 6 Post Hold Fix | Checksum: 159544670

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 4439.156 ; gain = 44.176 ; free physical = 1124 ; free virtual = 8581

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0208353 %
  Global Horizontal Routing Utilization  = 0.017783 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.9014%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 19.9052%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 13.4615%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 13.4615%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 159544670

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 4439.156 ; gain = 44.176 ; free physical = 1134 ; free virtual = 8589

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 159544670

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 4439.156 ; gain = 44.176 ; free physical = 1129 ; free virtual = 8583

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 159544670

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 4439.156 ; gain = 44.176 ; free physical = 1128 ; free virtual = 8584

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 159544670

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 4439.156 ; gain = 44.176 ; free physical = 1131 ; free virtual = 8587
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 1e+30 .
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 4439.156 ; gain = 44.176 ; free physical = 1217 ; free virtual = 8674

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4439.156 ; gain = 60.184 ; free physical = 1217 ; free virtual = 8674
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4439.156 ; gain = 0.000 ; free physical = 1208 ; free virtual = 8670
INFO: [Common 17-1381] The checkpoint '/home/vishal/Desktop/HLS/matrixmul_vivado/matrixmul_vivado.runs/impl_1/matrixmul_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file matrixmul_drc_routed.rpt -pb matrixmul_drc_routed.pb -rpx matrixmul_drc_routed.rpx
Command: report_drc -file matrixmul_drc_routed.rpt -pb matrixmul_drc_routed.pb -rpx matrixmul_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vishal/Desktop/HLS/matrixmul_vivado/matrixmul_vivado.runs/impl_1/matrixmul_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file matrixmul_methodology_drc_routed.rpt -pb matrixmul_methodology_drc_routed.pb -rpx matrixmul_methodology_drc_routed.rpx
Command: report_methodology -file matrixmul_methodology_drc_routed.rpt -pb matrixmul_methodology_drc_routed.pb -rpx matrixmul_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/vishal/Desktop/HLS/matrixmul_vivado/matrixmul_vivado.runs/impl_1/matrixmul_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file matrixmul_power_routed.rpt -pb matrixmul_power_summary_routed.pb -rpx matrixmul_power_routed.rpx
Command: report_power -file matrixmul_power_routed.rpt -pb matrixmul_power_summary_routed.pb -rpx matrixmul_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
70 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 4471.172 ; gain = 16.008 ; free physical = 797 ; free virtual = 8471
INFO: [runtcl-4] Executing : report_route_status -file matrixmul_route_status.rpt -pb matrixmul_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file matrixmul_timing_summary_routed.rpt -pb matrixmul_timing_summary_routed.pb -rpx matrixmul_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file matrixmul_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file matrixmul_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file matrixmul_bus_skew_routed.rpt -pb matrixmul_bus_skew_routed.pb -rpx matrixmul_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jan 24 16:04:27 2023...
