///Register `APB1LENR` reader
pub type R = crate::R<APB1LENRrs>;
///Register `APB1LENR` writer
pub type W = crate::W<APB1LENRrs>;
///Field `TIM2EN` reader - TIM2 enable
pub type TIM2EN_R = crate::BitReader;
///Field `TIM2EN` writer - TIM2 enable
pub type TIM2EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM3EN` reader - TIM3 enable
pub type TIM3EN_R = crate::BitReader;
///Field `TIM3EN` writer - TIM3 enable
pub type TIM3EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM4EN` reader - TIM4 enable
pub type TIM4EN_R = crate::BitReader;
///Field `TIM4EN` writer - TIM4 enable
pub type TIM4EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM5EN` reader - TIM5 enable
pub type TIM5EN_R = crate::BitReader;
///Field `TIM5EN` writer - TIM5 enable
pub type TIM5EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM6EN` reader - TIM6 enable
pub type TIM6EN_R = crate::BitReader;
///Field `TIM6EN` writer - TIM6 enable
pub type TIM6EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM7EN` reader - TIM7 enable
pub type TIM7EN_R = crate::BitReader;
///Field `TIM7EN` writer - TIM7 enable
pub type TIM7EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM12EN` reader - TIM12 enable
pub type TIM12EN_R = crate::BitReader;
///Field `TIM12EN` writer - TIM12 enable
pub type TIM12EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM13EN` reader - TIM13 enable
pub type TIM13EN_R = crate::BitReader;
///Field `TIM13EN` writer - TIM13 enable
pub type TIM13EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM14EN` reader - TIM14 enable
pub type TIM14EN_R = crate::BitReader;
///Field `TIM14EN` writer - TIM14 enable
pub type TIM14EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LPTIM1EN` reader - LPTIM1 enable
pub type LPTIM1EN_R = crate::BitReader;
///Field `LPTIM1EN` writer - LPTIM1 enable
pub type LPTIM1EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `WWDGEN` reader - WWDG enable
pub type WWDGEN_R = crate::BitReader;
///Field `WWDGEN` writer - WWDG enable
pub type WWDGEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM10EN` reader - TIM10 enable
pub type TIM10EN_R = crate::BitReader;
///Field `TIM10EN` writer - TIM10 enable
pub type TIM10EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM11EN` reader - TIM11 enable
pub type TIM11EN_R = crate::BitReader;
///Field `TIM11EN` writer - TIM11 enable
pub type TIM11EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SPI2EN` reader - SPI2 enable
pub type SPI2EN_R = crate::BitReader;
///Field `SPI2EN` writer - SPI2 enable
pub type SPI2EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SPI3EN` reader - SPI3 enable
pub type SPI3EN_R = crate::BitReader;
///Field `SPI3EN` writer - SPI3 enable
pub type SPI3EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SPDIFRX1EN` reader - SPDIFRX1 enable
pub type SPDIFRX1EN_R = crate::BitReader;
///Field `SPDIFRX1EN` writer - SPDIFRX1 enable
pub type SPDIFRX1EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `USART2EN` reader - USART2 enable
pub type USART2EN_R = crate::BitReader;
///Field `USART2EN` writer - USART2 enable
pub type USART2EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `USART3EN` reader - USART3 enable
pub type USART3EN_R = crate::BitReader;
///Field `USART3EN` writer - USART3 enable
pub type USART3EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART4EN` reader - UART4 enable
pub type UART4EN_R = crate::BitReader;
///Field `UART4EN` writer - UART4 enable
pub type UART4EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART5EN` reader - UART5 enable
pub type UART5EN_R = crate::BitReader;
///Field `UART5EN` writer - UART5 enable
pub type UART5EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C1EN` reader - I2C1 enable
pub type I2C1EN_R = crate::BitReader;
///Field `I2C1EN` writer - I2C1 enable
pub type I2C1EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C2EN` reader - I2C2 enable
pub type I2C2EN_R = crate::BitReader;
///Field `I2C2EN` writer - I2C2 enable
pub type I2C2EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C3EN` reader - I2C3 enable
pub type I2C3EN_R = crate::BitReader;
///Field `I2C3EN` writer - I2C3 enable
pub type I2C3EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I3C1EN` reader - I3C1 enable
pub type I3C1EN_R = crate::BitReader;
///Field `I3C1EN` writer - I3C1 enable
pub type I3C1EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I3C2EN` reader - I3C2 enable
pub type I3C2EN_R = crate::BitReader;
///Field `I3C2EN` writer - I3C2 enable
pub type I3C2EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART7EN` reader - UART7 enable
pub type UART7EN_R = crate::BitReader;
///Field `UART7EN` writer - UART7 enable
pub type UART7EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART8EN` reader - UART8 enable
pub type UART8EN_R = crate::BitReader;
///Field `UART8EN` writer - UART8 enable
pub type UART8EN_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - TIM2 enable
    #[inline(always)]
    pub fn tim2en(&self) -> TIM2EN_R {
        TIM2EN_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - TIM3 enable
    #[inline(always)]
    pub fn tim3en(&self) -> TIM3EN_R {
        TIM3EN_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - TIM4 enable
    #[inline(always)]
    pub fn tim4en(&self) -> TIM4EN_R {
        TIM4EN_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - TIM5 enable
    #[inline(always)]
    pub fn tim5en(&self) -> TIM5EN_R {
        TIM5EN_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - TIM6 enable
    #[inline(always)]
    pub fn tim6en(&self) -> TIM6EN_R {
        TIM6EN_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - TIM7 enable
    #[inline(always)]
    pub fn tim7en(&self) -> TIM7EN_R {
        TIM7EN_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - TIM12 enable
    #[inline(always)]
    pub fn tim12en(&self) -> TIM12EN_R {
        TIM12EN_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - TIM13 enable
    #[inline(always)]
    pub fn tim13en(&self) -> TIM13EN_R {
        TIM13EN_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - TIM14 enable
    #[inline(always)]
    pub fn tim14en(&self) -> TIM14EN_R {
        TIM14EN_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - LPTIM1 enable
    #[inline(always)]
    pub fn lptim1en(&self) -> LPTIM1EN_R {
        LPTIM1EN_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 11 - WWDG enable
    #[inline(always)]
    pub fn wwdgen(&self) -> WWDGEN_R {
        WWDGEN_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - TIM10 enable
    #[inline(always)]
    pub fn tim10en(&self) -> TIM10EN_R {
        TIM10EN_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - TIM11 enable
    #[inline(always)]
    pub fn tim11en(&self) -> TIM11EN_R {
        TIM11EN_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - SPI2 enable
    #[inline(always)]
    pub fn spi2en(&self) -> SPI2EN_R {
        SPI2EN_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - SPI3 enable
    #[inline(always)]
    pub fn spi3en(&self) -> SPI3EN_R {
        SPI3EN_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - SPDIFRX1 enable
    #[inline(always)]
    pub fn spdifrx1en(&self) -> SPDIFRX1EN_R {
        SPDIFRX1EN_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - USART2 enable
    #[inline(always)]
    pub fn usart2en(&self) -> USART2EN_R {
        USART2EN_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - USART3 enable
    #[inline(always)]
    pub fn usart3en(&self) -> USART3EN_R {
        USART3EN_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - UART4 enable
    #[inline(always)]
    pub fn uart4en(&self) -> UART4EN_R {
        UART4EN_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - UART5 enable
    #[inline(always)]
    pub fn uart5en(&self) -> UART5EN_R {
        UART5EN_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - I2C1 enable
    #[inline(always)]
    pub fn i2c1en(&self) -> I2C1EN_R {
        I2C1EN_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - I2C2 enable
    #[inline(always)]
    pub fn i2c2en(&self) -> I2C2EN_R {
        I2C2EN_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - I2C3 enable
    #[inline(always)]
    pub fn i2c3en(&self) -> I2C3EN_R {
        I2C3EN_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - I3C1 enable
    #[inline(always)]
    pub fn i3c1en(&self) -> I3C1EN_R {
        I3C1EN_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - I3C2 enable
    #[inline(always)]
    pub fn i3c2en(&self) -> I3C2EN_R {
        I3C2EN_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 30 - UART7 enable
    #[inline(always)]
    pub fn uart7en(&self) -> UART7EN_R {
        UART7EN_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - UART8 enable
    #[inline(always)]
    pub fn uart8en(&self) -> UART8EN_R {
        UART8EN_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("APB1LENR")
            .field("tim2en", &self.tim2en())
            .field("tim3en", &self.tim3en())
            .field("tim4en", &self.tim4en())
            .field("tim5en", &self.tim5en())
            .field("tim6en", &self.tim6en())
            .field("tim7en", &self.tim7en())
            .field("tim12en", &self.tim12en())
            .field("tim13en", &self.tim13en())
            .field("tim14en", &self.tim14en())
            .field("lptim1en", &self.lptim1en())
            .field("wwdgen", &self.wwdgen())
            .field("tim10en", &self.tim10en())
            .field("tim11en", &self.tim11en())
            .field("spi2en", &self.spi2en())
            .field("spi3en", &self.spi3en())
            .field("spdifrx1en", &self.spdifrx1en())
            .field("usart2en", &self.usart2en())
            .field("usart3en", &self.usart3en())
            .field("uart4en", &self.uart4en())
            .field("uart5en", &self.uart5en())
            .field("i2c1en", &self.i2c1en())
            .field("i2c2en", &self.i2c2en())
            .field("i2c3en", &self.i2c3en())
            .field("i3c1en", &self.i3c1en())
            .field("i3c2en", &self.i3c2en())
            .field("uart7en", &self.uart7en())
            .field("uart8en", &self.uart8en())
            .finish()
    }
}
impl W {
    ///Bit 0 - TIM2 enable
    #[inline(always)]
    pub fn tim2en(&mut self) -> TIM2EN_W<'_, APB1LENRrs> {
        TIM2EN_W::new(self, 0)
    }
    ///Bit 1 - TIM3 enable
    #[inline(always)]
    pub fn tim3en(&mut self) -> TIM3EN_W<'_, APB1LENRrs> {
        TIM3EN_W::new(self, 1)
    }
    ///Bit 2 - TIM4 enable
    #[inline(always)]
    pub fn tim4en(&mut self) -> TIM4EN_W<'_, APB1LENRrs> {
        TIM4EN_W::new(self, 2)
    }
    ///Bit 3 - TIM5 enable
    #[inline(always)]
    pub fn tim5en(&mut self) -> TIM5EN_W<'_, APB1LENRrs> {
        TIM5EN_W::new(self, 3)
    }
    ///Bit 4 - TIM6 enable
    #[inline(always)]
    pub fn tim6en(&mut self) -> TIM6EN_W<'_, APB1LENRrs> {
        TIM6EN_W::new(self, 4)
    }
    ///Bit 5 - TIM7 enable
    #[inline(always)]
    pub fn tim7en(&mut self) -> TIM7EN_W<'_, APB1LENRrs> {
        TIM7EN_W::new(self, 5)
    }
    ///Bit 6 - TIM12 enable
    #[inline(always)]
    pub fn tim12en(&mut self) -> TIM12EN_W<'_, APB1LENRrs> {
        TIM12EN_W::new(self, 6)
    }
    ///Bit 7 - TIM13 enable
    #[inline(always)]
    pub fn tim13en(&mut self) -> TIM13EN_W<'_, APB1LENRrs> {
        TIM13EN_W::new(self, 7)
    }
    ///Bit 8 - TIM14 enable
    #[inline(always)]
    pub fn tim14en(&mut self) -> TIM14EN_W<'_, APB1LENRrs> {
        TIM14EN_W::new(self, 8)
    }
    ///Bit 9 - LPTIM1 enable
    #[inline(always)]
    pub fn lptim1en(&mut self) -> LPTIM1EN_W<'_, APB1LENRrs> {
        LPTIM1EN_W::new(self, 9)
    }
    ///Bit 11 - WWDG enable
    #[inline(always)]
    pub fn wwdgen(&mut self) -> WWDGEN_W<'_, APB1LENRrs> {
        WWDGEN_W::new(self, 11)
    }
    ///Bit 12 - TIM10 enable
    #[inline(always)]
    pub fn tim10en(&mut self) -> TIM10EN_W<'_, APB1LENRrs> {
        TIM10EN_W::new(self, 12)
    }
    ///Bit 13 - TIM11 enable
    #[inline(always)]
    pub fn tim11en(&mut self) -> TIM11EN_W<'_, APB1LENRrs> {
        TIM11EN_W::new(self, 13)
    }
    ///Bit 14 - SPI2 enable
    #[inline(always)]
    pub fn spi2en(&mut self) -> SPI2EN_W<'_, APB1LENRrs> {
        SPI2EN_W::new(self, 14)
    }
    ///Bit 15 - SPI3 enable
    #[inline(always)]
    pub fn spi3en(&mut self) -> SPI3EN_W<'_, APB1LENRrs> {
        SPI3EN_W::new(self, 15)
    }
    ///Bit 16 - SPDIFRX1 enable
    #[inline(always)]
    pub fn spdifrx1en(&mut self) -> SPDIFRX1EN_W<'_, APB1LENRrs> {
        SPDIFRX1EN_W::new(self, 16)
    }
    ///Bit 17 - USART2 enable
    #[inline(always)]
    pub fn usart2en(&mut self) -> USART2EN_W<'_, APB1LENRrs> {
        USART2EN_W::new(self, 17)
    }
    ///Bit 18 - USART3 enable
    #[inline(always)]
    pub fn usart3en(&mut self) -> USART3EN_W<'_, APB1LENRrs> {
        USART3EN_W::new(self, 18)
    }
    ///Bit 19 - UART4 enable
    #[inline(always)]
    pub fn uart4en(&mut self) -> UART4EN_W<'_, APB1LENRrs> {
        UART4EN_W::new(self, 19)
    }
    ///Bit 20 - UART5 enable
    #[inline(always)]
    pub fn uart5en(&mut self) -> UART5EN_W<'_, APB1LENRrs> {
        UART5EN_W::new(self, 20)
    }
    ///Bit 21 - I2C1 enable
    #[inline(always)]
    pub fn i2c1en(&mut self) -> I2C1EN_W<'_, APB1LENRrs> {
        I2C1EN_W::new(self, 21)
    }
    ///Bit 22 - I2C2 enable
    #[inline(always)]
    pub fn i2c2en(&mut self) -> I2C2EN_W<'_, APB1LENRrs> {
        I2C2EN_W::new(self, 22)
    }
    ///Bit 23 - I2C3 enable
    #[inline(always)]
    pub fn i2c3en(&mut self) -> I2C3EN_W<'_, APB1LENRrs> {
        I2C3EN_W::new(self, 23)
    }
    ///Bit 24 - I3C1 enable
    #[inline(always)]
    pub fn i3c1en(&mut self) -> I3C1EN_W<'_, APB1LENRrs> {
        I3C1EN_W::new(self, 24)
    }
    ///Bit 25 - I3C2 enable
    #[inline(always)]
    pub fn i3c2en(&mut self) -> I3C2EN_W<'_, APB1LENRrs> {
        I3C2EN_W::new(self, 25)
    }
    ///Bit 30 - UART7 enable
    #[inline(always)]
    pub fn uart7en(&mut self) -> UART7EN_W<'_, APB1LENRrs> {
        UART7EN_W::new(self, 30)
    }
    ///Bit 31 - UART8 enable
    #[inline(always)]
    pub fn uart8en(&mut self) -> UART8EN_W<'_, APB1LENRrs> {
        UART8EN_W::new(self, 31)
    }
}
/**RCC APB1L enable register

You can [`read`](crate::Reg::read) this register and get [`apb1lenr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`apb1lenr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32N657.html#RCC:APB1LENR)*/
pub struct APB1LENRrs;
impl crate::RegisterSpec for APB1LENRrs {
    type Ux = u32;
}
///`read()` method returns [`apb1lenr::R`](R) reader structure
impl crate::Readable for APB1LENRrs {}
///`write(|w| ..)` method takes [`apb1lenr::W`](W) writer structure
impl crate::Writable for APB1LENRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets APB1LENR to value 0
impl crate::Resettable for APB1LENRrs {}
