// Seed: 1217887999
module module_0 (
    input logic id_0,
    input id_1
);
  logic id_2;
  reg   id_3;
  assign id_3 = 1;
  logic id_4;
  logic id_5;
  initial id_3 <= id_3;
endmodule
