Info: Starting: Create simulation model
Info: qsys-generate C:\Users\arya1080\Desktop\DE2115_MultiLockins\EightLockins\qsys_system.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\Users\arya1080\Desktop\DE2115_MultiLockins\EightLockins\qsys_system\simulation --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading EightLockins/qsys_system.qsys
Progress: Reading input file
Progress: Adding bfm_master [altera_avalon_mm_master_bfm 16.1]
Progress: Parameterizing module bfm_master
Progress: Adding clk [clock_source 16.1]
Progress: Parameterizing module clk
Progress: Adding gain_controller [altera_avalon_pio 16.1]
Progress: Parameterizing module gain_controller
Progress: Adding jtag_master [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module jtag_master
Progress: Adding lia_1_x [altera_avalon_pio 16.1]
Progress: Parameterizing module lia_1_x
Progress: Adding lia_1_y [altera_avalon_pio 16.1]
Progress: Parameterizing module lia_1_y
Progress: Adding nco_freq_control_1 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_control_1
Progress: Adding nco_freq_control_2 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_control_2
Progress: Adding nco_freq_ctrl_3 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_ctrl_3
Progress: Adding nco_freq_ctrl_4 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_ctrl_4
Progress: Adding nco_freq_ctrl_5 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_ctrl_5
Progress: Adding nco_freq_ctrl_6 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_ctrl_6
Progress: Adding nco_freq_ctrl_7 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_ctrl_7
Progress: Adding nco_freq_ctrl_8 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_ctrl_8
Progress: Adding nco_phase_ctrl_1 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_1
Progress: Adding nco_phase_ctrl_2 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_2
Progress: Adding nco_phase_ctrl_3 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_3
Progress: Adding nco_phase_ctrl_4 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_4
Progress: Adding nco_phase_ctrl_5 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_5
Progress: Adding nco_phase_ctrl_6 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_6
Progress: Adding nco_phase_ctrl_7 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_7
Progress: Adding nco_phase_ctrl_8 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_8
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_system.lia_1_x: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.lia_1_y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system: Generating qsys_system "qsys_system" for SIM_VHDL
Info: bfm_master: "qsys_system" instantiated altera_avalon_mm_master_bfm "bfm_master"
Info: gain_controller: Starting RTL generation for module 'qsys_system_gain_controller'
Info: gain_controller:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_gain_controller --dir=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0002_gain_controller_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0002_gain_controller_gen//qsys_system_gain_controller_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0002_gain_controller_gen/  ]
Info: gain_controller: Done RTL generation for module 'qsys_system_gain_controller'
Info: gain_controller: "qsys_system" instantiated altera_avalon_pio "gain_controller"
Info: jtag_master: "qsys_system" instantiated altera_jtag_avalon_master "jtag_master"
Info: lia_1_x: Starting RTL generation for module 'qsys_system_lia_1_x'
Info: lia_1_x:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_lia_1_x --dir=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0003_lia_1_x_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0003_lia_1_x_gen//qsys_system_lia_1_x_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0003_lia_1_x_gen/  ]
Info: lia_1_x: Done RTL generation for module 'qsys_system_lia_1_x'
Info: lia_1_x: "qsys_system" instantiated altera_avalon_pio "lia_1_x"
Info: nco_freq_control_1: Starting RTL generation for module 'qsys_system_nco_freq_control_1'
Info: nco_freq_control_1:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_nco_freq_control_1 --dir=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0004_nco_freq_control_1_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0004_nco_freq_control_1_gen//qsys_system_nco_freq_control_1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0004_nco_freq_control_1_gen/  ]
Info: nco_freq_control_1: Done RTL generation for module 'qsys_system_nco_freq_control_1'
Info: nco_freq_control_1: "qsys_system" instantiated altera_avalon_pio "nco_freq_control_1"
Info: nco_freq_control_2: Starting RTL generation for module 'qsys_system_nco_freq_control_2'
Info: nco_freq_control_2:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_nco_freq_control_2 --dir=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0005_nco_freq_control_2_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0005_nco_freq_control_2_gen//qsys_system_nco_freq_control_2_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0005_nco_freq_control_2_gen/  ]
Info: nco_freq_control_2: Done RTL generation for module 'qsys_system_nco_freq_control_2'
Info: nco_freq_control_2: "qsys_system" instantiated altera_avalon_pio "nco_freq_control_2"
Info: onchip_ram: Starting RTL generation for module 'qsys_system_onchip_ram'
Info: onchip_ram:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_system_onchip_ram --dir=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0006_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0006_onchip_ram_gen//qsys_system_onchip_ram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0006_onchip_ram_gen/  ]
Info: onchip_ram: Done RTL generation for module 'qsys_system_onchip_ram'
Info: onchip_ram: "qsys_system" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "qsys_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "qsys_system" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "jtag_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "jtag_master" instantiated timing_adapter "timing_adt"
Info: fifo: "jtag_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "jtag_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "jtag_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "jtag_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "jtag_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "jtag_master" instantiated channel_adapter "p2b_adapter"
Info: bfm_master_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "bfm_master_m0_translator"
Info: nco_freq_control_1_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nco_freq_control_1_s1_translator"
Info: bfm_master_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "bfm_master_m0_agent"
Info: nco_freq_control_1_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nco_freq_control_1_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: bfm_master_m0_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "bfm_master_m0_limiter"
Info: Reusing file C:/Users/arya1080/Desktop/DE2115_MultiLockins/EightLockins/qsys_system/simulation/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/arya1080/Desktop/DE2115_MultiLockins/EightLockins/qsys_system/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/arya1080/Desktop/DE2115_MultiLockins/EightLockins/qsys_system/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: qsys_system: Done "qsys_system" with 31 modules, 57 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\arya1080\Desktop\DE2115_MultiLockins\EightLockins\qsys_system\qsys_system.spd --output-directory=C:/Users/arya1080/Desktop/DE2115_MultiLockins/EightLockins/qsys_system/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\arya1080\Desktop\DE2115_MultiLockins\EightLockins\qsys_system\qsys_system.spd --output-directory=C:/Users/arya1080/Desktop/DE2115_MultiLockins/EightLockins/qsys_system/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/arya1080/Desktop/DE2115_MultiLockins/EightLockins/qsys_system/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/arya1080/Desktop/DE2115_MultiLockins/EightLockins/qsys_system/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/arya1080/Desktop/DE2115_MultiLockins/EightLockins/qsys_system/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	31 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/arya1080/Desktop/DE2115_MultiLockins/EightLockins/qsys_system/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/arya1080/Desktop/DE2115_MultiLockins/EightLockins/qsys_system/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\arya1080\Desktop\DE2115_MultiLockins\EightLockins\qsys_system.qsys --block-symbol-file --output-directory=C:\Users\arya1080\Desktop\DE2115_MultiLockins\EightLockins\qsys_system --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading EightLockins/qsys_system.qsys
Progress: Reading input file
Progress: Adding bfm_master [altera_avalon_mm_master_bfm 16.1]
Progress: Parameterizing module bfm_master
Progress: Adding clk [clock_source 16.1]
Progress: Parameterizing module clk
Progress: Adding gain_controller [altera_avalon_pio 16.1]
Progress: Parameterizing module gain_controller
Progress: Adding jtag_master [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module jtag_master
Progress: Adding lia_1_x [altera_avalon_pio 16.1]
Progress: Parameterizing module lia_1_x
Progress: Adding lia_1_y [altera_avalon_pio 16.1]
Progress: Parameterizing module lia_1_y
Progress: Adding nco_freq_control_1 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_control_1
Progress: Adding nco_freq_control_2 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_control_2
Progress: Adding nco_freq_ctrl_3 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_ctrl_3
Progress: Adding nco_freq_ctrl_4 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_ctrl_4
Progress: Adding nco_freq_ctrl_5 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_ctrl_5
Progress: Adding nco_freq_ctrl_6 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_ctrl_6
Progress: Adding nco_freq_ctrl_7 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_ctrl_7
Progress: Adding nco_freq_ctrl_8 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_ctrl_8
Progress: Adding nco_phase_ctrl_1 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_1
Progress: Adding nco_phase_ctrl_2 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_2
Progress: Adding nco_phase_ctrl_3 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_3
Progress: Adding nco_phase_ctrl_4 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_4
Progress: Adding nco_phase_ctrl_5 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_5
Progress: Adding nco_phase_ctrl_6 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_6
Progress: Adding nco_phase_ctrl_7 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_7
Progress: Adding nco_phase_ctrl_8 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_8
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_system.lia_1_x: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.lia_1_y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\arya1080\Desktop\DE2115_MultiLockins\EightLockins\qsys_system.qsys --synthesis=VHDL --output-directory=C:\Users\arya1080\Desktop\DE2115_MultiLockins\EightLockins\qsys_system\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading EightLockins/qsys_system.qsys
Progress: Reading input file
Progress: Adding bfm_master [altera_avalon_mm_master_bfm 16.1]
Progress: Parameterizing module bfm_master
Progress: Adding clk [clock_source 16.1]
Progress: Parameterizing module clk
Progress: Adding gain_controller [altera_avalon_pio 16.1]
Progress: Parameterizing module gain_controller
Progress: Adding jtag_master [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module jtag_master
Progress: Adding lia_1_x [altera_avalon_pio 16.1]
Progress: Parameterizing module lia_1_x
Progress: Adding lia_1_y [altera_avalon_pio 16.1]
Progress: Parameterizing module lia_1_y
Progress: Adding nco_freq_control_1 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_control_1
Progress: Adding nco_freq_control_2 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_control_2
Progress: Adding nco_freq_ctrl_3 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_ctrl_3
Progress: Adding nco_freq_ctrl_4 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_ctrl_4
Progress: Adding nco_freq_ctrl_5 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_ctrl_5
Progress: Adding nco_freq_ctrl_6 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_ctrl_6
Progress: Adding nco_freq_ctrl_7 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_ctrl_7
Progress: Adding nco_freq_ctrl_8 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_freq_ctrl_8
Progress: Adding nco_phase_ctrl_1 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_1
Progress: Adding nco_phase_ctrl_2 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_2
Progress: Adding nco_phase_ctrl_3 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_3
Progress: Adding nco_phase_ctrl_4 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_4
Progress: Adding nco_phase_ctrl_5 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_5
Progress: Adding nco_phase_ctrl_6 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_6
Progress: Adding nco_phase_ctrl_7 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_7
Progress: Adding nco_phase_ctrl_8 [altera_avalon_pio 16.1]
Progress: Parameterizing module nco_phase_ctrl_8
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_system.lia_1_x: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system.lia_1_y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_system: Generating qsys_system "qsys_system" for QUARTUS_SYNTH
Info: bfm_master: "qsys_system" instantiated altera_avalon_mm_master_bfm "bfm_master"
Info: gain_controller: Starting RTL generation for module 'qsys_system_gain_controller'
Info: gain_controller:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_gain_controller --dir=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0030_gain_controller_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0030_gain_controller_gen//qsys_system_gain_controller_component_configuration.pl  --do_build_sim=0  ]
Info: gain_controller: Done RTL generation for module 'qsys_system_gain_controller'
Info: gain_controller: "qsys_system" instantiated altera_avalon_pio "gain_controller"
Info: jtag_master: "qsys_system" instantiated altera_jtag_avalon_master "jtag_master"
Info: lia_1_x: Starting RTL generation for module 'qsys_system_lia_1_x'
Info: lia_1_x:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_lia_1_x --dir=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0031_lia_1_x_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0031_lia_1_x_gen//qsys_system_lia_1_x_component_configuration.pl  --do_build_sim=0  ]
Info: lia_1_x: Done RTL generation for module 'qsys_system_lia_1_x'
Info: lia_1_x: "qsys_system" instantiated altera_avalon_pio "lia_1_x"
Info: nco_freq_control_1: Starting RTL generation for module 'qsys_system_nco_freq_control_1'
Info: nco_freq_control_1:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_nco_freq_control_1 --dir=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0032_nco_freq_control_1_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0032_nco_freq_control_1_gen//qsys_system_nco_freq_control_1_component_configuration.pl  --do_build_sim=0  ]
Info: nco_freq_control_1: Done RTL generation for module 'qsys_system_nco_freq_control_1'
Info: nco_freq_control_1: "qsys_system" instantiated altera_avalon_pio "nco_freq_control_1"
Info: nco_freq_control_2: Starting RTL generation for module 'qsys_system_nco_freq_control_2'
Info: nco_freq_control_2:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_nco_freq_control_2 --dir=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0033_nco_freq_control_2_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0033_nco_freq_control_2_gen//qsys_system_nco_freq_control_2_component_configuration.pl  --do_build_sim=0  ]
Info: nco_freq_control_2: Done RTL generation for module 'qsys_system_nco_freq_control_2'
Info: nco_freq_control_2: "qsys_system" instantiated altera_avalon_pio "nco_freq_control_2"
Info: onchip_ram: Starting RTL generation for module 'qsys_system_onchip_ram'
Info: onchip_ram:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_system_onchip_ram --dir=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0034_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/arya1080/AppData/Local/Temp/alt7521_8346531792674581893.dir/0034_onchip_ram_gen//qsys_system_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram: Done RTL generation for module 'qsys_system_onchip_ram'
Info: onchip_ram: "qsys_system" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "qsys_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "qsys_system" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "jtag_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "jtag_master" instantiated timing_adapter "timing_adt"
Info: fifo: "jtag_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "jtag_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "jtag_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "jtag_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "jtag_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "jtag_master" instantiated channel_adapter "p2b_adapter"
Info: bfm_master_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "bfm_master_m0_translator"
Info: nco_freq_control_1_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nco_freq_control_1_s1_translator"
Info: bfm_master_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "bfm_master_m0_agent"
Info: nco_freq_control_1_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nco_freq_control_1_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: bfm_master_m0_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "bfm_master_m0_limiter"
Info: Reusing file C:/Users/arya1080/Desktop/DE2115_MultiLockins/EightLockins/qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/arya1080/Desktop/DE2115_MultiLockins/EightLockins/qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/arya1080/Desktop/DE2115_MultiLockins/EightLockins/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: qsys_system: Done "qsys_system" with 31 modules, 49 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
