Release 14.5 - xst P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.95 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.95 secs
 
--> Reading design: percobaan.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "percobaan.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "percobaan"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : percobaan
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Febby Ronaldo/Documents/Rangkaian Logika 2/VHDL data/Postest2/percobaan.vhd" in Library work.
Architecture behavioral of Entity percobaan is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <percobaan> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <percobaan> in library <work> (Architecture <behavioral>).
Entity <percobaan> analyzed. Unit <percobaan> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <percobaan>.
    Related source file is "C:/Users/Febby Ronaldo/Documents/Rangkaian Logika 2/VHDL data/Postest2/percobaan.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | clr                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <digit>.
    Found 1-bit register for signal <led1>.
    Found 8-bit up counter for signal <count>.
    Found 8-bit comparator not equal for signal <count$cmp_ne0000> created at line 48.
    Found 5-bit up counter for signal <delay>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <lastbtn>.
    Found 1-bit register for signal <led>.
    Found 5-bit comparator lessequal for signal <led$cmp_le0000> created at line 57.
    Found 8-bit up accumulator for signal <maxsel>.
    Found 8-bit comparator equal for signal <state$cmp_eq0000> created at line 48.
    Found 5-bit comparator greater for signal <state$cmp_gt0000> created at line 57.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred  12 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <percobaan> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 5
 1-bit register                                        : 4
 8-bit register                                        : 1
# Comparators                                          : 4
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 1
 8-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 10
 s3    | 11
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 2
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 4
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 1
 8-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <percobaan> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block percobaan, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : percobaan.ngr
Top Level Output File Name         : percobaan
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 100
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 5
#      LUT2                        : 2
#      LUT2_L                      : 1
#      LUT3                        : 33
#      LUT3_D                      : 3
#      LUT3_L                      : 1
#      LUT4                        : 18
#      LUT4_D                      : 2
#      LUT4_L                      : 1
#      MUXCY                       : 14
#      MUXF5                       : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 35
#      FDC                         : 2
#      FDCE                        : 8
#      FDE                         : 25
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 4
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                       34  out of   1920     1%  
 Number of Slice Flip Flops:             35  out of   3840     0%  
 Number of 4 input LUTs:                 68  out of   3840     1%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    173     8%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 35    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
clr                                | IBUF                   | 10    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.818ns (Maximum Frequency: 127.910MHz)
   Minimum input arrival time before clock: 5.406ns
   Maximum output required time after clock: 7.241ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.818ns (frequency: 127.910MHz)
  Total number of paths / destination ports: 1174 / 58
-------------------------------------------------------------------------
Delay:               7.818ns (Levels of Logic = 11)
  Source:            count_5 (FF)
  Destination:       count_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_5 to count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.720   1.246  count_5 (count_5)
     LUT4_D:I0->O          1   0.551   0.996  state_cmp_eq0000853 (state_cmp_eq0000853)
     LUT4:I1->O           11   0.551   1.212  state_cmp_eq00008136 (state_cmp_eq0000)
     LUT3:I2->O            1   0.551   0.000  Mcount_count_lut<0> (Mcount_count_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Mcount_count_cy<0> (Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_cy<1> (Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_cy<2> (Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_cy<3> (Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_cy<4> (Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count_cy<5> (Mcount_count_cy<5>)
     MUXCY:CI->O           0   0.064   0.000  Mcount_count_cy<6> (Mcount_count_cy<6>)
     XORCY:CI->O           1   0.904   0.000  Mcount_count_xor<7> (Mcount_count7)
     FDE:D                     0.203          count_7
    ----------------------------------------
    Total                      7.818ns (4.364ns logic, 3.454ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 73 / 45
-------------------------------------------------------------------------
Offset:              5.406ns (Levels of Logic = 4)
  Source:            button<0> (PAD)
  Destination:       flag (FF)
  Destination Clock: clk rising

  Data Path: button<0> to flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.821   1.463  button_0_IBUF (button_0_IBUF)
     LUT3_D:I0->LO         1   0.551   0.126  flag_mux00007 (N59)
     LUT4:I3->O            1   0.551   1.140  flag_mux000015 (flag_mux000015)
     LUT4:I0->O            1   0.551   0.000  flag_mux000042 (flag_mux0000)
     FDE:D                     0.203          flag
    ----------------------------------------
    Total                      5.406ns (2.677ns logic, 2.729ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              7.241ns (Levels of Logic = 1)
  Source:            digit_7 (FF)
  Destination:       digit<7> (PAD)
  Source Clock:      clk rising

  Data Path: digit_7 to digit<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.720   0.877  digit_7 (digit_7)
     OBUF:I->O                 5.644          digit_7_OBUF (digit<7>)
    ----------------------------------------
    Total                      7.241ns (6.364ns logic, 0.877ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 19.48 secs
 
--> 

Total memory usage is 201284 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

