\hypertarget{group___r_c_c___a_p_b1___low_power___enable___disable}{}\doxysection{A\+P\+B1 Peripheral Low Power Enable Disable}
\label{group___r_c_c___a_p_b1___low_power___enable___disable}\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}


Enable or disable the A\+P\+B1 peripheral clock during Low Power (Sleep) mode.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_gae99e46f9e40655dc9b5c07b03fdc4a4e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M5\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M5\+L\+P\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_gaa3978a2e193b921dc24976880dce7a26}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f3db4ac67bf32c994364cc43f4fe8b}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+W\+W\+D\+G\+L\+P\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_ga8a281ca72aff1c9fa87755c3854cc316}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+S\+P\+I2\+L\+P\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_ga12132da4a7f5c62f32cd9d91b1c99495}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T2\+L\+P\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_ga894dbeada170b01faef303d35de84917}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+I2\+C1\+L\+P\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_gac0167c77fa1c00add900bb1cf788e68c}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+I2\+C2\+L\+P\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_gacad9c9770ee2525fccf6a15e4ee7a07a}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274fa282ad1ff40b747644bf9360feb4}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+P\+W\+R\+L\+P\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_gaac91e3596950c8d33760debce6b0e416}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M5\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M5\+L\+P\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_gae61c24ac6b36e7edbabc5b050b38d63e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f3db4ac67bf32c994364cc43f4fe8b}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+W\+W\+D\+G\+L\+P\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_ga4fff9b3416d2940cac20962e6d5655ec}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+S\+P\+I2\+L\+P\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_ga3ad038000c76cee2e7ca00d56ba64c17}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T2\+L\+P\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_gac7dc1c5239cd70bee94eefa3d91cdd7a}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+I2\+C1\+L\+P\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_ga46fe2d4331320cfe49b751b5488fc0cd}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+I2\+C2\+L\+P\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_ga7b9889044ebfe2c9328d0f6733fda87d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274fa282ad1ff40b747644bf9360feb4}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+P\+W\+R\+L\+P\+EN}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Enable or disable the A\+P\+B1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in S\+L\+E\+EP mode can be used to further reduce power consumption. 

After wake-\/up from S\+L\+E\+EP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during S\+L\+E\+EP mode. 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___low_power___enable___disable_gac7dc1c5239cd70bee94eefa3d91cdd7a}\label{group___r_c_c___a_p_b1___low_power___enable___disable_gac7dc1c5239cd70bee94eefa3d91cdd7a}} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+I2\+C1\+L\+P\+EN}}))}



Definition at line 781 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b1___low_power___enable___disable_ga894dbeada170b01faef303d35de84917}\label{group___r_c_c___a_p_b1___low_power___enable___disable_ga894dbeada170b01faef303d35de84917}} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+I2\+C1\+L\+P\+EN}}))}



Definition at line 773 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b1___low_power___enable___disable_ga46fe2d4331320cfe49b751b5488fc0cd}\label{group___r_c_c___a_p_b1___low_power___enable___disable_ga46fe2d4331320cfe49b751b5488fc0cd}} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+I2\+C2\+L\+P\+EN}}))}



Definition at line 782 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b1___low_power___enable___disable_gac0167c77fa1c00add900bb1cf788e68c}\label{group___r_c_c___a_p_b1___low_power___enable___disable_gac0167c77fa1c00add900bb1cf788e68c}} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+I2\+C2\+L\+P\+EN}}))}



Definition at line 774 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b1___low_power___enable___disable_ga7b9889044ebfe2c9328d0f6733fda87d}\label{group___r_c_c___a_p_b1___low_power___enable___disable_ga7b9889044ebfe2c9328d0f6733fda87d}} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274fa282ad1ff40b747644bf9360feb4}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+P\+W\+R\+L\+P\+EN}}))}



Definition at line 783 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b1___low_power___enable___disable_gacad9c9770ee2525fccf6a15e4ee7a07a}\label{group___r_c_c___a_p_b1___low_power___enable___disable_gacad9c9770ee2525fccf6a15e4ee7a07a}} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274fa282ad1ff40b747644bf9360feb4}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+P\+W\+R\+L\+P\+EN}}))}



Definition at line 775 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b1___low_power___enable___disable_ga4fff9b3416d2940cac20962e6d5655ec}\label{group___r_c_c___a_p_b1___low_power___enable___disable_ga4fff9b3416d2940cac20962e6d5655ec}} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+S\+P\+I2\+L\+P\+EN}}))}



Definition at line 779 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b1___low_power___enable___disable_ga8a281ca72aff1c9fa87755c3854cc316}\label{group___r_c_c___a_p_b1___low_power___enable___disable_ga8a281ca72aff1c9fa87755c3854cc316}} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+S\+P\+I2\+L\+P\+EN}}))}



Definition at line 771 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b1___low_power___enable___disable_gaac91e3596950c8d33760debce6b0e416}\label{group___r_c_c___a_p_b1___low_power___enable___disable_gaac91e3596950c8d33760debce6b0e416}} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M5\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M5\+L\+P\+EN}}))}



Definition at line 777 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b1___low_power___enable___disable_gae99e46f9e40655dc9b5c07b03fdc4a4e}\label{group___r_c_c___a_p_b1___low_power___enable___disable_gae99e46f9e40655dc9b5c07b03fdc4a4e}} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M5\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M5\+L\+P\+EN}}))}



Definition at line 769 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b1___low_power___enable___disable_ga3ad038000c76cee2e7ca00d56ba64c17}\label{group___r_c_c___a_p_b1___low_power___enable___disable_ga3ad038000c76cee2e7ca00d56ba64c17}} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T2\+L\+P\+EN}}))}



Definition at line 780 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b1___low_power___enable___disable_ga12132da4a7f5c62f32cd9d91b1c99495}\label{group___r_c_c___a_p_b1___low_power___enable___disable_ga12132da4a7f5c62f32cd9d91b1c99495}} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T2\+L\+P\+EN}}))}



Definition at line 772 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b1___low_power___enable___disable_gae61c24ac6b36e7edbabc5b050b38d63e}\label{group___r_c_c___a_p_b1___low_power___enable___disable_gae61c24ac6b36e7edbabc5b050b38d63e}} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE}{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f3db4ac67bf32c994364cc43f4fe8b}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+W\+W\+D\+G\+L\+P\+EN}}))}



Definition at line 778 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___a_p_b1___low_power___enable___disable_gaa3978a2e193b921dc24976880dce7a26}\label{group___r_c_c___a_p_b1___low_power___enable___disable_gaa3978a2e193b921dc24976880dce7a26}} 
\index{APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}!\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE}!APB1 Peripheral Low Power Enable Disable@{APB1 Peripheral Low Power Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$A\+P\+B1\+L\+P\+E\+NR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f3db4ac67bf32c994364cc43f4fe8b}{R\+C\+C\+\_\+\+A\+P\+B1\+L\+P\+E\+N\+R\+\_\+\+W\+W\+D\+G\+L\+P\+EN}}))}



Definition at line 770 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

