// Seed: 986081919
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input tri0 id_2,
    output wire id_3,
    output supply1 id_4,
    output wand id_5
    , id_10,
    input uwire id_6,
    input tri1 id_7,
    input tri id_8
);
  assign id_3 = -1;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri0 id_1
    , id_4,
    output tri1 id_2
);
  assign id_4 = -1;
  xor primCall (id_2, id_4, id_0);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_1,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_8 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_3 #(
    parameter id_1 = 32'd54,
    parameter id_3 = 32'd77,
    parameter id_4 = 32'd9,
    parameter id_7 = 32'd87
) (
    _id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  input wire id_8;
  output wire _id_7;
  output wire id_6;
  input wire id_5;
  output wire _id_4;
  inout wire _id_3;
  output wire id_2;
  inout wire _id_1;
  wire id_9;
  wire id_10;
  module_2 modCall_1 (
      id_5,
      id_10,
      id_10,
      id_9
  );
  logic [id_4 : id_7] id_11;
  ;
  struct packed {logic id_12;} id_13[id_1  *  id_4  +  id_3 : 1 'b0];
  ;
endmodule
