<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: UART1_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_u_a_r_t1___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">UART1_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html">UART Peripheral Access Layer</a> &raquo; <a class="el" href="group___u_a_r_t__structs___g_r_o_u_p.html">UART struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:af04bd348572d7f1d2a8c421b14288b23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#af04bd348572d7f1d2a8c421b14288b23">BDH</a></td></tr>
<tr class="memdesc:af04bd348572d7f1d2a8c421b14288b23"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: Baud Rate Register: High  <a href="#af04bd348572d7f1d2a8c421b14288b23">More...</a><br /></td></tr>
<tr class="separator:af04bd348572d7f1d2a8c421b14288b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a29333a79f4c40722e5fcd2715a7145"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#a3a29333a79f4c40722e5fcd2715a7145">BDL</a></td></tr>
<tr class="memdesc:a3a29333a79f4c40722e5fcd2715a7145"><td class="mdescLeft">&#160;</td><td class="mdescRight">0001: Baud Rate Register: Low  <a href="#a3a29333a79f4c40722e5fcd2715a7145">More...</a><br /></td></tr>
<tr class="separator:a3a29333a79f4c40722e5fcd2715a7145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a225a9dc38ad9ee0963481c50d004e745"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#a225a9dc38ad9ee0963481c50d004e745">C1</a></td></tr>
<tr class="memdesc:a225a9dc38ad9ee0963481c50d004e745"><td class="mdescLeft">&#160;</td><td class="mdescRight">0002: Control Register 1  <a href="#a225a9dc38ad9ee0963481c50d004e745">More...</a><br /></td></tr>
<tr class="separator:a225a9dc38ad9ee0963481c50d004e745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a04b83f4422db29fc3138770a6fa4a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#a0a04b83f4422db29fc3138770a6fa4a5">C2</a></td></tr>
<tr class="memdesc:a0a04b83f4422db29fc3138770a6fa4a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">0003: Control Register 2  <a href="#a0a04b83f4422db29fc3138770a6fa4a5">More...</a><br /></td></tr>
<tr class="separator:a0a04b83f4422db29fc3138770a6fa4a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa853ca1948ee088352d056a72939fbf0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#aa853ca1948ee088352d056a72939fbf0">S1</a></td></tr>
<tr class="memdesc:aa853ca1948ee088352d056a72939fbf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: Status Register 1  <a href="#aa853ca1948ee088352d056a72939fbf0">More...</a><br /></td></tr>
<tr class="separator:aa853ca1948ee088352d056a72939fbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0367b8b10f38ef3c1f1a51664ec1469a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#a0367b8b10f38ef3c1f1a51664ec1469a">S2</a></td></tr>
<tr class="memdesc:a0367b8b10f38ef3c1f1a51664ec1469a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0005: Status Register 2  <a href="#a0367b8b10f38ef3c1f1a51664ec1469a">More...</a><br /></td></tr>
<tr class="separator:a0367b8b10f38ef3c1f1a51664ec1469a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae560f5ec32f84dd3c604289c71728b1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#ae560f5ec32f84dd3c604289c71728b1d">C3</a></td></tr>
<tr class="memdesc:ae560f5ec32f84dd3c604289c71728b1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0006: Control Register 3  <a href="#ae560f5ec32f84dd3c604289c71728b1d">More...</a><br /></td></tr>
<tr class="separator:ae560f5ec32f84dd3c604289c71728b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad60b846b94f56646e717e37e91bf93f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#ad60b846b94f56646e717e37e91bf93f9">D</a></td></tr>
<tr class="memdesc:ad60b846b94f56646e717e37e91bf93f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">0007: Data Register  <a href="#ad60b846b94f56646e717e37e91bf93f9">More...</a><br /></td></tr>
<tr class="separator:ad60b846b94f56646e717e37e91bf93f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59f16626de92a6a854215116e38154c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#a59f16626de92a6a854215116e38154c8">MA1</a></td></tr>
<tr class="memdesc:a59f16626de92a6a854215116e38154c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">0008: Match Address Registers 1  <a href="#a59f16626de92a6a854215116e38154c8">More...</a><br /></td></tr>
<tr class="separator:a59f16626de92a6a854215116e38154c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a507a72c1160149e4d1322ec7485ed482"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#a507a72c1160149e4d1322ec7485ed482">MA2</a></td></tr>
<tr class="memdesc:a507a72c1160149e4d1322ec7485ed482"><td class="mdescLeft">&#160;</td><td class="mdescRight">0009: Match Address Registers 2  <a href="#a507a72c1160149e4d1322ec7485ed482">More...</a><br /></td></tr>
<tr class="separator:a507a72c1160149e4d1322ec7485ed482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b24eebf7ff011dbafb22f1d1cec812c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#a3b24eebf7ff011dbafb22f1d1cec812c">C4</a></td></tr>
<tr class="memdesc:a3b24eebf7ff011dbafb22f1d1cec812c"><td class="mdescLeft">&#160;</td><td class="mdescRight">000A: Control Register 4  <a href="#a3b24eebf7ff011dbafb22f1d1cec812c">More...</a><br /></td></tr>
<tr class="separator:a3b24eebf7ff011dbafb22f1d1cec812c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad741eaa144ec0f3887543d1b33874a27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#ad741eaa144ec0f3887543d1b33874a27">C5</a></td></tr>
<tr class="memdesc:ad741eaa144ec0f3887543d1b33874a27"><td class="mdescLeft">&#160;</td><td class="mdescRight">000B: Control Register 5  <a href="#ad741eaa144ec0f3887543d1b33874a27">More...</a><br /></td></tr>
<tr class="separator:ad741eaa144ec0f3887543d1b33874a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7ae37964c8f1211da8b171f7136bbf8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#ae7ae37964c8f1211da8b171f7136bbf8">ED</a></td></tr>
<tr class="memdesc:ae7ae37964c8f1211da8b171f7136bbf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">000C: Extended Data Register  <a href="#ae7ae37964c8f1211da8b171f7136bbf8">More...</a><br /></td></tr>
<tr class="separator:ae7ae37964c8f1211da8b171f7136bbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb9f60e4601957211347e8ac3e933b9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#aeb9f60e4601957211347e8ac3e933b9f">MODEM</a></td></tr>
<tr class="memdesc:aeb9f60e4601957211347e8ac3e933b9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">000D: Modem Register  <a href="#aeb9f60e4601957211347e8ac3e933b9f">More...</a><br /></td></tr>
<tr class="separator:aeb9f60e4601957211347e8ac3e933b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a876426296e58dc5f18d4251c517ea0f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#a876426296e58dc5f18d4251c517ea0f6">IR</a></td></tr>
<tr class="memdesc:a876426296e58dc5f18d4251c517ea0f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">000E: Infrared Register  <a href="#a876426296e58dc5f18d4251c517ea0f6">More...</a><br /></td></tr>
<tr class="separator:a876426296e58dc5f18d4251c517ea0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb65e5e53601a646884395edfe819242"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#abb65e5e53601a646884395edfe819242">RESERVED_0</a></td></tr>
<tr class="separator:abb65e5e53601a646884395edfe819242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18a64620c0e39a66f3a24e776476900e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#a18a64620c0e39a66f3a24e776476900e">PFIFO</a></td></tr>
<tr class="memdesc:a18a64620c0e39a66f3a24e776476900e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0010: FIFO Parameters  <a href="#a18a64620c0e39a66f3a24e776476900e">More...</a><br /></td></tr>
<tr class="separator:a18a64620c0e39a66f3a24e776476900e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66af2e347fda19da6271594a30289c99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#a66af2e347fda19da6271594a30289c99">CFIFO</a></td></tr>
<tr class="memdesc:a66af2e347fda19da6271594a30289c99"><td class="mdescLeft">&#160;</td><td class="mdescRight">0011: FIFO Control Register  <a href="#a66af2e347fda19da6271594a30289c99">More...</a><br /></td></tr>
<tr class="separator:a66af2e347fda19da6271594a30289c99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64e03dc253ef20daef671a4347cee6e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#a64e03dc253ef20daef671a4347cee6e1">SFIFO</a></td></tr>
<tr class="memdesc:a64e03dc253ef20daef671a4347cee6e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0012: FIFO Status Register  <a href="#a64e03dc253ef20daef671a4347cee6e1">More...</a><br /></td></tr>
<tr class="separator:a64e03dc253ef20daef671a4347cee6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad84dbfb6f09e68c96e1c08b1a339bc3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#ad84dbfb6f09e68c96e1c08b1a339bc3c">TWFIFO</a></td></tr>
<tr class="memdesc:ad84dbfb6f09e68c96e1c08b1a339bc3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">0013: FIFO Transmit Watermark  <a href="#ad84dbfb6f09e68c96e1c08b1a339bc3c">More...</a><br /></td></tr>
<tr class="separator:ad84dbfb6f09e68c96e1c08b1a339bc3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8af0bcc207d993610930fad890e4ea0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#af8af0bcc207d993610930fad890e4ea0">TCFIFO</a></td></tr>
<tr class="memdesc:af8af0bcc207d993610930fad890e4ea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0014: FIFO Transmit Count  <a href="#af8af0bcc207d993610930fad890e4ea0">More...</a><br /></td></tr>
<tr class="separator:af8af0bcc207d993610930fad890e4ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a028141d09201ce9b9f118f0c5b0b6356"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#a028141d09201ce9b9f118f0c5b0b6356">RWFIFO</a></td></tr>
<tr class="memdesc:a028141d09201ce9b9f118f0c5b0b6356"><td class="mdescLeft">&#160;</td><td class="mdescRight">0015: FIFO Receive Watermark  <a href="#a028141d09201ce9b9f118f0c5b0b6356">More...</a><br /></td></tr>
<tr class="separator:a028141d09201ce9b9f118f0c5b0b6356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e12afecdc9263fb3eef61e0dd53c431"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___type.html#a3e12afecdc9263fb3eef61e0dd53c431">RCFIFO</a></td></tr>
<tr class="memdesc:a3e12afecdc9263fb3eef61e0dd53c431"><td class="mdescLeft">&#160;</td><td class="mdescRight">0016: FIFO Receive Count  <a href="#a3e12afecdc9263fb3eef61e0dd53c431">More...</a><br /></td></tr>
<tr class="separator:a3e12afecdc9263fb3eef61e0dd53c431"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="af04bd348572d7f1d2a8c421b14288b23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af04bd348572d7f1d2a8c421b14288b23">&#9670;&nbsp;</a></span>BDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART1_Type::BDH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: Baud Rate Register: High </p>

</div>
</div>
<a id="a3a29333a79f4c40722e5fcd2715a7145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a29333a79f4c40722e5fcd2715a7145">&#9670;&nbsp;</a></span>BDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART1_Type::BDL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0001: Baud Rate Register: Low </p>

</div>
</div>
<a id="a225a9dc38ad9ee0963481c50d004e745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a225a9dc38ad9ee0963481c50d004e745">&#9670;&nbsp;</a></span>C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART1_Type::C1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0002: Control Register 1 </p>

</div>
</div>
<a id="a0a04b83f4422db29fc3138770a6fa4a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a04b83f4422db29fc3138770a6fa4a5">&#9670;&nbsp;</a></span>C2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART1_Type::C2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0003: Control Register 2 </p>

</div>
</div>
<a id="ae560f5ec32f84dd3c604289c71728b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae560f5ec32f84dd3c604289c71728b1d">&#9670;&nbsp;</a></span>C3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART1_Type::C3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0006: Control Register 3 </p>

</div>
</div>
<a id="a3b24eebf7ff011dbafb22f1d1cec812c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b24eebf7ff011dbafb22f1d1cec812c">&#9670;&nbsp;</a></span>C4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART1_Type::C4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000A: Control Register 4 </p>

</div>
</div>
<a id="ad741eaa144ec0f3887543d1b33874a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad741eaa144ec0f3887543d1b33874a27">&#9670;&nbsp;</a></span>C5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART1_Type::C5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000B: Control Register 5 </p>

</div>
</div>
<a id="a66af2e347fda19da6271594a30289c99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66af2e347fda19da6271594a30289c99">&#9670;&nbsp;</a></span>CFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART1_Type::CFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0011: FIFO Control Register </p>

</div>
</div>
<a id="ad60b846b94f56646e717e37e91bf93f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad60b846b94f56646e717e37e91bf93f9">&#9670;&nbsp;</a></span>D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART1_Type::D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0007: Data Register </p>

</div>
</div>
<a id="ae7ae37964c8f1211da8b171f7136bbf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7ae37964c8f1211da8b171f7136bbf8">&#9670;&nbsp;</a></span>ED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t UART1_Type::ED</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000C: Extended Data Register </p>

</div>
</div>
<a id="a876426296e58dc5f18d4251c517ea0f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a876426296e58dc5f18d4251c517ea0f6">&#9670;&nbsp;</a></span>IR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART1_Type::IR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000E: Infrared Register </p>

</div>
</div>
<a id="a59f16626de92a6a854215116e38154c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59f16626de92a6a854215116e38154c8">&#9670;&nbsp;</a></span>MA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART1_Type::MA1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0008: Match Address Registers 1 </p>

</div>
</div>
<a id="a507a72c1160149e4d1322ec7485ed482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a507a72c1160149e4d1322ec7485ed482">&#9670;&nbsp;</a></span>MA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART1_Type::MA2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0009: Match Address Registers 2 </p>

</div>
</div>
<a id="aeb9f60e4601957211347e8ac3e933b9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb9f60e4601957211347e8ac3e933b9f">&#9670;&nbsp;</a></span>MODEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART1_Type::MODEM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000D: Modem Register </p>

</div>
</div>
<a id="a18a64620c0e39a66f3a24e776476900e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18a64620c0e39a66f3a24e776476900e">&#9670;&nbsp;</a></span>PFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART1_Type::PFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0010: FIFO Parameters </p>

</div>
</div>
<a id="a3e12afecdc9263fb3eef61e0dd53c431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e12afecdc9263fb3eef61e0dd53c431">&#9670;&nbsp;</a></span>RCFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t UART1_Type::RCFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0016: FIFO Receive Count </p>

</div>
</div>
<a id="abb65e5e53601a646884395edfe819242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb65e5e53601a646884395edfe819242">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t UART1_Type::RESERVED_0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a028141d09201ce9b9f118f0c5b0b6356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a028141d09201ce9b9f118f0c5b0b6356">&#9670;&nbsp;</a></span>RWFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART1_Type::RWFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0015: FIFO Receive Watermark </p>

</div>
</div>
<a id="aa853ca1948ee088352d056a72939fbf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa853ca1948ee088352d056a72939fbf0">&#9670;&nbsp;</a></span>S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t UART1_Type::S1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: Status Register 1 </p>

</div>
</div>
<a id="a0367b8b10f38ef3c1f1a51664ec1469a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0367b8b10f38ef3c1f1a51664ec1469a">&#9670;&nbsp;</a></span>S2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART1_Type::S2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0005: Status Register 2 </p>

</div>
</div>
<a id="a64e03dc253ef20daef671a4347cee6e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64e03dc253ef20daef671a4347cee6e1">&#9670;&nbsp;</a></span>SFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART1_Type::SFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0012: FIFO Status Register </p>

</div>
</div>
<a id="af8af0bcc207d993610930fad890e4ea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8af0bcc207d993610930fad890e4ea0">&#9670;&nbsp;</a></span>TCFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t UART1_Type::TCFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0014: FIFO Transmit Count </p>

</div>
</div>
<a id="ad84dbfb6f09e68c96e1c08b1a339bc3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad84dbfb6f09e68c96e1c08b1a339bc3c">&#9670;&nbsp;</a></span>TWFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART1_Type::TWFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0013: FIFO Transmit Watermark </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Aug 12 2017 08:54:40 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
