Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 13 17:20:58 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./sha1_w2_g1_i32_o32.rpt
| Design       : SHA1_AXI4_STREAM
| Device       : 7a35tfgg484-2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              | 2435 |     0 |     20800 | 11.71 |
|   LUT as Logic          | 2435 |     0 |     20800 | 11.71 |
|   LUT as Memory         |    0 |     0 |      9600 |  0.00 |
| Slice Registers         | 1470 |     0 |     41600 |  3.53 |
|   Register as Flip Flop | 1470 |     0 |     41600 |  3.53 |
|   Register as Latch     |    0 |     0 |     41600 |  0.00 |
| F7 Muxes                |    0 |     0 |     16300 |  0.00 |
| F8 Muxes                |    0 |     0 |      8150 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 164   |          Yes |           - |          Set |
| 1306  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| Slice                                     |  805 |     0 |      8150 |  9.88 |
|   SLICEL                                  |  474 |     0 |           |       |
|   SLICEM                                  |  331 |     0 |           |       |
| LUT as Logic                              | 2435 |     0 |     20800 | 11.71 |
|   using O5 output only                    |    0 |       |           |       |
|   using O6 output only                    | 2267 |       |           |       |
|   using O5 and O6                         |  168 |       |           |       |
| LUT as Memory                             |    0 |     0 |      9600 |  0.00 |
|   LUT as Distributed RAM                  |    0 |     0 |           |       |
|   LUT as Shift Register                   |    0 |     0 |           |       |
| LUT Flip Flop Pairs                       |  914 |     0 |     20800 |  4.39 |
|   fully used LUT-FF pairs                 |  100 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  805 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  773 |       |           |       |
| Unique Control Sets                       |   56 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |        50 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |        50 |  0.00 |
|   RAMB18       |    0 |     0 |       100 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |        90 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   80 |     0 |       250 | 32.00 |
|   IOB Master Pads           |   38 |       |           |       |
|   IOB Slave Pads            |   40 |       |           |       |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       240 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       250 |  0.00 |
| OLOGIC                      |    0 |     0 |       250 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     | 1306 |        Flop & Latch |
| LUT6     | 1101 |                 LUT |
| LUT5     |  478 |                 LUT |
| LUT4     |  430 |                 LUT |
| LUT2     |  391 |                 LUT |
| LUT3     |  183 |                 LUT |
| FDPE     |  164 |        Flop & Latch |
| CARRY4   |   88 |          CarryLogic |
| IBUF     |   41 |                  IO |
| OBUF     |   39 |                  IO |
| LUT1     |   20 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 13 17:21:10 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./sha1_w2_g1_i32_o32.rpt -append
| Design       : SHA1_AXI4_STREAM
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.17 2017-05-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 CORE/PROC/P_TRUE.p_num_sel_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by ACLK  {rise@0.000ns fall@3.400ns period=6.800ns})
  Destination:            CORE/PROC/a_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by ACLK  {rise@0.000ns fall@3.400ns period=6.800ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.800ns  (ACLK rise@6.800ns - ACLK rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 3.646ns (56.095%)  route 2.854ns (43.905%))
  Logic Levels:           22  (CARRY4=16 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 10.499 - 6.800 ) 
    Source Clock Delay      (SCD):    4.040ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    U20                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U20                  IBUF (Prop_ibuf_I_O)         0.915     0.915 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.607    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.688 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.351     4.040    CORE/PROC/CLK
    SLICE_X13Y65         FDCE                                         r  CORE/PROC/P_TRUE.p_num_sel_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDCE (Prop_fdce_C_Q)         0.379     4.419 r  CORE/PROC/P_TRUE.p_num_sel_reg[1][0]/Q
                         net (fo=64, routed)          0.685     5.104    CORE/PROC/P_TRUE.p_num_sel_reg[1]_20[0]
    SLICE_X13Y65         LUT5 (Prop_lut5_I0_O)        0.105     5.209 r  CORE/PROC/b_reg[7]_i_17/O
                         net (fo=3, routed)           0.274     5.483    CORE/PROC/p_4_in[2]
    SLICE_X14Y66         LUT3 (Prop_lut3_I1_O)        0.105     5.588 r  CORE/PROC/b_reg[3]_i_11/O
                         net (fo=3, routed)           0.353     5.941    CORE/PROC/b_reg[3]_i_11_n_0
    SLICE_X13Y65         LUT5 (Prop_lut5_I4_O)        0.105     6.046 r  CORE/PROC/b_reg[3]_i_3/O
                         net (fo=2, routed)           0.575     6.621    CORE/PROC/b_reg[3]_i_3_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.939 r  CORE/PROC/b_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.939    CORE/PROC/b_reg_reg[3]_i_2_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.037 r  CORE/PROC/b_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.037    CORE/PROC/b_reg_reg[7]_i_2_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.135 r  CORE/PROC/b_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.135    CORE/PROC/b_reg_reg[11]_i_2_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.233 r  CORE/PROC/b_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.233    CORE/PROC/b_reg_reg[15]_i_2_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.331 r  CORE/PROC/b_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.331    CORE/PROC/b_reg_reg[19]_i_2_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.429 r  CORE/PROC/b_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.429    CORE/PROC/b_reg_reg[23]_i_2_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.527 r  CORE/PROC/b_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.527    CORE/PROC/b_reg_reg[27]_i_2_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.792 r  CORE/PROC/b_reg_reg[31]_i_3/O[1]
                         net (fo=4, routed)           0.485     8.277    CORE/PROC/RotL6_in[29]
    SLICE_X10Y69         LUT5 (Prop_lut5_I3_O)        0.250     8.527 r  CORE/PROC/a_reg[3]_i_3/O
                         net (fo=2, routed)           0.250     8.777    CORE/PROC/a_reg[3]_i_3_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.105     8.882 r  CORE/PROC/a_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     8.882    CORE/PROC/a_reg[3]_i_6_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.196 r  CORE/PROC/a_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.196    CORE/PROC/a_reg_reg[3]_i_2_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.296 r  CORE/PROC/a_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.296    CORE/PROC/a_reg_reg[7]_i_2_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.396 r  CORE/PROC/a_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.396    CORE/PROC/a_reg_reg[11]_i_2_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.496 r  CORE/PROC/a_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.496    CORE/PROC/a_reg_reg[15]_i_2_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.596 r  CORE/PROC/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.008     9.604    CORE/PROC/a_reg_reg[19]_i_2_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.704 r  CORE/PROC/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.704    CORE/PROC/a_reg_reg[23]_i_2_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.804 r  CORE/PROC/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.804    CORE/PROC/a_reg_reg[27]_i_2_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.066 r  CORE/PROC/a_reg_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.224    10.289    CORE/PROC/a[2]_18[31]
    SLICE_X11Y76         LUT4 (Prop_lut4_I3_O)        0.250    10.539 r  CORE/PROC/a_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    10.539    CORE/PROC/a_reg[31]_i_1_n_0
    SLICE_X11Y76         FDCE                                         r  CORE/PROC/a_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       6.800     6.800 r  
    U20                                               0.000     6.800 r  ACLK (IN)
                         net (fo=0)                   0.000     6.800    ACLK
    U20                  IBUF (Prop_ibuf_I_O)         0.784     7.584 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.188    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     9.265 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=1470, routed)        1.234    10.499    CORE/PROC/CLK
    SLICE_X11Y76         FDCE                                         r  CORE/PROC/a_reg_reg[31]/C
                         clock pessimism              0.290    10.789    
                         clock uncertainty           -0.035    10.753    
    SLICE_X11Y76         FDCE (Setup_fdce_C_D)        0.032    10.785    CORE/PROC/a_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         10.785    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  0.246    




