Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 09 Nov 2018 00:38:17 -0000
Received: from icoremail.net (unknown [209.85.210.176])
	by mail-app2 (Coremail) with SMTP id by_KCgDXv+6fruRb1NBiAQ--.30113S3;
	Fri, 09 Nov 2018 05:46:08 +0800 (CST)
Received: from mail-pf1-f176.google.com (unknown [209.85.210.176])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwCnjUmdruRb9M0eAA--.10735S3;
	Fri, 09 Nov 2018 05:46:05 +0800 (CST)
Received: by mail-pf1-f176.google.com with SMTP id u13-v6so9907857pfm.4
        for <xuliker@zju.edu.cn>; Thu, 08 Nov 2018 13:46:05 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:mime-version
         :references:in-reply-to:from:date:message-id:subject:to:cc:sender
         :precedence:list-id;
        bh=KCnI2NpW79sg5vRt/e6m5cBqoBo8CyNwcVXRiBS3fQQ=;
        b=k+CJ6r0YmyeuRfcZYTeM3b6t2pzjBdmZ+mU5gGPlIbS7ItOxyvCkkcvDVBL23LTgty
         MdD1JzclVJUtr8WnNf7eQzBgmH9Ds8L7CTsfmX+SmSA0UwACphYXxqYlzZOnnPVeq9np
         oyVYzaXcSdh640x+fqoyHUuBTPE1H1VAS1rmoKIFSQkNkmVWjist3v/EwFMSm8RP6IK0
         7xUKs6pUPQBQ0K1DqwiWz0u/Ox5mYrMxiON9IpGi3E1AtsGjj/HulRJQxs9Ncy6OL6iM
         HhJGVEQu62B061H2Osbb2lbEzJleOqeCfE1TJwo+vlO/fKZ4fxfpCB7tRMMhnF3ToMXk
         fbeQ==
X-Gm-Message-State: AGRZ1gLfqbUx54jv6kbIc4cU6mgr785c07oJGrOHKOvki+7HYR2mDmb4
	IoGE33Eii4FT4INh3/JLl2pE9xNG6EdiyJTB6mtrB2k+2p8WWLdz9g==
X-Received: by 2002:a63:4044:: with SMTP id n65mr5069371pga.90.1541713564941;
        Thu, 08 Nov 2018 13:46:04 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp767294pjt;
        Thu, 8 Nov 2018 13:46:04 -0800 (PST)
X-Google-Smtp-Source: AJdET5f3AghRhTAsQmhRWKzPRP/LZcOEQV0lCTACcUIzyAdKrP6lrHC3HNRH78vUGhD+/wvh70vM
X-Received: by 2002:a63:7f0e:: with SMTP id a14-v6mr5218813pgd.296.1541713564009;
        Thu, 08 Nov 2018 13:46:04 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1541713563; cv=none;
        d=google.com; s=arc-20160816;
        b=X9jYchPEqCpFIS/+uDH/wV/mKwAEZYMoO+rvvsNMtN06vYIzUnIsG6RFvlcr1hcwDY
         dtWPyZrpwEKsrfETyEbnUhei5QvhjXqQSYknGgCrghZIrbRYwvnIpaQr1jynMDMyxPwX
         D5ugBaUMb0yLRjv6HbyyhKK+AMzSgttswD32KbxinlrbKn13IAKQ5qt4Iv6Em3GU6uQ5
         Gj3BSSSkBgDqkfGj8eqgylZMJqa4pU8KdEjVjF+jjnmpn+zjTs/UizG2jLXjXy3Gxps7
         yULfHch8pyF5WcQiJ5zlthAN6aCPGh4HiTv037kDdwhOPXBkr/py8p2WxvuGi7eBvViP
         8rcA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:dkim-signature;
        bh=KCnI2NpW79sg5vRt/e6m5cBqoBo8CyNwcVXRiBS3fQQ=;
        b=O6IjiWa3aurrXIY3ysMX+XoffJb0yr4+URTg9sDSVfoVJTAMP2EyFep1LKnJAsHMl4
         +KUw4f5arAknMsraJOAhhBui6sogZU2L1WvXJOtt3QHxMQSi9ecd2SG7jgt3JpY5QN3w
         yK/dXWgQ/Ombvbvb5FV0gYp2Wh0vXpmOidXoyFqJ28tdg9fyFzoeKr4VMyN13Lh+d/ZE
         hoKbT3EkRasRYCk4q4njyP8VkA7ck+VuinBZ3pfFtm4CfM/FVcDM4pNgKDO48GgQPWdM
         TZGI2S6nu6Za8s4mTAPSI7LyLn7V04SLMcv++of7e8vVZ2qQyhm4mZMltrUwS2Bkrt8e
         7OGQ==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@kernel.org header.s=default header.b="EuQh/MiZ";
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id a1si5097531pgk.495.2018.11.08.13.45.46;
        Thu, 08 Nov 2018 13:46:03 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727196AbeKIHXG (ORCPT <rfc822;tu.k.phung@gmail.com>
        + 99 others); Fri, 9 Nov 2018 02:23:06 -0500
Received: from mail.kernel.org ([198.145.29.99]:41902 "EHLO mail.kernel.org"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1726140AbeKIHXG (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Fri, 9 Nov 2018 02:23:06 -0500
Received: from mail-yb1-f177.google.com (mail-yb1-f177.google.com [209.85.219.177])
        (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
        (No client certificate requested)
        by mail.kernel.org (Postfix) with ESMTPSA id 1F7B32081C;
        Thu,  8 Nov 2018 21:45:40 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
        s=default; t=1541713540;
        bh=3hRuEueFWIpYrJxje7Y95tqVKrazAjZ1LCzmEIxqJAs=;
        h=References:In-Reply-To:From:Date:Subject:To:Cc:From;
        b=EuQh/MiZBLVJD4+JrNQr4Te42+A9M9AKVvu6V3YYZ+ebUUyIJL4uyQPuxptHkuxl9
         SB7Fh5eUaB4sjXVYJLbf6B/Yz1NEG8hBaGAWbhXHAOir5kPtFmjJIyhTZHV0S/AtqC
         glbkUOWGgIQ5N1kUKeHmuEeupUz8Bd8zzvYD10Wo=
Received: by mail-yb1-f177.google.com with SMTP id t13-v6so8966356ybb.8;
        Thu, 08 Nov 2018 13:45:40 -0800 (PST)
X-Received: by 2002:a0c:e2ca:: with SMTP id t10mr6585470qvl.77.1541713539354;
 Thu, 08 Nov 2018 13:45:39 -0800 (PST)
MIME-Version: 1.0
References: <20181108184009.18430-1-vkoul@kernel.org> <20181108184009.18430-2-vkoul@kernel.org>
In-Reply-To: <20181108184009.18430-2-vkoul@kernel.org>
From: Rob Herring <robh+dt@kernel.org>
Date: Thu, 8 Nov 2018 15:45:28 -0600
X-Gmail-Original-Message-ID: <CAL_JsqKsCpofdsP_TojGxeCkv59r5Ce7-4Sz1B1V_QCL1eQDVg@mail.gmail.com>
Message-ID: <CAL_JsqKsCpofdsP_TojGxeCkv59r5Ce7-4Sz1B1V_QCL1eQDVg@mail.gmail.com>
Subject: Re: [PATCH v4 01/18] arm64: dts: qcom: qcs404: add base dts files
To: Vinod <vkoul@kernel.org>
Cc: Andy Gross <andy.gross@linaro.org>,
        David Brown <david.brown@linaro.org>,
        Mark Rutland <mark.rutland@arm.com>,
        linux-arm-msm <linux-arm-msm@vger.kernel.org>,
        "open list:ARM/QUALCOMM SUPPORT" <linux-soc@vger.kernel.org>,
        devicetree@vger.kernel.org,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
Content-Type: text/plain; charset="UTF-8"
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwCnjUmdruRb9M0eAA--.10735S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxJF45Kr4UCw4rCFyUuFyxAFb_yoWrtryfp3
	srC393Wrs2qr129w13XF1kCrn8A395CFyq9rnrurW8Ar929w42yFW7Kry8Cr4agr4kZw12
	qFn3XrW2k3ZIqw7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPFb7Iv0xC_tr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Xr0_Ar1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwIxGrw
	CjxxvEa2IrMxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik26cxK6xAEc7vF6xCjj44lc2xSY4AK
	6IIF6F4lc2IjII80xcxEwVAKI48JMxvI42IY6xIIjxv20xvE14v26r1j6r1xMxvI42IY6x
	IIjxv20xvEc7CjxVAFwI0_Jr0_Gr1lcIIF0xvEx4A2jsIE14v26r4UJVWxJr1lcIIF0xvE
	x4A2jsIEc7CjxVAFwI0_Gr1j6F4UJwCF04k20xvY0x0EwIxGrwCF04k20xvEw4C26cxK6c
	8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E14v26r1j
	6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_Jw0_GFylIxkGc2Ij64
	vIr41lIxAIcVCF04k26cxKx2IYs7xG6Fyj6rWUJbIYCTnIWIevJa73UjIFyTuYvjxUgQBM
	DUUUU

On Thu, Nov 8, 2018 at 12:40 PM Vinod Koul <vkoul@kernel.org> wrote:
>
> Add base dts files for QCS404 chipset along with cpu, timer,
> gcc and uart2 nodes.
>
> Signed-off-by: Vinod Koul <vkoul@kernel.org>
> ---
>  arch/arm64/boot/dts/qcom/qcs404.dtsi | 175 +++++++++++++++++++++++++++++++++++
>  1 file changed, 175 insertions(+)
>  create mode 100644 arch/arm64/boot/dts/qcom/qcs404.dtsi
>
> diff --git a/arch/arm64/boot/dts/qcom/qcs404.dtsi b/arch/arm64/boot/dts/qcom/qcs404.dtsi
> new file mode 100644
> index 000000000000..b77d1198ba79
> --- /dev/null
> +++ b/arch/arm64/boot/dts/qcom/qcs404.dtsi
> @@ -0,0 +1,175 @@
> +// SPDX-License-Identifier: GPL-2.0
> +// Copyright (c) 2018, Linaro Limited
> +
> +#include <dt-bindings/interrupt-controller/arm-gic.h>
> +#include <dt-bindings/clock/qcom,gcc-qcs404.h>
> +
> +/ {
> +       interrupt-parent = <&intc>;
> +
> +       #address-cells = <2>;
> +       #size-cells = <2>;
> +
> +       chosen { };
> +
> +       clocks {
> +               xo_board: xo_board {

Build your dtbs with "W=12" and fix any warnings. You should get a
warning about '_'.

> +                       compatible = "fixed-clock";
> +                       #clock-cells = <0>;
> +                       clock-frequency = <19200000>;
> +               };
> +       };
> +
> +       cpus {
> +               #address-cells = <1>;
> +               #size-cells = <0>;
> +
> +               CPU0: cpu@0 {

unit address is wrong.

> +                       device_type = "cpu";
> +                       compatible = "arm,cortex-a53";
> +                       reg = <0x100>;
> +                       enable-method = "psci";
> +                       next-level-cache = <&L2_0>;
> +               };
> +
> +               CPU1: cpu@1 {
> +                       device_type = "cpu";
> +                       compatible = "arm,cortex-a53";
> +                       reg = <0x101>;
> +                       enable-method = "psci";
> +                       next-level-cache = <&L2_0>;
> +               };
> +
> +               CPU2: cpu@2 {
> +                       device_type = "cpu";
> +                       compatible = "arm,cortex-a53";
> +                       reg = <0x102>;
> +                       enable-method = "psci";
> +                       next-level-cache = <&L2_0>;
> +               };
> +
> +               CPU3: cpu@3 {
> +                       device_type = "cpu";
> +                       compatible = "arm,cortex-a53";
> +                       reg = <0x103>;
> +                       enable-method = "psci";
> +                       next-level-cache = <&L2_0>;
> +               };
> +
> +               L2_0: l2-cache {
> +                       compatible = "cache";
> +                       cache-level = <2>;
> +               };
> +       };
> +
> +       memory@80000000 {
> +               device_type = "memory";
> +               /* We expect the bootloader to fill in the reg */

Can't you put in a default or base address at least.

> +               reg = <0 0x0 0 0>;
> +       };
> +
> +       psci {
> +               compatible = "arm,psci-1.0";
> +               method = "smc";
> +       };
> +
> +       soc: soc@0 {
> +               #address-cells = <1>;
> +               #size-cells = <1>;
> +               ranges = <0 0 0 0xffffffff>;
> +               compatible = "simple-bus";
> +
> +               gcc: clock-controller@1800000 {
> +                       compatible = "qcom,gcc-qcs404";
> +                       reg = <0x01800000 0x80000>;
> +                       #clock-cells = <1>;
> +
> +                       assigned-clocks = <&gcc GCC_APSS_AHB_CLK_SRC>;
> +                       assigned-clock-rates = <19200000>;
> +               };
> +
> +               blsp1_uart2: serial@78b1000 {
> +                       compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
> +                       reg = <0x078b1000 0x200>;
> +                       interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
> +                       clocks = <&gcc GCC_BLSP1_UART2_APPS_CLK>, <&gcc GCC_BLSP1_AHB_CLK>;
> +                       clock-names = "core", "iface";
> +                       status = "okay";
> +               };
> +
> +               intc: interrupt-controller@b000000 {
> +                       compatible = "qcom,msm-qgic2";
> +                       interrupt-controller;
> +                       #interrupt-cells = <3>;
> +                       reg = <0x0b000000 0x1000>,
> +                             <0x0b002000 0x1000>;
> +               };
> +
> +               timer@b120000 {
> +                       #address-cells = <1>;
> +                       #size-cells = <1>;
> +                       ranges;
> +                       compatible = "arm,armv7-timer-mem";
> +                       reg = <0x0b120000 0x1000>;
> +                       clock-frequency = <19200000>;
> +
> +                       frame@b121000 {
> +                               frame-number = <0>;
> +                               interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
> +                                            <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
> +                               reg = <0x0b121000 0x1000>,
> +                                     <0x0b122000 0x1000>;
> +                       };
> +
> +                       frame@b123000 {
> +                               frame-number = <1>;
> +                               interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
> +                               reg = <0x0b123000 0x1000>;
> +                               status = "disabled";
> +                       };
> +
> +                       frame@b124000 {
> +                               frame-number = <2>;
> +                               interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
> +                               reg = <0x0b124000 0x1000>;
> +                               status = "disabled";
> +                       };
> +
> +                       frame@b125000 {
> +                               frame-number = <3>;
> +                               interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
> +                               reg = <0x0b125000 0x1000>;
> +                               status = "disabled";
> +                       };
> +
> +                       frame@b126000 {
> +                               frame-number = <4>;
> +                               interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
> +                               reg = <0x0b126000 0x1000>;
> +                               status = "disabled";
> +                       };
> +
> +                       frame@b127000 {
> +                               frame-number = <5>;
> +                               interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
> +                               reg = <0xb127000 0x1000>;
> +                               status = "disabled";
> +                       };
> +
> +                       frame@b128000 {
> +                               frame-number = <6>;
> +                               interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
> +                               reg = <0x0b128000 0x1000>;
> +                               status = "disabled";
> +                       };
> +               };
> +       };
> +
> +       timer {
> +               compatible = "arm,armv8-timer";
> +               interrupts = <GIC_PPI 2 0xff08>,
> +                            <GIC_PPI 3 0xff08>,
> +                            <GIC_PPI 4 0xff08>,
> +                            <GIC_PPI 1 0xff08>;
> +       };
> +};
> --
> 2.14.4
>
