set_min_delay 4.0 -rise_from clk2 -through * -rise_to clk1 -fall_to port* -ignore_clock_latency -reset_path
