VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
CE input std_input
Cin input std_input
A[11:0] input std_input
B[11:0] input std_input
