--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Sep 23 02:39:42 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 20.000000 -name clk1 [get_nets TVP_CLK_c]
            720 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.406ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESR  C              \receive_module/BRAM_ADDR__i0  (from TVP_CLK_c +)
   Destination:    SB_DFFESR  D              \receive_module/BRAM_ADDR__i13  (to TVP_CLK_c +)

   Delay:                  23.273ns  (26.1% logic, 73.9% route), 15 logic levels.

 Constraint Details:

     23.273ns data_path \receive_module/BRAM_ADDR__i0 to \receive_module/BRAM_ADDR__i13 violates
     20.000ns delay constraint less
      0.133ns L_S requirement (totaling 19.867ns) by 3.406ns

 Path Details: \receive_module/BRAM_ADDR__i0 to \receive_module/BRAM_ADDR__i13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \receive_module/BRAM_ADDR__i0 (from TVP_CLK_c)
Route         2   e 1.258                                  \receive_module/BRAM_ADDR[0]
LUT4        ---     0.408             I0 to CO             \receive_module/add_12_2
Route         2   e 1.158                                  \receive_module/n1810
LUT4        ---     0.408             CI to CO             \receive_module/add_12_3
Route         2   e 1.158                                  \receive_module/n1811
LUT4        ---     0.408             CI to CO             \receive_module/add_12_4
Route         2   e 1.158                                  \receive_module/n1812
LUT4        ---     0.408             CI to CO             \receive_module/add_12_5
Route         2   e 1.158                                  \receive_module/n1813
LUT4        ---     0.408             CI to CO             \receive_module/add_12_6
Route         2   e 1.158                                  \receive_module/n1814
LUT4        ---     0.408             CI to CO             \receive_module/add_12_7
Route         2   e 1.158                                  \receive_module/n1815
LUT4        ---     0.408             CI to CO             \receive_module/add_12_8
Route         2   e 1.158                                  \receive_module/n1816
LUT4        ---     0.408             CI to CO             \receive_module/add_12_9
Route         2   e 1.158                                  \receive_module/n1817
LUT4        ---     0.408             CI to CO             \receive_module/add_12_10
Route         2   e 1.158                                  \receive_module/n1818
LUT4        ---     0.408             CI to CO             \receive_module/add_12_11
Route         2   e 1.158                                  \receive_module/n1819
LUT4        ---     0.408             CI to CO             \receive_module/add_12_12
Route         2   e 1.158                                  \receive_module/n1820
LUT4        ---     0.408             CI to CO             \receive_module/add_12_13
Route         2   e 1.158                                  \receive_module/n1821
LUT4        ---     0.408             CI to CO             \receive_module/add_12_14
Route         1   e 1.020                                  \receive_module/n1822
LUT4        ---     0.408             I3 to O              \receive_module/add_12_15_lut
Route         1   e 1.020                                  \receive_module/n123
                  --------
                   23.273  (26.1% logic, 73.9% route), 15 logic levels.


Error:  The following path violates requirements by 1.978ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESR  C              \receive_module/BRAM_ADDR__i0  (from TVP_CLK_c +)
   Destination:    SB_DFFESR  D              \receive_module/BRAM_ADDR__i12  (to TVP_CLK_c +)

   Delay:                  21.845ns  (26.0% logic, 74.0% route), 14 logic levels.

 Constraint Details:

     21.845ns data_path \receive_module/BRAM_ADDR__i0 to \receive_module/BRAM_ADDR__i12 violates
     20.000ns delay constraint less
      0.133ns L_S requirement (totaling 19.867ns) by 1.978ns

 Path Details: \receive_module/BRAM_ADDR__i0 to \receive_module/BRAM_ADDR__i12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \receive_module/BRAM_ADDR__i0 (from TVP_CLK_c)
Route         2   e 1.258                                  \receive_module/BRAM_ADDR[0]
LUT4        ---     0.408             I0 to CO             \receive_module/add_12_2
Route         2   e 1.158                                  \receive_module/n1810
LUT4        ---     0.408             CI to CO             \receive_module/add_12_3
Route         2   e 1.158                                  \receive_module/n1811
LUT4        ---     0.408             CI to CO             \receive_module/add_12_4
Route         2   e 1.158                                  \receive_module/n1812
LUT4        ---     0.408             CI to CO             \receive_module/add_12_5
Route         2   e 1.158                                  \receive_module/n1813
LUT4        ---     0.408             CI to CO             \receive_module/add_12_6
Route         2   e 1.158                                  \receive_module/n1814
LUT4        ---     0.408             CI to CO             \receive_module/add_12_7
Route         2   e 1.158                                  \receive_module/n1815
LUT4        ---     0.408             CI to CO             \receive_module/add_12_8
Route         2   e 1.158                                  \receive_module/n1816
LUT4        ---     0.408             CI to CO             \receive_module/add_12_9
Route         2   e 1.158                                  \receive_module/n1817
LUT4        ---     0.408             CI to CO             \receive_module/add_12_10
Route         2   e 1.158                                  \receive_module/n1818
LUT4        ---     0.408             CI to CO             \receive_module/add_12_11
Route         2   e 1.158                                  \receive_module/n1819
LUT4        ---     0.408             CI to CO             \receive_module/add_12_12
Route         2   e 1.158                                  \receive_module/n1820
LUT4        ---     0.408             CI to CO             \receive_module/add_12_13
Route         2   e 1.158                                  \receive_module/n1821
LUT4        ---     0.408             I3 to O              \receive_module/add_12_14_lut
Route         1   e 1.020                                  \receive_module/n124
                  --------
                   21.845  (26.0% logic, 74.0% route), 14 logic levels.


Error:  The following path violates requirements by 1.840ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESR  C              \receive_module/BRAM_ADDR__i1  (from TVP_CLK_c +)
   Destination:    SB_DFFESR  D              \receive_module/BRAM_ADDR__i13  (to TVP_CLK_c +)

   Delay:                  21.707ns  (26.1% logic, 73.9% route), 14 logic levels.

 Constraint Details:

     21.707ns data_path \receive_module/BRAM_ADDR__i1 to \receive_module/BRAM_ADDR__i13 violates
     20.000ns delay constraint less
      0.133ns L_S requirement (totaling 19.867ns) by 1.840ns

 Path Details: \receive_module/BRAM_ADDR__i1 to \receive_module/BRAM_ADDR__i13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \receive_module/BRAM_ADDR__i1 (from TVP_CLK_c)
Route         2   e 1.258                                  \receive_module/BRAM_ADDR[1]
LUT4        ---     0.408             I0 to CO             \receive_module/add_12_3
Route         2   e 1.158                                  \receive_module/n1811
LUT4        ---     0.408             CI to CO             \receive_module/add_12_4
Route         2   e 1.158                                  \receive_module/n1812
LUT4        ---     0.408             CI to CO             \receive_module/add_12_5
Route         2   e 1.158                                  \receive_module/n1813
LUT4        ---     0.408             CI to CO             \receive_module/add_12_6
Route         2   e 1.158                                  \receive_module/n1814
LUT4        ---     0.408             CI to CO             \receive_module/add_12_7
Route         2   e 1.158                                  \receive_module/n1815
LUT4        ---     0.408             CI to CO             \receive_module/add_12_8
Route         2   e 1.158                                  \receive_module/n1816
LUT4        ---     0.408             CI to CO             \receive_module/add_12_9
Route         2   e 1.158                                  \receive_module/n1817
LUT4        ---     0.408             CI to CO             \receive_module/add_12_10
Route         2   e 1.158                                  \receive_module/n1818
LUT4        ---     0.408             CI to CO             \receive_module/add_12_11
Route         2   e 1.158                                  \receive_module/n1819
LUT4        ---     0.408             CI to CO             \receive_module/add_12_12
Route         2   e 1.158                                  \receive_module/n1820
LUT4        ---     0.408             CI to CO             \receive_module/add_12_13
Route         2   e 1.158                                  \receive_module/n1821
LUT4        ---     0.408             CI to CO             \receive_module/add_12_14
Route         1   e 1.020                                  \receive_module/n1822
LUT4        ---     0.408             I3 to O              \receive_module/add_12_15_lut
Route         1   e 1.020                                  \receive_module/n123
                  --------
                   21.707  (26.1% logic, 73.9% route), 14 logic levels.

Warning: 23.406 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 20.000000 -name clk0 [get_nets ADV_CLK_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk1 [get_nets TVP_CLK_c]               |    20.000 ns|    23.406 ns|    15 *
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk0 [get_nets ADV_CLK_c]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\receive_module/n1812                   |       2|       6|     99.00%
                                        |        |        |
\receive_module/n1813                   |       2|       6|     99.00%
                                        |        |        |
\receive_module/n1814                   |       2|       6|     99.00%
                                        |        |        |
\receive_module/n1815                   |       2|       6|     99.00%
                                        |        |        |
\receive_module/n1816                   |       2|       6|     99.00%
                                        |        |        |
\receive_module/n1817                   |       2|       6|     99.00%
                                        |        |        |
\receive_module/n1818                   |       2|       6|     99.00%
                                        |        |        |
\receive_module/n1819                   |       2|       6|     99.00%
                                        |        |        |
\receive_module/n1820                   |       2|       6|     99.00%
                                        |        |        |
\receive_module/n1811                   |       2|       5|     83.33%
                                        |        |        |
\receive_module/n1821                   |       2|       5|     83.33%
                                        |        |        |
\receive_module/BRAM_ADDR[0]            |       2|       3|     50.00%
                                        |        |        |
\receive_module/n123                    |       1|       3|     50.00%
                                        |        |        |
\receive_module/n1810                   |       2|       3|     50.00%
                                        |        |        |
\receive_module/n1822                   |       1|       3|     50.00%
                                        |        |        |
\receive_module/BRAM_ADDR[1]            |       2|       2|     33.33%
                                        |        |        |
\receive_module/n124                    |       1|       2|     33.33%
                                        |        |        |
\receive_module/BRAM_ADDR[2]            |       2|       1|     16.67%
                                        |        |        |
\receive_module/n125                    |       1|       1|     16.67%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 6  Score: 8322

Constraints cover  720 paths, 139 nets, and 322 connections (24.7% coverage)


Peak memory: 38801408 bytes, TRCE: 204800 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
