{"serial": "51026", "code": "EE4012", "class": "*", "name": {"en": "VLSI System Design", "ch": "超大型積體電路系統設計"}, "instructor": {"en": "Li, Jin-Fu", "ch": "李進福"}, "department": {"en": "Department of Electrical Engineering", "ch": "電機工程學系"}, "system": {"en": "Undergraduate Programme", "ch": "學士班"}, "time_loc": {"en": [{"time": {"week": 3, "period": ["2"]}, "loc": "Engineering Building #2 124"}, {"time": {"week": 3, "period": ["3"]}, "loc": "Engineering Building #2 124"}, {"time": {"week": 3, "period": ["4"]}, "loc": "Engineering Building #2 124"}], "ch": [{"time": {"week": 3, "period": ["2"]}, "loc": "工程二館", "room": "124"}, {"time": {"week": 3, "period": ["3"]}, "loc": "工程二館", "room": "124"}, {"time": {"week": 3, "period": ["4"]}, "loc": "工程二館", "room": "124"}]}, "required": false, "credits": "3", "isFulSem": false, "lang": {"en": "Partially English", "ch": "部分英語"}, "crsCard": {"en": "Optional", "ch": "部份使用"}, "max_stu": 100, "assigned": 0, "selected": 100, "remark": {"en": "", "ch": ""}, "goal": {"en": "\"Students will learn advanced VLSI design technologies, subsystem designs, and architecture concepts.\"", "ch": "學生可以學習進階之VLSI設計技術、子系統設計、及架構設計概念。"}, "content": {"en": "1. Review of CMOS Logic Design\n2. Datapath and Control subsystems\n-Design of Adders\n-Design of Multipliers\n-Contoller\n3. Memory Subsystems\n-Random Access memories\n-Read only memories\n-Content addressable memories\n4. Low-Power Design Methodologies\n-Gate-Level Low-Power Design Method\n-Architecture-Level Low-Power Design Method\n-Algorithmic-Level Low-Power Design Method\n-Low-Power Memories\n5. VLSI Testing\n-Basics of VLSI Testing\n-Design-for-Testability\n6. System Chip Architectures\n-Multicore Chip Architecture\n-3D ICs\n-Network-on-Chips\n-Near-Data Processing", "ch": "\"課程概述：本課程內容包含VLSI子系統之設計，如：加法器、乘法器、記憶體電路設計等；VLSI System低功率設計技術；VLSI測試及可測性設計觀念；前瞻系統晶片（SOC）架構介紹等。\n課程目標：學生可以學習進階之VLSI設計技術, 學生修習完本課程將具備有簡單晶片之設計技術。\n課程大綱\n1. Review of CMOS Logic Design\n2. Datapath and Control subsystems\n-Design of Adders\n-Design of Multipliers\n-Contoller\n3. Memory Subsystems\n-Random Access memories\n-Read only memories\n-Content addressable memories\n4. Low-Power Design Methodologies\n-Gate-Level Low-Power Design Method\n-Architecture-Level Low-Power Design Method\n-Algorithmic-Level Low-Power Design Method\n-Low-Power Memories\n5. VLSI Testing\n-Basics of VLSI Testing\n-Design-for-Testability\n6. System Chip Architectures\n-Multicore Chip Architecture\n-3D ICs\n-Network-on-Chips\n-Near-Data Proccessing\""}, "textbook": {"en": "\"Textbook：1.N. H. E. Weste and D. Harris, “CMOS VLSI Design, a Circuits and Systems Perspective”, Fourth Edition. Addison Wesley, 2011.\nReferences： 1.M. Michael Vai,\"\"VLSI Design\"\", CRC Press, 2001.\n2.Kang and Leblebici,\"\"CMOS Digital Integrated Circuits--Analysis and Design\"\", third Edition, McGraw-Hill, 2003\n3. L. Benini and G. D. Micheli, \"\"Network on Chips: Technology and Tools\"\", Elsevier, 2006.\n4. S. W. Keckler, K. Olukotun, and H. P. Hofstee, “Multicore Processors and Systems”, Springer, 2009.\n5. 自編講義：Introduction to 3D IC Design, 2010.\"", "ch": "\"教科書 1.N. H. E. Weste and D. Harris, “CMOS VLSI Design, a Circuits and Systems Perspective”, Fourth Edition. Addison Wesley, 2011.\n參考書 1.M. Michael Vai,\"\"VLSI Design\"\", CRC Press, 2001.\n2.Kang and Leblebici,\"\"CMOS Digital Integrated Circuits--Analysis and Design\"\", third Edition, McGraw-Hill, 2003\n3. L. Benini and G. D. Micheli, \"\"Network on Chips: Technology and Tools\"\", Elsevier, 2006.\n4. S. W. Keckler, K. Olukotun, and H. P. Hofstee, “Multicore Processors and Systems”, Springer, 2009.\n5. 自編講義：Introduction to 3D IC Design, 2010.\""}, "self_comp": {"en": "0", "ch": "0"}, "method": {"en": "Lecture", "ch": "講授"}, "grading": {"en": "***", "ch": "***"}, "office_hr": {"en": "\"Mon.13-15\nThu.10-12\"", "ch": "星期一13～15 及星期四10～12"}, "teach_week": {"en": "18", "ch": "18"}, "flex_desc": {"en": "", "ch": ""}, "domain": {"en": "IC設計", "ch": "IC設計"}, "map": {"en": [{"competency": "Engineering Knowledge", "rate": "(4) High", "Assessments": "Test/Exam ， Assignments ， Practices/Experiments"}, {"competency": "Investigation and Implementation", "rate": "(4) High", "Assessments": "Practices/Experiments"}, {"competency": "Tool Usage", "rate": "(4) High", "Assessments": "Practices/Experiments"}, {"competency": "Application Engineering", "rate": "(4) High", "Assessments": "Presentation/Oral Exam ， Research Report(printed on paper)"}, {"competency": "Diversified Team Work", "rate": "(3) Medium", "Assessments": "Research Report(printed on paper)"}, {"competency": "Problem Analysis andolving", "rate": "(4) High", "Assessments": "Test/Exam ， Research Report(printed on paper)"}, {"competency": "Writing Skill and Presentation", "rate": "(3) Medium", "Assessments": "Research Report(printed on paper)"}, {"competency": "Environment caring and Life-long Learning", "rate": "(3) Medium", "Assessments": "Presentation/Oral Exam"}, {"competency": "Ethics and Social Responsibility", "rate": "(3) Medium", "Assessments": "Presentation/Oral Exam"}], "ch": [{"competency": "運用工程知識", "rate": "(4) 高", "Assessments": "紙筆測驗/會考 ， 作業練習 ， 實作/實驗"}, {"competency": "實作能力", "rate": "(4) 高", "Assessments": "實作/實驗"}, {"competency": "使用工程工具", "rate": "(4) 高", "Assessments": "實作/實驗"}, {"competency": "應用工程設計", "rate": "(4) 高", "Assessments": "口頭報告/口試 ， 專題研究報告(書面)"}, {"competency": "多元化團隊合作", "rate": "(3) 普通", "Assessments": "專題研究報告(書面)"}, {"competency": "理解分析能力", "rate": "(4) 高", "Assessments": "紙筆測驗/會考 ， 專題研究報告(書面)"}, {"competency": "論文寫作/語文表達", "rate": "(3) 普通", "Assessments": "專題研究報告(書面)"}, {"competency": "環境影響/終生學習", "rate": "(3) 普通", "Assessments": "口頭報告/口試"}, {"competency": "工程倫理", "rate": "(3) 普通", "Assessments": "口頭報告/口試"}]}, "asign_crite": {"en": ["Department:Department of Electrical Engineering only.Year:Third Year、Fourth Year only."], "ch": ["系所:限電機工程學系。年級:限三年級、四年級。"]}, "prelim_sel": 100, "gender": {"male": 78, "female": 22}, "stu_depart": {"en": {"Department of Electrical Engineering": 100}, "ch": {"電機工程學系": 100}}, "stu_grade": {"Bachelor": {"4": 36, "3": 64}, "Master": {}, "Doctor": {}}}