INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdto7segment_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/lab2/lab2_3_1/lab2_3_1.srcs/sources_1/new/fulladder_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1_partA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_2_1_partA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/imports/lab2/lab2_3_1/lab2_3_1.srcs/sources_1/new/lab2_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/new/lab2_3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_3_2/lab2_3_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
