#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Feb 23 21:57:48 2025
# Process ID: 9245
# Current directory: /home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main
# Command line: vivado -mode batch -source script/vivado/synth.tcl -nojournal -notrace -log /home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/synth_out/synth.log -tclargs /home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado spectrum_analyzer_top xc7z020clg484-1 avnet_zedboard Default VHDL
# Log file: /home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/synth_out/synth.log
# Journal file: 
# Running On: BANG, OS: Linux, CPU Frequency: 2199.992 MHz, CPU Physical cores: 4, Host memory: 16533 MB
#-----------------------------------------------------------
source script/vivado/synth.tcl -notrace
read_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1263.148 ; gain = 0.027 ; free physical = 1198 ; free virtual = 13801
WARNING: [BD 41-2576] File '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/design_1_axi_smc_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_ps7_0_axi_periph_0/design_1_ps7_0_axi_periph_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci' referenced by design 'design_1' could not be found.
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_processing_system7_0_0 
WARNING: [PS7-6] The applied preset does not match with  board preset. You may not get expected settings for  board. The ZedBoard preset is designed for ZedBoard board.
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_proc_sys_reset_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_axi_dma_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_axi_smc_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_ps7_0_axi_periph_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_pc_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_xlconcat_0_0 
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
Wrote  : </home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/design_1.bd> 
VHDL Output written to : /home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/synth/design_1.vhd
VHDL Output written to : /home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/sim/design_1.vhd
VHDL Output written to : /home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/hdl/design_1_wrapper.vhd
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file /home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1748.352 ; gain = 447.148 ; free physical = 6566 ; free virtual = 13335
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/tools/Xilinx/Vivado/2022.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/design_1.sh'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/xilinx-zynq.cc'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/libps7.so'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/libps7.dll'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/libremoteport.so'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/libremoteport.dll'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/ps7_init.h'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/ps7_init_gpl.h'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/ps7_init.tcl'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/ps7_init.html'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/sc_post_elab.rld'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/smartconnect.cxx'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/smartconnect_xtlm.cxx'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/design_1.bda'
export_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1860.406 ; gain = 112.055 ; free physical = 6483 ; free virtual = 13313
WARNING: [filemgmt 56-12] File '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/simple_axis_adder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/simple_axis_adder_pkg.vhd' cannot be added to the project because it already exists in the project, skipping this file
CRITICAL WARNING: [BD 5-251] Specified IPIntegrator design is already part of the fileset 'sources_1'. Requested source '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/design_1.bd' will not be added.
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'design_1' - hence not re-generating.
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/tools/Xilinx/Vivado/2022.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/design_1.sh'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/xilinx-zynq.cc'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/libps7.so'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/libps7.dll'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/libremoteport.so'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/libremoteport.dll'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/ps7_init.h'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/ps7_init_gpl.h'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/ps7_init.tcl'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/ps7_init.html'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/sc_post_elab.rld'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/smartconnect.cxx'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/smartconnect_xtlm.cxx'
INFO: [SIM-utils-43] Exported '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/build/xsim/design_1.bda'
export_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1860.406 ; gain = 0.000 ; free physical = 6351 ; free virtual = 13221
WARNING: [filemgmt 56-12] File '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/hdl/design_1_wrapper.vhd' cannot be added to the project because it already exists in the project, skipping this file
Command: synth_design -top spectrum_analyzer_top -part xc7z020clg484-1 -directive Default
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9745
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'K_MAX_EP_ROUTE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:87]
WARNING: [Synth 8-11067] parameter 'K_MAX_SC_ROUTE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:88]
WARNING: [Synth 8-11067] parameter 'K_MAX_CMD_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:89]
WARNING: [Synth 8-11067] parameter 'K_MAX_LUTRAM_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:90]
WARNING: [Synth 8-11067] parameter 'K_MAX_BRAM_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:91]
WARNING: [Synth 8-11067] parameter 'K_MIN_BRAM_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:92]
WARNING: [Synth 8-11067] parameter 'K_MAX_SYNC_RATIO' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:93]
WARNING: [Synth 8-11067] parameter 'K_MAX_PIPELINES' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:94]
WARNING: [Synth 8-11067] parameter 'K_LOG_MAX_PIPELINES' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:95]
WARNING: [Synth 8-11067] parameter 'K_MAX_LATENCY' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:96]
WARNING: [Synth 8-11067] parameter 'K_LOG_MAX_LATENCY' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:97]
WARNING: [Synth 8-11067] parameter 'K_AXIS_ARB_TDATA_NUM_BYTES' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:98]
WARNING: [Synth 8-11067] parameter 'K_MAX_USER_BITS_PER_BYTE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:99]
WARNING: [Synth 8-11067] parameter 'K_MAX_INFO_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:100]
WARNING: [Synth 8-11067] parameter 'K_MAX_OUTSTANDING_REQ' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:101]
WARNING: [Synth 8-11067] parameter 'K_AXI_SIZE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:102]
WARNING: [Synth 8-11067] parameter 'K_AXI_BURST_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:103]
WARNING: [Synth 8-11067] parameter 'K_AXI_RESP_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:104]
WARNING: [Synth 8-11067] parameter 'K_AXI_LAST_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:105]
WARNING: [Synth 8-11067] parameter 'K_AXI_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:106]
WARNING: [Synth 8-11067] parameter 'K_AXI_EXCL_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:107]
WARNING: [Synth 8-11067] parameter 'K_AXI_LOCK_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:108]
WARNING: [Synth 8-11067] parameter 'K_AXI3_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:109]
WARNING: [Synth 8-11067] parameter 'K_AXI3_LOCK_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:110]
WARNING: [Synth 8-11067] parameter 'K_AXI_PROT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:111]
WARNING: [Synth 8-11067] parameter 'K_AXI_QOS_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:112]
WARNING: [Synth 8-11067] parameter 'K_AXI_CACHE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:113]
WARNING: [Synth 8-11067] parameter 'K_MAX_ACCEPTANCE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:114]
WARNING: [Synth 8-11067] parameter 'K_MAX_FANOUT' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:115]
WARNING: [Synth 8-11067] parameter 'K_MAX_READ_WATERMARK' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:116]
WARNING: [Synth 8-11067] parameter 'K_MAX_BURST_LENGTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:117]
WARNING: [Synth 8-11067] parameter 'CH_R' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:164]
WARNING: [Synth 8-11067] parameter 'CH_W' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:165]
WARNING: [Synth 8-11067] parameter 'CH_AR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:166]
WARNING: [Synth 8-11067] parameter 'CH_AW' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:167]
WARNING: [Synth 8-11067] parameter 'CH_B' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:168]
WARNING: [Synth 8-11067] parameter 'CLK_DOWN' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:170]
WARNING: [Synth 8-11067] parameter 'CLK_SYNC_ALIAS' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:171]
WARNING: [Synth 8-11067] parameter 'CLK_ASYNC' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:172]
WARNING: [Synth 8-11067] parameter 'CLK_SYNC' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:173]
WARNING: [Synth 8-11067] parameter 'CLK_UP' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:174]
WARNING: [Synth 8-11067] parameter 'CLKEN_NONE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:176]
WARNING: [Synth 8-11067] parameter 'CLKEN_S' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:177]
WARNING: [Synth 8-11067] parameter 'CLKEN_M' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:178]
WARNING: [Synth 8-11067] parameter 'CLKEN_S_AND_M' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:179]
WARNING: [Synth 8-11067] parameter 'ARB_BYPASS' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:180]
WARNING: [Synth 8-11067] parameter 'ARB_ROUNDROBIN' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:181]
WARNING: [Synth 8-11067] parameter 'ARB_SLAVE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:182]
WARNING: [Synth 8-11067] parameter 'FIFO_LUTRAM' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:183]
WARNING: [Synth 8-11067] parameter 'FIFO_BRAM' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:184]
WARNING: [Synth 8-11067] parameter 'FIFO_NONE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:185]
WARNING: [Synth 8-11067] parameter 'FIFO_IP_XPM_MEMORY' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:186]
WARNING: [Synth 8-11067] parameter 'FIFO_IP_FG' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:187]
WARNING: [Synth 8-11067] parameter 'FIFO_IP_XPM_FIFO' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:188]
WARNING: [Synth 8-11067] parameter 'K_T_STRUCT_EXCLUSIVE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:230]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_ADDR_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:232]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_RDATA_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:240]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_WDATA_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:244]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_BRSP_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:247]
WARNING: [Synth 8-11067] parameter 'K_T_EXCLUSIVE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:253]
WARNING: [Synth 8-11067] parameter 'K_T_ADDR_AUGMENT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:256]
WARNING: [Synth 8-11067] parameter 'K_T_DATA_AUGMENT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:259]
WARNING: [Synth 8-11067] parameter 'K_T_BRSP_AUGMENT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:261]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_ADDR_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:263]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_DATA_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:265]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BRSP_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:267]
WARNING: [Synth 8-11067] parameter 'K_T_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:270]
WARNING: [Synth 8-11067] parameter 'K_T_SEG_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:304]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_ADDR_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:305]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_DATA_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:308]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BRSP_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:310]
WARNING: [Synth 8-11067] parameter 'K_T_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:313]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_AXPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:341]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_WPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:348]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_RPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:352]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:357]
WARNING: [Synth 8-11067] parameter 'K_T_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:361]
WARNING: [Synth 8-11067] parameter 'K_MAX_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:362]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_AXVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:547]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_WVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:557]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_RVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:561]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:566]
WARNING: [Synth 8-11067] parameter 'K_STATIC_AXVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:574]
WARNING: [Synth 8-11067] parameter 'K_STATIC_WVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:584]
WARNING: [Synth 8-11067] parameter 'K_STATIC_RVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:588]
WARNING: [Synth 8-11067] parameter 'K_STATIC_BVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:593]
WARNING: [Synth 8-11067] parameter 'K_T_VECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:596]
WARNING: [Synth 8-11067] parameter 'K_MAX_VECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:597]
WARNING: [Synth 8-11067] parameter 'K_MAX_NUM_MNOC' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:674]
WARNING: [Synth 8-11067] parameter 'K_MAX_NUM_SNOC' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:675]
WARNING: [Synth 8-11067] parameter 'NOC_MAX_SCHED_LEN' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:676]
WARNING: [Synth 8-11067] parameter 'NOC_MAX_TKN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:677]
WARNING: [Synth 8-11067] parameter 'NOC_MAX_RTR_ADDR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:678]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_EJECT' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:679]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_ASCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:680]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_DESCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:681]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_THROUGH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:682]
WARNING: [Synth 8-11067] parameter 'NOC_TOKEN_THROUGH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:683]
WARNING: [Synth 8-11067] parameter 'NOC_TOKEN_ASCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:684]
WARNING: [Synth 8-11067] parameter 'NOC_TOKEN_DESCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:685]
INFO: [Common 17-14] Message 'Synth 8-11067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-11014] non-net output port 'upsizer_valid' cannot be initialized at declaration in SystemVerilog mode [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/66be/hdl/sc_node_v1_0_vl_rfs.sv:2589]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2240.891 ; gain = 359.766 ; free physical = 5305 ; free virtual = 12225
Synthesis current peak Physical Memory [PSS] (MB): peak = 1799.650; parent = 1543.883; children = 255.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3281.816; parent = 2263.707; children = 1018.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'spectrum_analyzer_top' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/spectrum_analyzer_top.vhd:38]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/hdl/design_1_wrapper.vhd:42]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/synth/design_1.vhd:573' bound to instance 'design_1_i' of component 'design_1' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/hdl/design_1_wrapper.vhd:71]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/synth/design_1.vhd:605]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/synth/design_1.vhd:738]
INFO: [Synth 8-3491] module 'design_1_axi_dma_0_0' declared at '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:59' bound to instance 'axi_dma_0' of component 'design_1_axi_dma_0_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/synth/design_1.vhd:1173]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:158]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:21833' bound to instance 'U0' of component 'axi_dma' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:437]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:28767]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:20311]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:18551]
INFO: [Synth 8-226] default block is never used [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:18678]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:18551]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:19535]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:19535]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:19946]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:19946]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:20311]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:22925]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_queue' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:21334]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_queue' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:21334]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:22925]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_mngr' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:25105]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_sm' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:24193]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_sm' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:24193]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_cmdsts_if' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:23882]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_cmdsts_if' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:23882]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_mngr' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:25105]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_q_mngr' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:27329]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_queue' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:25456]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_queue' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:25456]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_q_mngr' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:27329]
INFO: [Synth 8-638] synthesizing module 'axi_sg_intrpt' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:27933]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_intrpt' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:27933]
INFO: [Synth 8-638] synthesizing module 'axi_sg_datamover' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:17745]
INFO: [Synth 8-638] synthesizing module 'axi_sg_mm2s_basic_wrap' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:15584]
INFO: [Synth 8-638] synthesizing module 'axi_sg_reset' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_reset' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:303]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cmd_status' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:2691]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cmd_status' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:2691]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rd_status_cntl' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:7097]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rd_status_cntl' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:7097]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:7570]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:7570]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:4556]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:4556]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rddata_cntl' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:5484]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rddata_cntl' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:5484]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_mm2s_basic_wrap' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:15584]
INFO: [Synth 8-638] synthesizing module 'axi_sg_s2mm_basic_wrap' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:16514]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wr_status_cntl' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:13571]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized1' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized1' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized2' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized2' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wr_status_cntl' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:13571]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc_wr' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:9830]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc_wr' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:9830]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl__parameterized0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:4556]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl__parameterized0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:4556]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wrdata_cntl' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:11534]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wrdata_cntl' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:11534]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_s2mm_basic_wrap' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:16514]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_datamover' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:17745]
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:28767]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sm' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:13367]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sm' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:13367]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sg_if' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:12447]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sg_if' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:12447]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sm' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:17780]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sm' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:17780]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sg_if' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:16138]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sg_if' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:16138]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:55439]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:55439]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:158]
INFO: [Synth 8-3491] module 'design_1_axi_smc_0' declared at '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:53' bound to instance 'axi_smc' of component 'design_1_axi_smc_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/synth/design_1.vhd:1269]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:9]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_5Y9LOC' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1392]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_one_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_one_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr_aclk_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr_aclk_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1439]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1439]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1439]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1439]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_afc3_psr_aclk_0' has 10 connections declared, but only 6 given [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1439]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_5Y9LOC' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1392]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1448]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00e_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_35/synth/bd_afc3_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00e_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_35/synth/bd_afc3_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1448]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_1GOYQYZ' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1819]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00arn_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_afc3_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00arn_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_afc3_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00awn_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_32/synth/bd_afc3_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00awn_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_32/synth/bd_afc3_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00bn_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_34/synth/bd_afc3_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00bn_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_34/synth/bd_afc3_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00rn_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_31/synth/bd_afc3_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00rn_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_31/synth/bd_afc3_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00wn_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_33/synth/bd_afc3_m00wn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized8' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00wn_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_33/synth/bd_afc3_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_1GOYQYZ' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1819]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00s2a_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_afc3_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00s2a_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_afc3_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00a2s_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00a2s_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_USCCV8' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2124]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00mmu_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00mmu_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00sic_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00sic_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00tr_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00tr_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_afc3_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2652]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_afc3_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2652]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_afc3_s00tr_0' has 82 connections declared, but only 80 given [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2652]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_USCCV8' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2124]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_Y7M43I' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2735]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sarn_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized6' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized9' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized9' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized6' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized7' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized10' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized10' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized7' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sarn_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sawn_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sawn_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sbn_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized8' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized11' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized11' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized8' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sbn_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_srn_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized9' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized12' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized12' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized9' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_srn_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_swn_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized10' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized13' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized13' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized10' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_swn_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_Y7M43I' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2735]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s01a2s_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s01a2s_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's01_entry_pipeline_imp_1W4H5O0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3031]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s01mmu_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s01mmu_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s01sic_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s01sic_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s01tr_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s01tr_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_afc3_s01tr_0' is unconnected for instance 's01_transaction_regulator' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3278]
WARNING: [Synth 8-7023] instance 's01_transaction_regulator' of module 'bd_afc3_s01tr_0' has 38 connections declared, but only 37 given [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3278]
INFO: [Synth 8-6155] done synthesizing module 's01_entry_pipeline_imp_1W4H5O0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3031]
INFO: [Synth 8-6157] synthesizing module 's01_nodes_imp_1RW0SI0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3318]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sarn_1' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sarn_1' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_srn_1' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_srn_1' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's01_nodes_imp_1RW0SI0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3318]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s02a2s_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_s02a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s02a2s_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_s02a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's02_entry_pipeline_imp_10GEI8D' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3449]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s02mmu_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_s02mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s02mmu_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_s02mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s02sic_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_s02sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s02sic_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_s02sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s02tr_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_s02tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s02tr_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_s02tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_afc3_s02tr_0' is unconnected for instance 's02_transaction_regulator' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3747]
WARNING: [Synth 8-7023] instance 's02_transaction_regulator' of module 'bd_afc3_s02tr_0' has 46 connections declared, but only 45 given [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3747]
INFO: [Synth 8-6155] done synthesizing module 's02_entry_pipeline_imp_10GEI8D' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3449]
INFO: [Synth 8-6157] synthesizing module 's02_nodes_imp_16RLGGJ' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3795]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sawn_1' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_sawn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sawn_1' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_sawn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sbn_1' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_sbn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sbn_1' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_sbn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_swn_1' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_swn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_swn_1' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_swn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's02_nodes_imp_16RLGGJ' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3795]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_4N4PBE' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3981]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_arsw_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_arsw_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_awsw_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_awsw_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_bsw_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_bsw_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_rsw_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_rsw_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_wsw_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_wsw_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_4N4PBE' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:3981]
WARNING: [Synth 8-7071] port 'M01_SC_B_info' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1298]
WARNING: [Synth 8-7071] port 'M01_SC_B_payld' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1298]
WARNING: [Synth 8-7071] port 'M01_SC_B_req' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1298]
WARNING: [Synth 8-7071] port 'M01_SC_B_send' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1298]
WARNING: [Synth 8-7071] port 'M02_SC_R_info' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1298]
WARNING: [Synth 8-7071] port 'M02_SC_R_payld' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1298]
WARNING: [Synth 8-7071] port 'M02_SC_R_req' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1298]
WARNING: [Synth 8-7071] port 'M02_SC_R_send' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1298]
WARNING: [Synth 8-7071] port 'S01_SC_AW_recv' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1298]
WARNING: [Synth 8-7071] port 'S01_SC_W_recv' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1298]
WARNING: [Synth 8-7071] port 'S02_SC_AR_recv' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1298]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_4N4PBE' has 102 connections declared, but only 91 given [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1298]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:53]
INFO: [Synth 8-3491] module 'design_1_proc_sys_reset_0_0' declared at '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:59' bound to instance 'proc_sys_reset_0' of component 'design_1_proc_sys_reset_0_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/synth/design_1.vhd:1373]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_0_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:53' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/synth/design_1.vhd:1386]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:729]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:729]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:109424]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:109424]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:471]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:471]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:471]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:471]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:471]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:471]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:471]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:471]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:471]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:471]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:471]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:471]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:471]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:471]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/synth/design_1.vhd:389]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/synth/design_1.vhd:77]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:53' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/synth/design_1.vhd:257]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:53]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_incr_cmd' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3091]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-226] default block is never used [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'SI_REG' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'MI_REG' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/synth/design_1.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/synth/design_1.vhd:389]
INFO: [Synth 8-3491] module 'design_1_xlconcat_0_0' declared at '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:53' bound to instance 'xlconcat_0' of component 'design_1_xlconcat_0_0' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/synth/design_1.vhd:1566]
INFO: [Synth 8-256] done synthesizing module 'design_1' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/synth/design_1.vhd:605]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/hdl/design_1_wrapper.vhd:42]
INFO: [Synth 8-3491] module 'led_blink' declared at '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/led_blink.vhd:5' bound to instance 'simple_led_example' of component 'led_blink' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/spectrum_analyzer_top.vhd:71]
INFO: [Synth 8-638] synthesizing module 'led_blink' [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/led_blink.vhd:13]
	Parameter NUM_LEDS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'led_blink' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/led_blink.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'spectrum_analyzer_top' (0#1) [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/spectrum_analyzer_top.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element GEN_ASYNC_RESET.p_soft_reset_d3_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:1277]
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:2160]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:2162]
WARNING: [Synth 8-6014] Unused sequential element araddr_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:2164]
WARNING: [Synth 8-6014] Unused sequential element sof_ftch_desc_del_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:21489]
WARNING: [Synth 8-6014] Unused sequential element GEN_NOMULT_CHANNEL.counter_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:21577]
WARNING: [Synth 8-6014] Unused sequential element GEN_MM2S.reg1_64_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:21659]
WARNING: [Synth 8-6014] Unused sequential element GEN_MM2S.reg1_bd_64_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:21660]
WARNING: [Synth 8-6014] Unused sequential element GEN_MM2S.queue_dout_new_64_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:21675]
WARNING: [Synth 8-6014] Unused sequential element GEN_MM2S.queue_dout_new_bd_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:21676]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM.reg2_64_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:21820]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM.reg2_bd_64_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:21821]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM.queue_dout2_new_64_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:21836]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM.queue_dout2_new_bd_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:21837]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:337]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:340]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:343]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:2020]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:2020]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_type_reg_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:7945]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_tag_reg_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:7799]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_reg_full_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:7951]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:4966]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:4973]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_btt_reg_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:10208]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_type_reg_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:10209]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_reg_full_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:10215]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd2data_valid_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:10050]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd2addr_valid_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:10049]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:4966]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:4973]
WARNING: [Synth 8-6014] Unused sequential element sig_s2mm_strm_wready_del_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:11901]
WARNING: [Synth 8-6014] Unused sequential element sig_next_strt_strb_reg_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:12837]
WARNING: [Synth 8-6014] Unused sequential element sig_first_dbeat_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:13099]
WARNING: [Synth 8-6014] Unused sequential element sig_single_dbeat_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd:13101]
WARNING: [Synth 8-6014] Unused sequential element queue_more_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:13828]
WARNING: [Synth 8-6014] Unused sequential element updt_desc_reg1_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:12944]
WARNING: [Synth 8-6014] Unused sequential element queue_more_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:18662]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:8359]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:12886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:12887]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:13225]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:969]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:26374]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:26578]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:27034]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:27579]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:28078]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:28171]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:28172]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:969]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:969]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:16965]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:16970]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:22739]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd:22712]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_5Y9LOC does not have driver. [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1416]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2701.242 ; gain = 820.117 ; free physical = 5229 ; free virtual = 12419
Synthesis current peak Physical Memory [PSS] (MB): peak = 2246.932; parent = 1991.182; children = 255.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3719.355; parent = 2701.246; children = 1018.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2713.117 ; gain = 831.992 ; free physical = 5228 ; free virtual = 12431
Synthesis current peak Physical Memory [PSS] (MB): peak = 2246.932; parent = 1991.182; children = 255.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3731.230; parent = 2713.121; children = 1018.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2713.117 ; gain = 831.992 ; free physical = 5224 ; free virtual = 12430
Synthesis current peak Physical Memory [PSS] (MB): peak = 2246.932; parent = 1991.182; children = 255.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3731.230; parent = 2713.121; children = 1018.109
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2719.055 ; gain = 0.000 ; free physical = 5073 ; free virtual = 12063
INFO: [Netlist 29-17] Analyzing 632 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'bd_inst/design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'bd_inst/design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spectrum_analyzer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spectrum_analyzer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'bd_inst/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'bd_inst/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'bd_inst/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'bd_inst/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'bd_inst/design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'bd_inst/design_1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spectrum_analyzer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spectrum_analyzer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'bd_inst/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'bd_inst/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'bd_inst/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'bd_inst/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'bd_inst/design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'bd_inst/design_1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spectrum_analyzer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spectrum_analyzer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spectrum_analyzer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spectrum_analyzer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 76 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3168.918 ; gain = 0.000 ; free physical = 4848 ; free virtual = 11880
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 632 instances were transformed.
  FDR => FDRE: 630 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3168.918 ; gain = 0.000 ; free physical = 4850 ; free virtual = 11872
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:22 ; elapsed = 00:01:19 . Memory (MB): peak = 3168.918 ; gain = 1287.793 ; free physical = 5487 ; free virtual = 12494
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.498; parent = 2231.936; children = 255.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4155.016; parent = 3136.906; children = 1018.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:22 ; elapsed = 00:01:19 . Memory (MB): peak = 3168.918 ; gain = 1287.793 ; free physical = 5486 ; free virtual = 12500
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.498; parent = 2231.936; children = 255.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4155.016; parent = 3136.906; children = 1018.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/processing_system7_0/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/proc_sys_reset_0/U0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_dma_0/U0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_inst/design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:20 . Memory (MB): peak = 3168.918 ; gain = 1287.793 ; free physical = 5448 ; free virtual = 12503
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.498; parent = 2231.936; children = 255.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4155.016; parent = 3136.906; children = 1018.109
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ftch_cs_reg' in module 'axi_sg_ftch_sm'
INFO: [Synth 8-802] inferred FSM for state register 'updt_cs_reg' in module 'axi_sg_updt_sm'
INFO: [Synth 8-802] inferred FSM for state register 'pntr_cs_reg' in module 'axi_sg_updt_queue'
INFO: [Synth 8-802] inferred FSM for state register 'mm2s_cs_reg' in module 'axi_dma_mm2s_sm'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' in module 'axi_dma_s2mm_sm'
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_11_decerr_slave'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
            fetch_status |                               10 |                               10
             fetch_error |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ftch_cs_reg' using encoding 'sequential' in module 'axi_sg_ftch_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
         get_update_pntr |                              001 |                              001
       update_descriptor |                              010 |                              010
           update_status |                              011 |                              011
            update_error |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'updt_cs_reg' using encoding 'sequential' in module 'axi_sg_updt_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        read_curdesc_lsb |                               01 |                               01
            write_status |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pntr_cs_reg' using encoding 'sequential' in module 'axi_sg_updt_queue'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mm2s_cs_reg' using encoding 'sequential' in module 'axi_dma_mm2s_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' using encoding 'sequential' in module 'axi_dma_s2mm_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_11_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 3168.918 ; gain = 1287.793 ; free physical = 5407 ; free virtual = 12449
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.498; parent = 2231.936; children = 255.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4155.016; parent = 3136.906; children = 1018.109
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   28 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   3 Input   14 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 24    
	   3 Input    8 Bit       Adders := 2     
	   4 Input    8 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 13    
	   4 Input    7 Bit       Adders := 10    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 183   
	   2 Input    5 Bit       Adders := 18    
	   3 Input    5 Bit       Adders := 2     
	   4 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 35    
	   3 Input    4 Bit       Adders := 3     
	   4 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 29    
	   3 Input    3 Bit       Adders := 11    
	   2 Input    2 Bit       Adders := 12    
	   4 Input    2 Bit       Adders := 3     
	   3 Input    1 Bit       Adders := 6     
	   2 Input    1 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 259   
+---Registers : 
	             2178 Bit    Registers := 56    
	              512 Bit    Registers := 2     
	              159 Bit    Registers := 2     
	              140 Bit    Registers := 6     
	              107 Bit    Registers := 1     
	              104 Bit    Registers := 2     
	               91 Bit    Registers := 4     
	               88 Bit    Registers := 3     
	               86 Bit    Registers := 4     
	               71 Bit    Registers := 2     
	               68 Bit    Registers := 2     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 4     
	               47 Bit    Registers := 3     
	               40 Bit    Registers := 2     
	               39 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 6     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 33    
	               26 Bit    Registers := 6     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 15    
	               12 Bit    Registers := 9     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 65    
	                7 Bit    Registers := 24    
	                6 Bit    Registers := 94    
	                5 Bit    Registers := 25    
	                4 Bit    Registers := 105   
	                3 Bit    Registers := 103   
	                2 Bit    Registers := 50    
	                1 Bit    Registers := 1534  
+---RAMs : 
	               4K Bit	(128 X 39 bit)          RAMs := 1     
	               4K Bit	(128 X 38 bit)          RAMs := 1     
	              144 Bit	(16 X 9 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 28    
	   2 Input  512 Bit        Muxes := 2     
	   4 Input  140 Bit        Muxes := 2     
	   4 Input   88 Bit        Muxes := 1     
	   2 Input   86 Bit        Muxes := 3     
	   2 Input   66 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 4     
	   2 Input   47 Bit        Muxes := 3     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 33    
	   2 Input   28 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 12    
	   2 Input   23 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 5     
	   2 Input   14 Bit        Muxes := 11    
	   4 Input   14 Bit        Muxes := 2     
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 44    
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 56    
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 33    
	   2 Input    5 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 52    
	   4 Input    4 Bit        Muxes := 9     
	   4 Input    3 Bit        Muxes := 17    
	  11 Input    3 Bit        Muxes := 11    
	   2 Input    3 Bit        Muxes := 43    
	  16 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 283   
	   3 Input    2 Bit        Muxes := 4     
	   7 Input    2 Bit        Muxes := 8     
	  14 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 25    
	   6 Input    1 Bit        Muxes := 174   
	   4 Input    1 Bit        Muxes := 79    
	  10 Input    1 Bit        Muxes := 84    
	   7 Input    1 Bit        Muxes := 59    
	  12 Input    1 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 635   
	   3 Input    1 Bit        Muxes := 42    
	   5 Input    1 Bit        Muxes := 5     
	   8 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 39 bits, new ram width 38 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.AWVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.AWVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:46 ; elapsed = 00:03:55 . Memory (MB): peak = 3168.918 ; gain = 1287.793 ; free physical = 5071 ; free virtual = 12270
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.498; parent = 2231.936; children = 255.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4155.016; parent = 3136.906; children = 1018.109
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                                                       | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\bd_inst/design_1_i /i_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|\bd_inst/design_1_i /i_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                                                                                         | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|\bd_inst/design_1_i /axi_smc/insti_3/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\bd_inst/design_1_i /axi_smc/insti_3/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 8               | RAM32M x 2    | 
|\bd_inst/design_1_i /axi_smc/insti_3/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\bd_inst/design_1_i /axi_smc/insti_3/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 86              | RAM32M x 15   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                 | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\bd_inst/design_1_i /axi_smc/insti_3/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                 | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\bd_inst/design_1_i /axi_smc/insti_3/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 107             | RAM32M x 18   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M x 5    | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 104             | RAM32M x 18   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3    | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 104             | RAM32M x 18   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s02_nodes/s02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s02_nodes/s02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M x 5    | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3    | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15   | 
|\bd_inst/design_1_i /i_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied        | 16 x 9               | RAM32M x 2    | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:56 ; elapsed = 00:04:05 . Memory (MB): peak = 3168.918 ; gain = 1287.793 ; free physical = 4818 ; free virtual = 12017
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.498; parent = 2231.936; children = 255.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4155.016; parent = 3136.906; children = 1018.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (4492.0/oG.CP 160.0ps)
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:12 ; elapsed = 00:04:21 . Memory (MB): peak = 3168.918 ; gain = 1287.793 ; free physical = 4672 ; free virtual = 11876
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.498; parent = 2231.936; children = 255.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4155.016; parent = 3136.906; children = 1018.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                                                       | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\bd_inst/design_1_i /i_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|\bd_inst/design_1_i /i_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                                                                                         | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|\bd_inst/design_1_i /axi_smc/insti_3/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\bd_inst/design_1_i /axi_smc/insti_3/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 8               | RAM32M x 2    | 
|\bd_inst/design_1_i /axi_smc/insti_3/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\bd_inst/design_1_i /axi_smc/insti_3/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 86              | RAM32M x 15   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                 | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\bd_inst/design_1_i /axi_smc/insti_3/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                 | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\bd_inst/design_1_i /axi_smc/insti_3/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 107             | RAM32M x 18   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M x 5    | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 104             | RAM32M x 18   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3    | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 104             | RAM32M x 18   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s02_nodes/s02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24   | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s02_nodes/s02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M x 5    | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3    | 
|\bd_inst/design_1_i /axi_smc/insti_3/\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15   | 
|\bd_inst/design_1_i /i_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied        | 16 x 9               | RAM32M x 2    | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:27 ; elapsed = 00:04:40 . Memory (MB): peak = 3168.918 ; gain = 1287.793 ; free physical = 4774 ; free virtual = 11979
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.498; parent = 2231.936; children = 255.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4155.016; parent = 3136.906; children = 1018.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:35 ; elapsed = 00:04:48 . Memory (MB): peak = 3168.918 ; gain = 1287.793 ; free physical = 4757 ; free virtual = 11969
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.498; parent = 2231.936; children = 255.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4155.016; parent = 3136.906; children = 1018.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:35 ; elapsed = 00:04:48 . Memory (MB): peak = 3168.918 ; gain = 1287.793 ; free physical = 4747 ; free virtual = 11968
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.498; parent = 2231.936; children = 255.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4155.016; parent = 3136.906; children = 1018.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:39 ; elapsed = 00:04:51 . Memory (MB): peak = 3168.918 ; gain = 1287.793 ; free physical = 4742 ; free virtual = 11954
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.498; parent = 2231.936; children = 255.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4155.016; parent = 3136.906; children = 1018.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:39 ; elapsed = 00:04:51 . Memory (MB): peak = 3168.918 ; gain = 1287.793 ; free physical = 4734 ; free virtual = 11952
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.498; parent = 2231.936; children = 255.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4155.016; parent = 3136.906; children = 1018.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:39 ; elapsed = 00:04:52 . Memory (MB): peak = 3168.918 ; gain = 1287.793 ; free physical = 4723 ; free virtual = 11953
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.498; parent = 2231.936; children = 255.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4155.016; parent = 3136.906; children = 1018.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:39 ; elapsed = 00:04:52 . Memory (MB): peak = 3168.918 ; gain = 1287.793 ; free physical = 4723 ; free virtual = 11960
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.498; parent = 2231.936; children = 255.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4155.016; parent = 3136.906; children = 1018.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[2]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[2]  | 7      | 7          | 7      | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[15] | 26     | 26         | 26     | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[3]  | 59     | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[3]  | 29     | 29         | 29     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[5]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[5]  | 21     | 21         | 21     | 0       | 0      | 0      | 0      | 
|dsrl__8     | INFERRED_GEN.data_reg[3]  | 25     | 25         | 25     | 0       | 0      | 0      | 0      | 
|dsrl__9     | INFERRED_GEN.data_reg[15] | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__10    | INFERRED_GEN.data_reg[3]  | 27     | 27         | 27     | 0       | 0      | 0      | 0      | 
|dsrl__11    | shift_reg_reg             | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__12    | memory_reg[3]             | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__13    | memory_reg[3]             | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__14    | memory_reg[31]            | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__15    | memory_reg[31]            | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     1|
|3     |CARRY4   |   100|
|4     |LUT1     |   351|
|5     |LUT2     |   497|
|6     |LUT3     |  2009|
|7     |LUT4     |   908|
|8     |LUT5     |   983|
|9     |LUT6     |  1373|
|10    |PS7      |     1|
|11    |RAM16X1D |     2|
|12    |RAM32M   |   163|
|13    |RAM32X1D |    12|
|14    |RAMB36E1 |     2|
|15    |SRL16    |     2|
|16    |SRL16E   |   230|
|17    |SRLC32E  |    45|
|18    |FDCE     |   120|
|19    |FDR      |   271|
|20    |FDRE     |  7474|
|21    |FDSE     |   310|
|22    |OBUF     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:40 ; elapsed = 00:04:52 . Memory (MB): peak = 3168.918 ; gain = 1287.793 ; free physical = 4717 ; free virtual = 11960
Synthesis current peak Physical Memory [PSS] (MB): peak = 2487.498; parent = 2231.936; children = 255.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4155.016; parent = 3136.906; children = 1018.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7245 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:59 ; elapsed = 00:04:18 . Memory (MB): peak = 3168.918 ; gain = 831.992 ; free physical = 4756 ; free virtual = 12003
Synthesis Optimization Complete : Time (s): cpu = 00:04:40 ; elapsed = 00:04:53 . Memory (MB): peak = 3168.918 ; gain = 1287.793 ; free physical = 4752 ; free virtual = 12001
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3168.918 ; gain = 0.000 ; free physical = 4892 ; free virtual = 12104
INFO: [Netlist 29-17] Analyzing 552 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'bd_inst/design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'bd_inst/design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'bd_inst/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'bd_inst/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'bd_inst/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'bd_inst/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'bd_inst/design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'bd_inst/design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'bd_inst/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'bd_inst/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'bd_inst/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'bd_inst/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'bd_inst/design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/build/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'bd_inst/design_1_i/axi_dma_0/U0'
INFO: [Project 1-1714] 64 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3272.969 ; gain = 0.000 ; free physical = 4589 ; free virtual = 11813
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 450 instances were transformed.
  FDR => FDRE: 271 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 163 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete, checksum: c1223f81
INFO: [Common 17-83] Releasing license: Synthesis
882 Infos, 342 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:09 ; elapsed = 00:05:18 . Memory (MB): peak = 3272.969 ; gain = 1412.562 ; free physical = 4996 ; free virtual = 12227
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3272.969 ; gain = 0.000 ; free physical = 4809 ; free virtual = 12046
Command: report_power -file /home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/synth_out/power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
885 Infos, 343 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: report_drc -file /home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/synth_out/drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/synth_out/drc.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3352.031 ; gain = 0.000 ; free physical = 4848 ; free virtual = 12101
INFO: [Common 17-1381] The checkpoint '/home/midosama/Desktop/projet_ana_spec/workflow-2024-2025-ei4-main/build/spectrum_analyzer_avnet_zedboard/vivado/dcp/synth.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Feb 23 22:04:46 2025...
