-makelib xcelium_lib/axi_lite_ipif_v3_0_4 \
  "../../../../inverter_block.gen/sources_1/bd/INVERTER_BD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/lib_cdc_v1_0_2 \
  "../../../../inverter_block.gen/sources_1/bd/INVERTER_BD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/interrupt_control_v3_1_4 \
  "../../../../inverter_block.gen/sources_1/bd/INVERTER_BD/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_gpio_v2_0_27 \
  "../../../../inverter_block.gen/sources_1/bd/INVERTER_BD/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/INVERTER_BD/ip/INVERTER_BD_axi_gpio_0_0/sim/INVERTER_BD_axi_gpio_0_0.vhd" \
-endlib
-makelib xcelium_lib/xlslice_v1_0_2 \
  "../../../../inverter_block.gen/sources_1/bd/INVERTER_BD/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/INVERTER_BD/ip/INVERTER_BD_xlslice_0_0/sim/INVERTER_BD_xlslice_0_0.v" \
  "../../../bd/INVERTER_BD/ip/INVERTER_BD_xlslice_1_0/sim/INVERTER_BD_xlslice_1_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/INVERTER_BD/ip/INVERTER_BD_pwm_cfg_gpio_1/sim/INVERTER_BD_pwm_cfg_gpio_1.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/INVERTER_BD/ip/INVERTER_BD_xlslice_2_0/sim/INVERTER_BD_xlslice_2_0.v" \
  "../../../bd/INVERTER_BD/ip/INVERTER_BD_xlslice_2_1/sim/INVERTER_BD_xlslice_2_1.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/INVERTER_BD/ip/INVERTER_BD_dc_mux_0_0/sim/INVERTER_BD_dc_mux_0_0.vhd" \
  "../../../bd/INVERTER_BD/ip/INVERTER_BD_pwm_cfg_gpio_2/sim/INVERTER_BD_pwm_cfg_gpio_2.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/INVERTER_BD/ip/INVERTER_BD_xlslice_0_1/sim/INVERTER_BD_xlslice_0_1.v" \
  "../../../bd/INVERTER_BD/ip/INVERTER_BD_xlslice_4_0/sim/INVERTER_BD_xlslice_4_0.v" \
-endlib
-makelib xcelium_lib/xbip_utils_v3_0_10 \
  "../../../../inverter_block.gen/sources_1/bd/INVERTER_BD/ipshared/364f/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_utils_v2_0_6 \
  "../../../../inverter_block.gen/sources_1/bd/INVERTER_BD/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_pipe_v3_0_6 \
  "../../../../inverter_block.gen/sources_1/bd/INVERTER_BD/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_bram18k_v3_0_6 \
  "../../../../inverter_block.gen/sources_1/bd/INVERTER_BD/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/mult_gen_v12_0_17 \
  "../../../../inverter_block.gen/sources_1/bd/INVERTER_BD/ipshared/dd36/hdl/mult_gen_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../../inverter_block.gen/sources_1/bd/INVERTER_BD/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_addsub_v3_0_6 \
  "../../../../inverter_block.gen/sources_1/bd/INVERTER_BD/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_multadd_v3_0_6 \
  "../../../../inverter_block.gen/sources_1/bd/INVERTER_BD/ipshared/b0ac/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/dds_compiler_v6_0_21 \
  "../../../../inverter_block.gen/sources_1/bd/INVERTER_BD/ipshared/7e37/hdl/dds_compiler_v6_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/INVERTER_BD/ip/INVERTER_BD_dds_compiler_0_1/sim/INVERTER_BD_dds_compiler_0_1.vhd" \
  "../../../bd/INVERTER_BD/ip/INVERTER_BD_dds_compiler_0_2/sim/INVERTER_BD_dds_compiler_0_2.vhd" \
  "../../../bd/INVERTER_BD/ip/INVERTER_BD_dds_compiler_0_3/sim/INVERTER_BD_dds_compiler_0_3.vhd" \
  "../../../bd/INVERTER_BD/ip/INVERTER_BD_pwm_generator_0_0/sim/INVERTER_BD_pwm_generator_0_0.vhd" \
  "../../../bd/INVERTER_BD/ip/INVERTER_BD_pwm_generator_1_0/sim/INVERTER_BD_pwm_generator_1_0.vhd" \
  "../../../bd/INVERTER_BD/ip/INVERTER_BD_pwm_generator_2_0/sim/INVERTER_BD_pwm_generator_2_0.vhd" \
  "../../../bd/INVERTER_BD/ip/INVERTER_BD_dc_scaler_0_0/sim/INVERTER_BD_dc_scaler_0_0.vhd" \
  "../../../bd/INVERTER_BD/ip/INVERTER_BD_dc_scaler_0_1/sim/INVERTER_BD_dc_scaler_0_1.vhd" \
  "../../../bd/INVERTER_BD/ip/INVERTER_BD_dc_scaler_0_2/sim/INVERTER_BD_dc_scaler_0_2.vhd" \
  "../../../bd/INVERTER_BD/sim/INVERTER_BD.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

