

================================================================
== Vitis HLS Report for 'encode'
================================================================
* Date:           Wed Jan 31 13:11:18 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        LSI_encoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.223 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    14685|    14685|  0.147 ms|  0.147 ms|  14413|  14413|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +----------+-------+---------+---------+-----------+-----------+-------+-------+---------+
        |          |       |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        | Instance | Module|   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------+-------+---------+---------+-----------+-----------+-------+-------+---------+
        |conv1_U0  |conv1  |    14412|    14412|   0.144 ms|   0.144 ms|  14412|  14412|       no|
        |pool1_U0  |pool1  |    12548|    12548|   0.125 ms|   0.125 ms|  12548|  12548|       no|
        |conv2_U0  |conv2  |     4235|     4235|  42.350 us|  42.350 us|   4235|   4235|       no|
        |pool2_U0  |pool2  |     1572|     1572|  15.720 us|  15.720 us|   1572|   1572|       no|
        |conv3_U0  |conv3  |      723|      723|   7.230 us|   7.230 us|    723|    723|       no|
        |pool3_U0  |pool3  |      517|      517|   5.170 us|   5.170 us|    517|    517|       no|
        +----------+-------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|     495|     340|    -|
|Instance         |        -|  1212|  445841|  278624|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|  1212|  446336|  278966|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      120|    80|   35200|   17600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|  1515|    1268|    1585|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------+-------+---------+-----+--------+--------+-----+
    | Instance | Module| BRAM_18K| DSP |   FF   |   LUT  | URAM|
    +----------+-------+---------+-----+--------+--------+-----+
    |conv1_U0  |conv1  |        0|  135|   21902|   18138|    0|
    |conv2_U0  |conv2  |        0|  585|  253511|  153676|    0|
    |conv3_U0  |conv3  |        0|  492|  136989|   87732|    0|
    |pool1_U0  |pool1  |        0|    0|   22439|    8574|    0|
    |pool2_U0  |pool2  |        0|    0|    6535|    3942|    0|
    |pool3_U0  |pool3  |        0|    0|    4465|    6562|    0|
    +----------+-------+---------+-----+--------+--------+-----+
    |Total     |       |        0| 1212|  445841|  278624|    0|
    +----------+-------+---------+-----+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------+---------+----+----+-----+------+-----+---------+
    |     Name    | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------+---------+----+----+-----+------+-----+---------+
    |conv1_out_U  |        0|  99|   0|    -|     2|   40|       80|
    |conv2_out_U  |        0|  99|   0|    -|     2|   40|       80|
    |conv3_out_U  |        0|  99|   0|    -|     2|   40|       80|
    |pool1_out_U  |        0|  99|   0|    -|     2|   40|       80|
    |pool2_out_U  |        0|  99|   0|    -|     2|   40|       80|
    +-------------+---------+----+----+-----+------+-----+---------+
    |Total        |        0| 495|   0|    0|    10|  200|      400|
    +-------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|full_in_TDATA    |   in|   40|        axis|       full_in|       pointer|
|full_in_TVALID   |   in|    1|        axis|       full_in|       pointer|
|full_in_TREADY   |  out|    1|        axis|       full_in|       pointer|
|full_out_TDATA   |  out|   40|        axis|      full_out|       pointer|
|full_out_TVALID  |  out|    1|        axis|      full_out|       pointer|
|full_out_TREADY  |   in|    1|        axis|      full_out|       pointer|
|ap_clk           |   in|    1|  ap_ctrl_hs|        encode|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_hs|        encode|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|        encode|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|        encode|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|        encode|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|        encode|  return value|
+-----------------+-----+-----+------------+--------------+--------------+

