#include "esp_usb_ep.hpp"

#include "esp_memory_utils.h"

#if SOC_USB_OTG_SUPPORTED && defined(CONFIG_IDF_TARGET_ESP32S3) && \
    CONFIG_IDF_TARGET_ESP32S3

#include <algorithm>
#include <cstring>

#include "esp_heap_caps.h"
#include "esp_usb.hpp"
#include "esp_usb_dev.hpp"

namespace LibXR
{

namespace
{
// DWC2 端点中断位：INEPNE（bit 6）与 EPDISD（bit 1）/ DWC2 endpoint interrupt
// bits: INEPNE (bit 6) and EPDISD (bit 1)
constexpr uint32_t USB_DWC_EPDISD_MSK = 1UL << 1;
constexpr uint32_t USB_DWC_INEPNE_MSK = 1UL << 6;
}  // namespace

ESP32USBEndpoint::ESP32USBEndpoint(ESP32USBDevice& device, EPNumber number,
                                   Direction direction, RawData buffer)
    : USB::Endpoint(number, direction, buffer), device_(device)
{
  // 槽内存就是 DMA 目标（本后端不做中间拷贝）：构造期就要求它存在、DMA 可用且
  // 对齐，否则运行期会静默丢数据或写坏内存。
  // The slot memory is the DMA target itself (this backend does not copy through an
  // intermediate buffer): require at construction that it exists, is DMA-capable
  // and aligned, or the run time would silently drop or corrupt data.
  REQUIRE(buffer.addr_ != nullptr);
  REQUIRE(esp_ptr_dma_capable(buffer.addr_));
  REQUIRE(reinterpret_cast<uintptr_t>(buffer.addr_) % ESPUSBDetail::USB_DMA_ALIGNMENT ==
          0U);
}

ErrorCode ESP32USBEndpoint::ConfigureHardware(const Config& cfg, Granted& /*granted*/)
{
  // 包长已由核心按 MaxPacketSizeLimit 收敛，这里不再改 Config（基类返回 const）；
  // 状态由基类管理，后端只返回结果码。
  // The packet size is already clamped by the core against MaxPacketSizeLimit, so
  // the Config is not touched here (the base hands it over const); the base owns
  // the state and the backend only reports a result code.
  const uint16_t packet = cfg.max_packet_size;
  ASSERT(cfg.direction == Direction::IN || cfg.direction == Direction::OUT);
  ASSERT(packet > 0U);

  auto buffer = SlotMemory();
  if (device_.DmaEnabled() && (buffer.size_ > 0U) && !EnsureDmaShadow(buffer.size_))
  {
    return ErrorCode::NO_MEM;
  }

  if (IsPlanning())
  {
    return ErrorCode::OK;
  }

  if (cfg.direction == Direction::IN)
  {
    const bool is_bulk = (cfg.type == Type::BULK);
    if (!fifo_allocated_ && !device_.AllocateTxFifo(EPNumberToInt8(GetNumber()), packet,
                                                    is_bulk, fifo_words_))
    {
      return ErrorCode::NO_BUFF;
    }
    fifo_allocated_ = true;
  }
  else
  {
    if (!device_.EnsureRxFifo(packet))
    {
      return ErrorCode::NO_BUFF;
    }
  }

  ActivateHardwareEndpoint();
  ResetTransferState();
  return ErrorCode::OK;
}

void ESP32USBEndpoint::CloseHardware(bool /*in_isr*/)
{
  auto* dev = reinterpret_cast<usb_dwc_dev_t*>(ESPUSBDetail::DWC2_FS_REG_BASE);
  const uint8_t ep_num = EPNumberToInt8(GetNumber());

  if (GetDirection() == Direction::IN)
  {
    if (ep_num == 0U)
    {
      if (dev->diepctl0_reg.epena)
      {
        ESPUSBDetail::DisableInEndpointAndWait(dev);
      }
    }
    else
    {
      dev->diepempmsk_reg.val &= ~(1UL << ep_num);
      if (dev->in_eps[ep_num - 1U].diepctl_reg.epena)
      {
        ESPUSBDetail::DisableInEndpointAndWait(dev, ep_num);
      }
    }
    dev->daintmsk_reg.val &= ~(1UL << ep_num);
  }
  else
  {
    if (ep_num == 0U)
    {
      ESPUSBDetail::DisableOutEndpointAndWait(dev->doepctl0_reg);
    }
    else
    {
      ESPUSBDetail::DisableOutEndpointAndWait(dev->out_eps[ep_num - 1U].doepctl_reg);
    }
    dev->daintmsk_reg.val &= ~(1UL << (16U + ep_num));
  }

  ResetTransferState();
}

ErrorCode ESP32USBEndpoint::StallHardware(bool /*in_isr*/)
{
  const bool is_in = (GetDirection() == Direction::IN);
  auto* dev = reinterpret_cast<usb_dwc_dev_t*>(ESPUSBDetail::DWC2_FS_REG_BASE);
  const uint8_t ep_num = EPNumberToInt8(GetNumber());

  if (is_in)
  {
    if (ep_num == 0U)
    {
      dev->diepctl0_reg.stall = 1;
    }
    else
    {
      dev->in_eps[ep_num - 1U].diepctl_reg.stall = 1;
    }
  }
  else
  {
    if (ep_num == 0U)
    {
      dev->doepctl0_reg.stall = 1;
    }
    else
    {
      dev->out_eps[ep_num - 1U].doepctl_reg.stall = 1;
    }
  }

  return ErrorCode::OK;
}

ErrorCode ESP32USBEndpoint::ClearStallHardware(bool /*in_isr*/)
{
  auto* dev = reinterpret_cast<usb_dwc_dev_t*>(ESPUSBDetail::DWC2_FS_REG_BASE);
  const uint8_t ep_num = EPNumberToInt8(GetNumber());

  if (GetDirection() == Direction::IN)
  {
    if (ep_num == 0U)
    {
      dev->diepctl0_reg.stall = 0;
    }
    else
    {
      auto& reg = dev->in_eps[ep_num - 1U].diepctl_reg;
      reg.stall = 0;
      reg.setd0pid = 1;
    }
  }
  else
  {
    if (ep_num == 0U)
    {
      dev->doepctl0_reg.stall = 0;
    }
    else
    {
      auto& reg = dev->out_eps[ep_num - 1U].doepctl_reg;
      reg.stall = 0;
      reg.setd0pid = 1;
    }
  }

  return ErrorCode::OK;
}

USB::Endpoint::StopResult ESP32USBEndpoint::StopHardware(bool in_isr)
{
  auto* dev = reinterpret_cast<usb_dwc_dev_t*>(ESPUSBDetail::DWC2_FS_REG_BASE);
  const uint8_t ep_num = EPNumberToInt8(GetNumber());
  const bool is_in = (GetDirection() == Direction::IN);

  if (!transfer_active_)
  {
    // 没有在途请求：硬件侧无需停止，直接确认。
    // Nothing in flight: nothing to stop on the hardware side, confirm at once.
    stop_phase_ = StopPhase::NONE;
    return StopResult::DONE;
  }

  // MODEL_USB §5.1/§5.3：停止是 SNAK -> 中断确认 INEPNE -> EPDIS -> 中断确认
  // EPDISD -> 刷 FIFO，期间不能忙等（核心在临界区里调用本函数，主机不轮询时
  // 忙等会卡到看门狗）。这里只发起第一步，其余由中断推进，完成后调
  // OnHardwareStopped。
  // MODEL_USB §5.1/§5.3: stopping is SNAK -> INEPNE interrupt -> EPDIS ->
  // EPDISD interrupt -> flush FIFO, and it must not busy-wait (the core calls
  // this inside a critical section, and a host that stops polling would hang the
  // device until the watchdog fires). Start the first step here, let the
  // interrupt advance the rest and call OnHardwareStopped when it is done.
  if (is_in)
  {
    bool enabled = false;
    if (ep_num == 0U)
    {
      enabled = dev->diepctl0_reg.epena != 0U;
    }
    else
    {
      enabled = dev->in_eps[ep_num - 1U].diepctl_reg.epena != 0U;
    }
    if (!enabled)
    {
      ESPUSBDetail::FlushTxFifo(dev, ep_num);
      stop_phase_ = StopPhase::NONE;
      transfer_active_ = false;
      return StopResult::DONE;
    }
    // 打开 EPDISD 与 INEPNE 的中断，才能在中断里推进。
    // Unmask EPDISD and INEPNE so the interrupt can drive the sequence.
    dev->diepmsk_reg.epdisbldmsk = 1;
    dev->diepmsk_reg.inepnakeffmsk = 1;
    if (ep_num == 0U)
    {
      dev->diepctl0_reg.snak = 1;
    }
    else
    {
      dev->in_eps[ep_num - 1U].diepctl_reg.snak = 1;
    }
    stop_phase_ = StopPhase::SNAK_WAIT;
    return StopResult::PENDING;
  }

  if (ep_num == 0U)
  {
    // EP0 OUT：手册不允许写 EPDIS。SNAK 在事务边界立即生效（INT_BUSY 自动 NAK），
    // 契约要求此时就报 DONE；把 DOEPDMA0 指向驱动自己的暂存，任何迟到的一包只
    // 会落进暂存，被借出的槽可以安全回收。
    // EP0 OUT: the manual forbids EPDIS. SNAK takes effect at the transaction
    // boundary (INT_BUSY auto-NAKs), and the contract wants DONE right here; point
    // DOEPDMA0 at the driver's own scratch so a late packet lands in the scratch
    // and the lent slot can be reclaimed safely.
    dev->doepctl0_reg.snak = 1;
    dev->doepdma0_reg.val = reinterpret_cast<uint32_t>(ep0_scratch_);
    stop_phase_ = StopPhase::NONE;
    transfer_active_ = false;
    return StopResult::DONE;
  }

  if (dev->out_eps[ep_num - 1U].doepctl_reg.epena == 0U)
  {
    stop_phase_ = StopPhase::NONE;
    transfer_active_ = false;
    return StopResult::DONE;
  }
  // 非 EP0 OUT：先按端点 SNAK（本核的 DCTL 没有 SGONAK/CGONAK，无法做全局 OUT
  // NAK；单个端点用 SNAK 挡住新事务、EPDIS 结束在途事务，效果等价），再 EPDIS，
  // 中断确认 EPDISD 后完成。
  // Non-EP0 OUT: per-endpoint SNAK first (this core's DCTL has no SGONAK/CGONAK, so
  // there is no global OUT NAK; for a single endpoint SNAK blocks new transactions
  // and EPDIS ends the in-flight one, which is equivalent), then EPDIS; the
  // EPDISD interrupt confirms the stop.
  dev->out_eps[ep_num - 1U].doepctl_reg.snak = 1;
  dev->doepmsk_reg.epdisbldmsk = 1;
  dev->out_eps[ep_num - 1U].doepctl_reg.epdis = 1;
  stop_phase_ = StopPhase::DIS_WAIT;
  return StopResult::PENDING;
  UNUSED(in_isr);
}

void ESP32USBEndpoint::AdvanceStop(bool in_isr)
{
  auto* dev = reinterpret_cast<usb_dwc_dev_t*>(ESPUSBDetail::DWC2_FS_REG_BASE);
  const uint8_t ep_num = EPNumberToInt8(GetNumber());
  const bool is_in = (GetDirection() == Direction::IN);

  if (stop_phase_ == StopPhase::NONE)
  {
    return;
  }

  // 超时不在这里判断：本函数只在端点自己的中断里跑，没有中断就永远不会超时。
  // 核心按 1 ms 帧计数，超时后调设备层的 OnStopTimeout（控制器复位升级），由它
  // 调 ForceStop 收尾（与 STM32 OTG 同思路）。
  // The timeout is not decided here: this runs only in the endpoint's own
  // interrupt, so without an interrupt it would never fire. The core counts 1 ms
  // frames and calls the device-level OnStopTimeout (the controller-reset
  // escalation), which finishes the stop through ForceStop (same approach as the
  // STM32 OTG backend).
  if (is_in)
  {
    if (stop_phase_ == StopPhase::SNAK_WAIT)
    {
      const bool nak_effective =
          (ep_num == 0U) ? (dev->diepint0_reg.inepnakeff != 0U)
                         : (dev->in_eps[ep_num - 1U].diepint_reg.inepnakeff != 0U);
      if (!nak_effective) return;
      if (ep_num == 0U)
      {
        dev->diepint0_reg.val = USB_DWC_INEPNE_MSK;
        dev->diepctl0_reg.epdis = 1;
      }
      else
      {
        dev->in_eps[ep_num - 1U].diepint_reg.val = USB_DWC_INEPNE_MSK;
        dev->in_eps[ep_num - 1U].diepctl_reg.epdis = 1;
      }
      stop_phase_ = StopPhase::DIS_WAIT;
      return;
    }
    if (stop_phase_ == StopPhase::DIS_WAIT)
    {
      const bool disabled = (ep_num == 0U)
                                ? (dev->diepint0_reg.epdisbld != 0U)
                                : (dev->in_eps[ep_num - 1U].diepint_reg.epdisbld != 0U);
      if (!disabled) return;
      if (ep_num == 0U)
      {
        dev->diepint0_reg.val = USB_DWC_EPDISD_MSK;
      }
      else
      {
        dev->in_eps[ep_num - 1U].diepint_reg.val = USB_DWC_EPDISD_MSK;
      }
      ESPUSBDetail::FlushTxFifo(dev, ep_num);
      stop_phase_ = StopPhase::NONE;
      transfer_active_ = false;
      OnHardwareStopped(in_isr);
    }
    return;
  }

  if (stop_phase_ == StopPhase::DIS_WAIT &&
      dev->out_eps[ep_num - 1U].doepint_reg.epdisbld != 0U)
  {
    dev->out_eps[ep_num - 1U].doepint_reg.val = USB_DWC_EPDISD_MSK;
    stop_phase_ = StopPhase::NONE;
    transfer_active_ = false;
    OnHardwareStopped(in_isr);
  }
}

void ESP32USBEndpoint::ForceStop(bool in_isr)
{
  // 控制器复位升级路径：停止没等到硬件确认，寄存器已经不可信（DMA 仍可能写槽，
  // 但复位会中止一切）。这里只收掉软件状态、不再碰寄存器；核心复位后由设备层
  // 重建寄存器并让主机重新枚举。
  // Controller-reset escalation path: the stop never confirmed and the registers
  // can no longer be trusted (the DMA may still be writing the slot, but the reset
  // aborts everything). Only the software state is dropped here; the device layer
  // rebuilds the registers after the reset and the host enumerates again.
  stop_phase_ = StopPhase::NONE;
  // 复位后 FIFO 记账和传输状态都要重建（端点会在下一次 Configure 重新分配）。
  // The FIFO bookkeeping and transfer state are rebuilt after the reset (endpoints
  // re-allocate on the next Configure).
  ResetHardwareState();
  OnHardwareStopped(in_isr);
}

size_t ESP32USBEndpoint::ReapProgress(const HwRequest& request, bool& retired)
{
  // 只有硬件报过传输完成（XFRC 未处理）才能认为主机真的取走了数据；DMA 模式下
  // xfersize 在数据进 FIFO 时就清零，不能拿它当成功凭据（与 STM32 OTG 同口径）。
  // Only a transfer-complete interrupt (XFRC pending) proves the host really took
  // the data: in DMA mode xfersize drops as soon as a packet enters the FIFO, so
  // it is no evidence of success (same criterion as the STM32 OTG backend).
  auto* dev = reinterpret_cast<usb_dwc_dev_t*>(ESPUSBDetail::DWC2_FS_REG_BASE);
  const uint8_t ep_num = EPNumberToInt8(GetNumber());
  retired = false;
  if (GetDirection() == Direction::IN && ep_num != 0U)
  {
    if (dev->in_eps[ep_num - 1U].diepint_reg.xfercompl != 0U)
    {
      retired = true;
      return request.length;
    }
    return GetCompletedTransferSize();
  }
  // OUT 侧：已经落进槽的字节数是确定的。
  // OUT side: the bytes already in the slot are known for certain.
  return GetCompletedTransferSize();
}

ErrorCode ESP32USBEndpoint::StartHardware(const HwRequest& request, bool /*in_isr*/)
{
  const size_t size = request.length;

  if (request.slot.size_ < size)
  {
    return ErrorCode::NO_BUFF;
  }

  transfer_buffer_ = static_cast<uint8_t*>(request.slot.addr_);
  transfer_tag_ = request.tag;
  transfer_active_ = true;
  transfer_request_size_ = size;
  transfer_actual_size_ = 0U;
  transfer_queued_size_ = 0U;

  const uint8_t ep_num = EPNumberToInt8(GetNumber());
  if ((ep_num == 0U) && (GetDirection() == Direction::OUT))
  {
    ep0_out_phase_ = (size == 0U) ? Ep0OutPhase::STATUS : Ep0OutPhase::DATA;
  }

  if (!PrepareTransferBuffer(size))
  {
    ResetTransferState();
    return ErrorCode::NO_MEM;
  }

  ProgramTransfer(size);
  return ErrorCode::OK;
}

size_t ESP32USBEndpoint::MaxPacketSizeLimit(Type type) const
{
  // 与 STM32 OTG 同口径：CONTROL 固定 64，其余受端点存储上限约束。
  // Same convention as STM32 OTG: CONTROL is fixed at 64, the rest is bounded by
  // the endpoint storage.
  if (type == Type::CONTROL)
  {
    return 64U;
  }
  return SlotMemory().size_;
}

void ESP32USBEndpoint::ResetHardwareState()
{
  fifo_allocated_ = false;
  fifo_words_ = 0U;
  ResetTransferState();
}

void ESP32USBEndpoint::HandleInInterrupt(bool in_isr)
{
  // 停止时序未完成时先推进它（PENDING 由中断确认后调 OnHardwareStopped）。
  // Advance the stop sequence first while it is still pending (PENDING becomes a
  // confirmed stop through OnHardwareStopped).
  AdvanceStop(in_isr);

  // 在入口捕获标签：ISR 里现读 transfer_tag_ 会被同一条路径上的 StartHardware
  // 改写，报出去的完成可能挂到下一个请求上。
  // Capture the tag on entry: reading transfer_tag_ live in the ISR can be
  // overwritten by a StartHardware on the same path, attaching the completion to
  // the next request.
  const uint32_t tag = transfer_tag_;
  const uint8_t ep_num = EPNumberToInt8(GetNumber());
  usb_dwc_diepint_reg_t intr = {};
  auto* dev = reinterpret_cast<usb_dwc_dev_t*>(ESPUSBDetail::DWC2_FS_REG_BASE);

  if (ep_num == 0U)
  {
    intr.val = dev->diepint0_reg.val;
    dev->diepint0_reg.val = intr.val;
  }
  else
  {
    intr.val = dev->in_eps[ep_num - 1U].diepint_reg.val;
    dev->in_eps[ep_num - 1U].diepint_reg.val = intr.val;
  }

  if (!device_.DmaEnabled() && intr.txfemp)
  {
    WriteMoreTxData();
    if (transfer_queued_size_ >= transfer_request_size_)
    {
      dev->diepempmsk_reg.val &= ~(1UL << ep_num);
    }
  }

  if (intr.xfercompl)
  {
    const bool rearm_ep0_setup = (ep_num == 0U) && device_.DmaEnabled() &&
                                 (transfer_request_size_ == 0U) &&
                                 device_.LastSetupDirectionOut();
    dev->diepempmsk_reg.val &= ~(1UL << ep_num);
    const size_t actual =
        device_.DmaEnabled() ? GetCompletedTransferSize() : transfer_request_size_;
    OnHardwareComplete(in_isr, tag, actual);
    if (rearm_ep0_setup)
    {
      device_.ReloadSetupPacketCount();
    }
    if (!transfer_active_)
    {
      ResetTransferState();
    }
  }
}

void ESP32USBEndpoint::FinishPendingEp0InStatus(bool in_isr)
{
  if (device_.endpoint_map_.in[0] == nullptr) return;
  auto* dev = reinterpret_cast<usb_dwc_dev_t*>(ESPUSBDetail::DWC2_FS_REG_BASE);
  if (dev->diepint0_reg.xfercompl)
  {
    auto* input = static_cast<ESP32USBEndpoint*>(device_.endpoint_map_.in[0]);
    input->HandleInInterrupt(in_isr);
  }
}

void ESP32USBEndpoint::HandleOutInterrupt(bool in_isr)
{
  AdvanceStop(in_isr);
  const uint32_t tag = transfer_tag_;

  const uint8_t ep_num = EPNumberToInt8(GetNumber());
  usb_dwc_doepint_reg_t intr = {};
  auto* dev = reinterpret_cast<usb_dwc_dev_t*>(ESPUSBDetail::DWC2_FS_REG_BASE);

  if (ep_num == 0U)
  {
    intr.val = dev->doepint0_reg.val;
    dev->doepint0_reg.val = intr.val;
  }
  else
  {
    intr.val = dev->out_eps[ep_num - 1U].doepint_reg.val;
    dev->out_eps[ep_num - 1U].doepint_reg.val = intr.val;
  }

  const bool ep0_setup_related =
      (ep_num == 0U) && (intr.setup || intr.stuppktrcvd || intr.back2backsetup);
  const bool has_active_ep0_transfer =
      (ep_num == 0U) && transfer_active_ &&
      ((transfer_buffer_ != nullptr) || (transfer_request_size_ > 0U));

  if (intr.xfercompl &&
      ((ep_num != 0U) || ((ep0_out_phase_ != Ep0OutPhase::SETUP) && !ep0_setup_related &&
                          has_active_ep0_transfer)))
  {
    const size_t actual =
        device_.DmaEnabled() ? GetCompletedTransferSize() : transfer_actual_size_;
    const auto finish_out_transfer_result = FinishOutTransfer(actual);
    REQUIRE_FROM_CALLBACK(finish_out_transfer_result, in_isr);
    if (ep_num == 0U)
    {
      FinishPendingEp0InStatus(in_isr);
    }
    OnHardwareComplete(in_isr, tag, actual);
    if ((ep_num == 0U) && device_.DmaEnabled() && (transfer_request_size_ == 0U))
    {
      device_.ReloadSetupPacketCount();
    }
    if (!transfer_active_)
    {
      ResetTransferState();
    }
  }

  if (intr.setup)
  {
    if (device_.DmaEnabled())
    {
      const auto cache_sync_dma_buffer_result = ESPUSBDetail::CacheSyncDmaBuffer(
          device_.setup_packet_, ESP32USBDevice::SETUP_DMA_BUFFER_BYTES, false);
      REQUIRE_FROM_CALLBACK(cache_sync_dma_buffer_result, in_isr);
    }
    device_.UpdateSetupState(device_.setup_packet_);
    const auto* setup = reinterpret_cast<const USB::SetupPacket*>(device_.setup_packet_);
    const bool expect_out_data_stage =
        ((setup->bmRequestType & 0x80U) == 0U) && (setup->wLength > 0U);

    FinishPendingEp0InStatus(in_isr);
    ep0_out_phase_ = Ep0OutPhase::SETUP;
    ResetTransferState();

    if (device_.endpoint_map_.in[0] != nullptr)
    {
      auto* ep0_in = static_cast<ESP32USBEndpoint*>(device_.endpoint_map_.in[0]);
      if (ep0_in->transfer_active_)
      {
        ep0_in->ResetTransferState();
      }
    }

    if (device_.DmaEnabled() && !expect_out_data_stage)
    {
      device_.ReloadSetupPacketCount();
    }
    device_.OnSetupPacket(in_isr, setup);
  }
}

void ESP32USBEndpoint::HandleRxData(size_t size)
{
  uint8_t* const dst = (transfer_buffer_ != nullptr)
                           ? (transfer_buffer_ + transfer_actual_size_)
                           : nullptr;
  const size_t remain = (transfer_request_size_ > transfer_actual_size_)
                            ? (transfer_request_size_ - transfer_actual_size_)
                            : 0U;
  const size_t copy_size = std::min(size, remain);
  const size_t drop_size = size - copy_size;

  if (copy_size > 0U)
  {
    ESPUSBDetail::ReadFifoPacket(
        ESPUSBDetail::GetEndpointFifo(
            reinterpret_cast<usb_dwc_dev_t*>(ESPUSBDetail::DWC2_FS_REG_BASE), 0),
        dst, copy_size);
    transfer_actual_size_ += copy_size;
  }

  if (drop_size == 0U)
  {
    return;
  }

  uint8_t sink[64] = {};
  size_t remain_drop = drop_size;
  auto* fifo = ESPUSBDetail::GetEndpointFifo(
      reinterpret_cast<usb_dwc_dev_t*>(ESPUSBDetail::DWC2_FS_REG_BASE), 0);
  while (remain_drop > 0U)
  {
    const size_t chunk = std::min(remain_drop, sizeof(sink));
    ESPUSBDetail::ReadFifoPacket(fifo, sink, chunk);
    remain_drop -= chunk;
  }
}

void ESP32USBEndpoint::ObserveDmaRxStatus(uint8_t pktsts, size_t size)
{
  if (!device_.DmaEnabled() || (GetDirection() != Direction::OUT))
  {
    return;
  }

  if (pktsts != ESPUSBDetail::RX_STATUS_DATA)
  {
    return;
  }

  dma_rx_status_seen_ = true;
  dma_rx_status_bytes_ = std::min(transfer_request_size_, dma_rx_status_bytes_ + size);
}

void ESP32USBEndpoint::ResetTransferState()
{
  transfer_tag_ = 0U;
  transfer_active_ = false;
  transfer_buffer_ = nullptr;
  transfer_hw_buffer_ = nullptr;
  transfer_request_size_ = 0U;
  transfer_actual_size_ = 0U;
  transfer_queued_size_ = 0U;
  transfer_uses_shadow_ = false;
  dma_rx_status_bytes_ = 0U;
  dma_rx_status_seen_ = false;
}

bool ESP32USBEndpoint::EnsureDmaShadow(size_t size)
{
  const size_t need = ESPUSBDetail::AlignUp(size, ESPUSBDetail::USB_DMA_ALIGNMENT);
  if (need == 0U)
  {
    return true;
  }

  if ((dma_shadow_buffer_ != nullptr) && (dma_shadow_size_ >= need))
  {
    return true;
  }

  void* new_buffer = heap_caps_aligned_alloc(ESPUSBDetail::USB_DMA_ALIGNMENT, need,
                                             ESPUSBDetail::DMA_MEMORY_CAPS);
  if (new_buffer == nullptr)
  {
    return false;
  }

  if (dma_shadow_buffer_ != nullptr)
  {
    heap_caps_free(dma_shadow_buffer_);
  }

  dma_shadow_buffer_ = static_cast<uint8_t*>(new_buffer);
  dma_shadow_size_ = need;
  return true;
}

bool ESP32USBEndpoint::PrepareTransferBuffer(size_t size)
{
  transfer_hw_buffer_ = transfer_buffer_;
  transfer_uses_shadow_ = false;

  if (!device_.DmaEnabled() || (size == 0U))
  {
    return true;
  }

  if (GetDirection() == Direction::IN)
  {
    if (ESPUSBDetail::CanUseDirectInDmaBuffer(transfer_buffer_, size))
    {
      return ESPUSBDetail::CacheSyncDmaBuffer(transfer_hw_buffer_, size, true, true);
    }
  }
  else
  {
    auto buffer = SlotMemory();
    if (ESPUSBDetail::CanUseDirectOutDmaBuffer(buffer.addr_, buffer.size_))
    {
      return true;
    }
  }

  if (dma_shadow_buffer_ == nullptr || dma_shadow_size_ < size) return false;

  transfer_hw_buffer_ = dma_shadow_buffer_;
  transfer_uses_shadow_ = true;

  if (GetDirection() == Direction::IN)
  {
    DEV_ASSERT(transfer_buffer_ != nullptr);
    std::memcpy(transfer_hw_buffer_, transfer_buffer_, size);
    return ESPUSBDetail::CacheSyncDmaBuffer(
        transfer_hw_buffer_, ESPUSBDetail::AlignUp(size, ESPUSBDetail::USB_DMA_ALIGNMENT),
        true);
  }

  return ESPUSBDetail::CacheSyncDmaBuffer(
      transfer_hw_buffer_, ESPUSBDetail::AlignUp(size, ESPUSBDetail::USB_DMA_ALIGNMENT),
      false);
}

bool ESP32USBEndpoint::FinishOutTransfer(size_t actual_size)
{
  transfer_actual_size_ = actual_size;

  if (!device_.DmaEnabled() || (actual_size == 0U))
  {
    return true;
  }

  DEV_ASSERT(transfer_hw_buffer_ != nullptr);

  if (!transfer_uses_shadow_)
  {
    // 只同步 DMA 实际写入的范围：之前同步整块槽内存，最后一个槽会越过该槽的末尾
    // （多槽端点里第二个槽之后就是别的内存），既浪费也可能踩到相邻数据。
    // Sync only the range the DMA actually wrote: syncing the whole slot memory ran
    // past the end of the last slot (on a two-slot endpoint the second slot is
    // followed by unrelated memory), wasting work and potentially touching a
    // neighbour.
    const size_t sync =
        ESPUSBDetail::AlignUp(actual_size, ESPUSBDetail::USB_DMA_ALIGNMENT);
    return ESPUSBDetail::CacheSyncDmaBuffer(transfer_hw_buffer_, sync, false);
  }

  DEV_ASSERT(transfer_buffer_ != nullptr);

  if (!ESPUSBDetail::CacheSyncDmaBuffer(
          transfer_hw_buffer_,
          ESPUSBDetail::AlignUp(actual_size, ESPUSBDetail::USB_DMA_ALIGNMENT), false))
  {
    return false;
  }

  std::memcpy(transfer_buffer_, transfer_hw_buffer_, actual_size);
  return true;
}

size_t ESP32USBEndpoint::GetRemainingTransferSize() const
{
  auto* dev = reinterpret_cast<usb_dwc_dev_t*>(ESPUSBDetail::DWC2_FS_REG_BASE);
  const uint8_t ep_num = EPNumberToInt8(GetNumber());

  if (GetDirection() == Direction::IN)
  {
    if (ep_num == 0U)
    {
      return dev->dieptsiz0_reg.xfersize;
    }
    return dev->in_eps[ep_num - 1U].dieptsiz_reg.xfersize;
  }

  if (ep_num == 0U)
  {
    return dev->doeptsiz0_reg.xfersize;
  }
  return dev->out_eps[ep_num - 1U].doeptsiz_reg.xfersize;
}

size_t ESP32USBEndpoint::GetCompletedTransferSize() const
{
  if ((GetDirection() == Direction::OUT) && device_.DmaEnabled() && dma_rx_status_seen_)
  {
    return dma_rx_status_bytes_;
  }

  const size_t remaining = GetRemainingTransferSize();
  return (remaining >= transfer_request_size_) ? 0U
                                               : (transfer_request_size_ - remaining);
}

void ESP32USBEndpoint::ActivateHardwareEndpoint()
{
  auto* dev = reinterpret_cast<usb_dwc_dev_t*>(ESPUSBDetail::DWC2_FS_REG_BASE);
  const uint8_t ep_num = EPNumberToInt8(GetNumber());
  auto& cfg = GetConfig();

  if (GetDirection() == Direction::IN)
  {
    if (ep_num == 0U)
    {
      usb_dwc_diepctl0_reg_t ctl = {};
      ctl.mps = ESPUSBDetail::EncodeEp0Mps(cfg.max_packet_size);
      ctl.usbactep = 1;
      ctl.eptype = static_cast<uint32_t>(cfg.type);
      ctl.txfnum = 0;
      dev->diepctl0_reg.val = ctl.val;
    }
    else
    {
      usb_dwc_diepctl_reg_t ctl = {};
      ctl.mps = cfg.max_packet_size;
      ctl.usbactep = 1;
      ctl.eptype = static_cast<uint32_t>(cfg.type);
      ctl.txfnum = ep_num;
      ctl.setd0pid = 1;
      dev->in_eps[ep_num - 1U].diepctl_reg.val = ctl.val;
    }
    dev->daintmsk_reg.val |= (1UL << ep_num);
  }
  else
  {
    if (ep_num == 0U)
    {
      usb_dwc_doepctl0_reg_t ctl = {};
      ctl.mps = ESPUSBDetail::EncodeEp0Mps(cfg.max_packet_size);
      ctl.usbactep = 1;
      ctl.eptype = static_cast<uint32_t>(cfg.type);
      dev->doepctl0_reg.val = ctl.val;
    }
    else
    {
      usb_dwc_doepctl_reg_t ctl = {};
      ctl.mps = cfg.max_packet_size;
      ctl.usbactep = 1;
      ctl.eptype = static_cast<uint32_t>(cfg.type);
      ctl.setd0pid = 1;
      dev->out_eps[ep_num - 1U].doepctl_reg.val = ctl.val;
    }
    dev->daintmsk_reg.val |= (1UL << (16U + ep_num));
  }
}

void ESP32USBEndpoint::ProgramTransfer(size_t size)
{
  auto* dev = reinterpret_cast<usb_dwc_dev_t*>(ESPUSBDetail::DWC2_FS_REG_BASE);
  const uint8_t ep_num = EPNumberToInt8(GetNumber());
  const uint16_t pkt_count = ESPUSBDetail::PacketCount(size, MaxPacketSize());

  if (GetDirection() == Direction::IN)
  {
    if (ep_num == 0U)
    {
      dev->dieptsiz0_reg.xfersize = static_cast<uint32_t>(size);
      dev->dieptsiz0_reg.pktcnt = pkt_count;
      if (device_.DmaEnabled() && (size > 0U))
      {
        dev->diepdma0_reg.dmaaddr =
            static_cast<uint32_t>(reinterpret_cast<uintptr_t>(transfer_hw_buffer_));
      }
      ESPUSBDetail::StartEndpointTransfer(dev->diepctl0_reg);
    }
    else
    {
      auto& tsiz = dev->in_eps[ep_num - 1U].dieptsiz_reg;
      tsiz.xfersize = static_cast<uint32_t>(size);
      tsiz.pktcnt = pkt_count;
      tsiz.mc = 1U;
      if (device_.DmaEnabled() && (size > 0U))
      {
        dev->in_eps[ep_num - 1U].diepdma_reg.dmaddr =
            static_cast<uint32_t>(reinterpret_cast<uintptr_t>(transfer_hw_buffer_));
      }
      ESPUSBDetail::StartEndpointTransfer(dev->in_eps[ep_num - 1U].diepctl_reg);
    }

    if (!device_.DmaEnabled() && (size > 0U))
    {
      WriteMoreTxData();
      if ((ep_num != 0U) && (transfer_queued_size_ < transfer_request_size_))
      {
        dev->diepempmsk_reg.val |= (1UL << ep_num);
      }
    }
  }
  else
  {
    if (ep_num == 0U)
    {
      dev->doeptsiz0_reg.val = 0U;
      dev->doeptsiz0_reg.xfersize =
          static_cast<uint32_t>((size == 0U) ? MaxPacketSize() : size);
      dev->doeptsiz0_reg.pktcnt = pkt_count;
      if (device_.DmaEnabled() && (size > 0U))
      {
        dev->doepdma0_reg.dmaaddr =
            static_cast<uint32_t>(reinterpret_cast<uintptr_t>(transfer_hw_buffer_));
      }
      ESPUSBDetail::StartEndpointTransfer(dev->doepctl0_reg);
    }
    else
    {
      auto& tsiz = dev->out_eps[ep_num - 1U].doeptsiz_reg;
      tsiz.xfersize = static_cast<uint32_t>(size);
      tsiz.pktcnt = pkt_count;
      tsiz.rxdpid = 0U;
      if (device_.DmaEnabled() && (size > 0U))
      {
        dev->out_eps[ep_num - 1U].doepdma_reg.dmaaddr =
            static_cast<uint32_t>(reinterpret_cast<uintptr_t>(transfer_hw_buffer_));
      }
      ESPUSBDetail::StartEndpointTransfer(dev->out_eps[ep_num - 1U].doepctl_reg);
    }
  }
}

void ESP32USBEndpoint::WriteMoreTxData()
{
  if (transfer_buffer_ == nullptr || transfer_queued_size_ >= transfer_request_size_)
  {
    return;
  }

  auto* dev = reinterpret_cast<usb_dwc_dev_t*>(ESPUSBDetail::DWC2_FS_REG_BASE);
  const uint8_t ep_num = EPNumberToInt8(GetNumber());
  const volatile uint32_t* fifo = ESPUSBDetail::GetEndpointFifo(dev, ep_num);

  while (transfer_queued_size_ < transfer_request_size_)
  {
    uint16_t fifo_words = 0U;
    if (ep_num == 0U)
    {
      fifo_words = dev->dtxfsts0_reg.ineptxfspcavail;
    }
    else
    {
      fifo_words = dev->in_eps[ep_num - 1U].dtxfsts_reg.ineptxfspcavail;
    }

    const size_t remaining = transfer_request_size_ - transfer_queued_size_;
    const size_t packet_size = std::min(remaining, static_cast<size_t>(MaxPacketSize()));
    if (packet_size > static_cast<size_t>(fifo_words) * 4U)
    {
      break;
    }

    ESPUSBDetail::WriteFifoPacket(const_cast<volatile uint32_t*>(fifo),
                                  transfer_buffer_ + transfer_queued_size_, packet_size);
    transfer_queued_size_ += packet_size;
  }
}

}  // namespace LibXR

#endif
