git clone --depth 1 --no-tags https://github.com/huangguimin/uartverilog_Ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54863777
git clone --depth 1 --no-tags https://github.com/Harakan/usaskResearch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55242407
git clone --depth 1 --no-tags https://github.com/AshhWu/Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54813421
git clone --depth 1 --no-tags https://github.com/tim7398/ec413.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49613366
git clone --depth 1 --no-tags https://github.com/jacobklapper/verilog_dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49374879
git clone --depth 1 --no-tags https://github.com/BrandonTorres/UARTNexys2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49239808
git clone --depth 1 --no-tags https://github.com/nickatnight/simonsays.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49163956
git clone --depth 1 --no-tags https://github.com/mohamed-mamdouh95/mips-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48488122
git clone --depth 1 --no-tags https://github.com/jmayer10/Emulation-Shell.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47589154
git clone --depth 1 --no-tags https://github.com/DerekZiemba/CSCE351.DE2_NIOS-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48014819
git clone --depth 1 --no-tags https://github.com/01100079973/alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54831222
git clone --depth 1 --no-tags https://github.com/zlier233/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55063054
git clone --depth 1 --no-tags https://github.com/lpo1234/Chip8-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55118100
git clone --depth 1 --no-tags https://github.com/Speculative/4840-automata.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55094558
git clone --depth 1 --no-tags https://github.com/fearmi/Projecto_2_Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55384085
git clone --depth 1 --no-tags https://github.com/mikegin/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55322333
git clone --depth 1 --no-tags https://github.com/tjbramer/bemicro_cv_a9_sopc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54520438
git clone --depth 1 --no-tags https://github.com/sean-lin-tw/Local-Binary-Patterns-Circuit-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54524472
git clone --depth 1 --no-tags https://github.com/gyuu/ARCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54541442
git clone --depth 1 --no-tags https://github.com/antpas/Multicycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54423289
git clone --depth 1 --no-tags https://github.com/alan4186/julia_set_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56403465
git clone --depth 1 --no-tags https://github.com/mshakerinava/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56400214
git clone --depth 1 --no-tags https://github.com/gussmith23/SkintoneAccelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56276287
git clone --depth 1 --no-tags https://github.com/mballance/memory_primitives.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56258798
git clone --depth 1 --no-tags https://github.com/akshaydaf/ECE337.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53222633
git clone --depth 1 --no-tags https://github.com/wuerges/iccad-2016-problem-B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53332447
git clone --depth 1 --no-tags https://github.com/michielin/Sistemas-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53090470
git clone --depth 1 --no-tags https://github.com/HackLinux/peripherals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53098112
git clone --depth 1 --no-tags https://github.com/sagarsaija/VerilogConcepts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52780459
git clone --depth 1 --no-tags https://github.com/zzambia/umips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52673402
git clone --depth 1 --no-tags https://github.com/prasadp4009/Zimbo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53147314
git clone --depth 1 --no-tags https://github.com/kthich/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53293123
git clone --depth 1 --no-tags https://github.com/ilovaca/342_lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51056084
git clone --depth 1 --no-tags https://github.com/svofski/mahponk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51625123
git clone --depth 1 --no-tags https://github.com/Yitaek/2DUltrasound.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53607005
git clone --depth 1 --no-tags https://github.com/Kermit5/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53600910
git clone --depth 1 --no-tags https://github.com/matheusrigon/Sist_Dig.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54157142
git clone --depth 1 --no-tags https://github.com/magdyhafez/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47886801
git clone --depth 1 --no-tags https://github.com/oakleyKatt/Katterheinrich_287_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47842015
git clone --depth 1 --no-tags https://github.com/mwcarlis/mips_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47652407
git clone --depth 1 --no-tags https://github.com/bdshaffer73/Blokker-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47521931
git clone --depth 1 --no-tags https://github.com/prp-e/ECE4680.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47571437
git clone --depth 1 --no-tags https://github.com/jknollmeyer/EC413-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56655186
git clone --depth 1 --no-tags https://github.com/krutarthkikani/Nios2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56656611
git clone --depth 1 --no-tags https://github.com/Chanrich/FPGAAsteroids.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50710042
git clone --depth 1 --no-tags https://github.com/ChunChenLin/Hardware-Design-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52164516
git clone --depth 1 --no-tags https://github.com/ahmetceyhan/Verilog_Morse_Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51398315
git clone --depth 1 --no-tags https://github.com/wagnerN02645786/System_on_Chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49892800
git clone --depth 1 --no-tags https://github.com/samlnx03/ed2-16-16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52112600
git clone --depth 1 --no-tags https://github.com/calinsas/alarm-clock--benjackson-chadbarth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56312634
git clone --depth 1 --no-tags https://github.com/justin96b/transfer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55928134
git clone --depth 1 --no-tags https://github.com/LouiseSiah/Processor_Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47560067
git clone --depth 1 --no-tags https://github.com/jiawenwei/max51v20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47696061
git clone --depth 1 --no-tags https://github.com/nxtung-hcmut/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48045023
git clone --depth 1 --no-tags https://github.com/mathdiane/DSD_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48838912
git clone --depth 1 --no-tags https://github.com/hsnutony/DSD-Final-RISC-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48759792
git clone --depth 1 --no-tags https://github.com/pfnsec/rhd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48825776
git clone --depth 1 --no-tags https://github.com/BrandonTorres/ACMEx64RISCProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49240392
git clone --depth 1 --no-tags https://github.com/sz296/ece5760.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51420102
git clone --depth 1 --no-tags https://github.com/pbzw/base-cell.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53580136
git clone --depth 1 --no-tags https://github.com/scme2048/Avionics_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53380839
git clone --depth 1 --no-tags https://github.com/kasuboski/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53358456
git clone --depth 1 --no-tags https://github.com/duanbressan/sistemas-digitais-2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53538430
git clone --depth 1 --no-tags https://github.com/emdarcher/fiddling_with_FPGAs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54962098
git clone --depth 1 --no-tags https://github.com/drspiegel/IPPM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50835280
git clone --depth 1 --no-tags https://github.com/nalmeida94/PBL-SD-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51925572
git clone --depth 1 --no-tags https://github.com/labrick/study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51914704
git clone --depth 1 --no-tags https://github.com/mur1ll0/SistemasDigitais2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53072373
git clone --depth 1 --no-tags https://github.com/shafeeqr2/PlayStation-2-Controller-Car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53187940
git clone --depth 1 --no-tags https://github.com/cynngah/virtualsynthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54227532
git clone --depth 1 --no-tags https://github.com/fearmi/Proy_1_grupo_7_sem_1_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53448704
git clone --depth 1 --no-tags https://github.com/alexandregheno/SistemasDigitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53465323
git clone --depth 1 --no-tags https://github.com/danoc93/verilog_simon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52243895
git clone --depth 1 --no-tags https://github.com/kiritowch/MIPS_20150601.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52367987
git clone --depth 1 --no-tags https://github.com/bwangGitHub/database_acceleration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52231306
git clone --depth 1 --no-tags https://github.com/ivdone/ECE260B_mp_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52238911
git clone --depth 1 --no-tags https://github.com/germanromano/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52403083
git clone --depth 1 --no-tags https://github.com/JERRYzzz/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48937518
git clone --depth 1 --no-tags https://github.com/Montzter/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49238078
git clone --depth 1 --no-tags https://github.com/BamboWu/ComputerOrganization-MCU51.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48500542
git clone --depth 1 --no-tags https://github.com/rauldiazjr/UART_SoC_Design-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50058367
git clone --depth 1 --no-tags https://github.com/tomaugust/TeamCoconutShrimp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50062323
git clone --depth 1 --no-tags https://github.com/mpDean9939/I2C-MasterSlave-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56514373
git clone --depth 1 --no-tags https://github.com/scpuri/SystemVerilog-Slimegames.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55925240
git clone --depth 1 --no-tags https://github.com/Boskin/ECEN2350Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55662825
git clone --depth 1 --no-tags https://github.com/quanuw/ee371lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56015517
git clone --depth 1 --no-tags https://github.com/y0-0n/sophomore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54760170
git clone --depth 1 --no-tags https://github.com/ctma226/EE480_assignment3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55528847
git clone --depth 1 --no-tags https://github.com/harryzhurov/altera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56035488
git clone --depth 1 --no-tags https://github.com/ajeisens/6375_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56185233
git clone --depth 1 --no-tags https://github.com/troyhu/ee216a_fall_2015.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56629115
git clone --depth 1 --no-tags https://github.com/johnarso/Proyecto-Logico-SMSL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56737516
git clone --depth 1 --no-tags https://github.com/ApsarasMax/Verification_Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53077790
git clone --depth 1 --no-tags https://github.com/agarwalmegha6/Ping-Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52573719
git clone --depth 1 --no-tags https://github.com/kaustubhhiware/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54699879
git clone --depth 1 --no-tags https://github.com/Napoleon1993/ADD-SUBFP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54470272
git clone --depth 1 --no-tags https://github.com/spwilson2/WISC-15-proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54274550
git clone --depth 1 --no-tags https://github.com/JussaraGomes/Aritm-tica-bin-ria-em-ponto-flutuante.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54322907
git clone --depth 1 --no-tags https://github.com/ebradley6/Senior-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54401066
git clone --depth 1 --no-tags https://github.com/chinnnathan/nanoQuarter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54801215
