Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Sun Dec 22 03:08:28 2019
| Host              : DESKTOP-RKNG8TM running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file super_wrapper_timing_summary_routed.rpt -pb super_wrapper_timing_summary_routed.pb -rpx super_wrapper_timing_summary_routed.rpx
| Design            : super_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.008        0.000                      0               129658        0.010        0.000                      0               129658        0.164        0.000                       0                 45861  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 5.000}        10.000          100.000         
clk_pl_1  {0.000 20.000}       40.000          25.000          
clk_pl_2  {0.000 1.666}        3.333           300.030         
clk_pl_3  {0.000 1.333}        2.666           375.094         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_2            0.008        0.000                      0               129562        0.010        0.000                      0               129562        0.164        0.000                       0                 45861  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_2           clk_pl_2                 1.003        0.000                      0                   96        0.203        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetLayer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/weights1_m_weights_V_17_U/lfcw1a2_BBox_weigRg6_ram_U/ram_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.413ns (15.139%)  route 2.315ns (84.861%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.834ns = ( 5.167 - 3.333 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.616ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.667ns (routing 0.558ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.764     1.971    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ap_clk
    SLICE_X26Y94         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetLayer_reg[30]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y94         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.067 f  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetLayer_reg[30]/Q
                         net (fo=4, routed)           0.238     2.305    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/targetLayer[30]
    SLICE_X26Y99         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     2.369 f  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_LOPT_REMAP_2/O
                         net (fo=1, routed)           0.048     2.417    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/xlnx_opt_q0[15]_i_9_n_3_4
    SLICE_X26Y99         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     2.455 f  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.108     2.563    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/xlnx_opt_q0[15]_i_9_n_3_3
    SLICE_X26Y100        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     2.601 f  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_LOPT_REMAP_4/O
                         net (fo=1, routed)           0.330     2.931    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/xlnx_opt_q0[15]_i_9_n_3_2
    SLICE_X29Y108        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     2.993 f  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_LOPT_REMAP_6/O
                         net (fo=1, routed)           0.046     3.039    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/xlnx_opt_q0[15]_i_9_n_3
    SLICE_X29Y108        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     3.077 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_LOPT_REMAP_7/O
                         net (fo=50, routed)          0.138     3.215    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_n_3
    SLICE_X30Y108        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     3.253 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_i_14/O
                         net (fo=64, routed)          0.798     4.051    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_i_14_n_3
    SLICE_X30Y175        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.039     4.090 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_i_1__45/O
                         net (fo=4, routed)           0.609     4.699    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/weights1_m_weights_V_17_U/lfcw1a2_BBox_weigRg6_ram_U/int_targetMem_reg[1][0]
    RAMB18_X2Y70         RAMB18E2                                     r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/weights1_m_weights_V_17_U/lfcw1a2_BBox_weigRg6_ram_U/ram_reg/WEBWE[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.667     5.167    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/weights1_m_weights_V_17_U/lfcw1a2_BBox_weigRg6_ram_U/ap_clk
    RAMB18_X2Y70         RAMB18E2                                     r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/weights1_m_weights_V_17_U/lfcw1a2_BBox_weigRg6_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.098     5.265                     
                         clock uncertainty           -0.124     5.141                     
    RAMB18_X2Y70         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_WEBWE[0])
                                                     -0.434     4.707    reconfigurable   BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/weights1_m_weights_V_17_U/lfcw1a2_BBox_weigRg6_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          4.707                     
                         arrival time                          -4.699                     
  -------------------------------------------------------------------
                         slack                                  0.008                     

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetInd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs2_m_threshold_12_U/lfcw1a2_BBox_threcVB_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.341ns (10.710%)  route 2.843ns (89.290%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 5.112 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.558ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.703     1.910    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ap_clk
    SLICE_X3Y105         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetInd_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y105         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.009 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetInd_reg[2]/Q
                         net (fo=42, routed)          1.475     3.484    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/targetInd[2]
    SLICE_X30Y43         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     3.548 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_31_0_0_i_4/O
                         net (fo=128, routed)         0.838     4.386    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs2_m_threshold_12_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_1_1/A2
    SLICE_X34Y22         RAMS32 (Prop_E5LUT_SLICEM_ADR2_O)
                                                      0.139     4.525 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs2_m_threshold_12_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_1_1/SP/O
                         net (fo=1, routed)           0.472     4.997    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q00[1]
    SLICE_X30Y28         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     5.036 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[1]_i_1/O
                         net (fo=1, routed)           0.058     5.094    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs2_m_threshold_12_U/lfcw1a2_BBox_threcVB_ram_U/D[1]
    SLICE_X30Y28         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs2_m_threshold_12_U/lfcw1a2_BBox_threcVB_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.612     5.112    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs2_m_threshold_12_U/lfcw1a2_BBox_threcVB_ram_U/ap_clk
    SLICE_X30Y28         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs2_m_threshold_12_U/lfcw1a2_BBox_threcVB_ram_U/q0_reg[1]/C
                         clock pessimism              0.103     5.215                     
                         clock uncertainty           -0.124     5.091                     
    SLICE_X30Y28         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     5.118    reconfigurable   BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs2_m_threshold_12_U/lfcw1a2_BBox_threcVB_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                          5.118                     
                         arrival time                          -5.094                     
  -------------------------------------------------------------------
                         slack                                  0.024                     

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_doInit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_29_U/lfcw1a2_BBox_thredXL_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.530ns (16.927%)  route 2.601ns (83.073%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 5.196 - 3.333 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.834ns (routing 0.616ns, distribution 1.218ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.558ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.834     2.041    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ap_clk
    SLICE_X31Y112        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_doInit_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y112        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.134 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_doInit_reg[0]/Q
                         net (fo=51, routed)          0.726     2.860    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/doInit_read_read_fu_930_p2
    SLICE_X38Y133        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.085     2.945 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_3__2/O
                         net (fo=140, routed)         0.798     3.743    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_3__2_n_3
    SLICE_X33Y138        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     3.807 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_15_0_0_i_3__1/O
                         net (fo=128, routed)         0.683     4.490    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_29_U/lfcw1a2_BBox_thredXL_ram_U/ram_reg_0_15_1_1/A1
    SLICE_X31Y131        RAMS32 (Prop_E5LUT_SLICEM_ADR1_O)
                                                      0.172     4.662 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_29_U/lfcw1a2_BBox_thredXL_ram_U/ram_reg_0_15_1_1/SP/O
                         net (fo=1, routed)           0.336     4.998    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_val_V_reg[15]_rep_rep_84[1]
    SLICE_X32Y131        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     5.114 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[1]_i_1__84/O
                         net (fo=1, routed)           0.058     5.172    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_29_U/lfcw1a2_BBox_thredXL_ram_U/D[1]
    SLICE_X32Y131        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_29_U/lfcw1a2_BBox_thredXL_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.696     5.196    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_29_U/lfcw1a2_BBox_thredXL_ram_U/ap_clk
    SLICE_X32Y131        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_29_U/lfcw1a2_BBox_thredXL_ram_U/q0_reg[1]/C
                         clock pessimism              0.098     5.294                     
                         clock uncertainty           -0.124     5.170                     
    SLICE_X32Y131        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     5.197    reconfigurable   BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_29_U/lfcw1a2_BBox_thredXL_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                          5.197                     
                         arrival time                          -5.172                     
  -------------------------------------------------------------------
                         slack                                  0.025                     

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_doInit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_39_U/lfcw1a2_BBox_thredXL_ram_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.621ns (20.169%)  route 2.458ns (79.831%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 5.147 - 3.333 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.834ns (routing 0.616ns, distribution 1.218ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.558ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.834     2.041    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ap_clk
    SLICE_X31Y112        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_doInit_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y112        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.134 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_doInit_reg[0]/Q
                         net (fo=51, routed)          0.537     2.671    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/doInit_read_read_fu_930_p2
    SLICE_X32Y137        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     2.787 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_5__1/O
                         net (fo=140, routed)         0.403     3.190    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_5__1_n_3
    SLICE_X35Y141        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     3.229 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_15_0_0_i_2__2/O
                         net (fo=128, routed)         0.753     3.982    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_39_U/lfcw1a2_BBox_thredXL_ram_U/ram_reg_0_15_5_5/A0
    SLICE_X40Y143        RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     4.178 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_39_U/lfcw1a2_BBox_thredXL_ram_U/ram_reg_0_15_5_5/SP/O
                         net (fo=1, routed)           0.707     4.885    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_val_V_reg[15]_rep_rep_92[5]
    SLICE_X35Y143        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.177     5.062 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[5]_i_1__92/O
                         net (fo=1, routed)           0.058     5.120    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_39_U/lfcw1a2_BBox_thredXL_ram_U/D[5]
    SLICE_X35Y143        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_39_U/lfcw1a2_BBox_thredXL_ram_U/q0_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.647     5.147    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_39_U/lfcw1a2_BBox_thredXL_ram_U/ap_clk
    SLICE_X35Y143        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_39_U/lfcw1a2_BBox_thredXL_ram_U/q0_reg[5]/C
                         clock pessimism              0.098     5.245                     
                         clock uncertainty           -0.124     5.121                     
    SLICE_X35Y143        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     5.148    reconfigurable   BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_39_U/lfcw1a2_BBox_thredXL_ram_U/q0_reg[5]
  -------------------------------------------------------------------
                         required time                          5.148                     
                         arrival time                          -5.120                     
  -------------------------------------------------------------------
                         slack                                  0.028                     

Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_doInit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_95_U/lfcw1a2_BBox_thredXL_ram_U/q0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.686ns (22.367%)  route 2.381ns (77.633%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 5.136 - 3.333 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.834ns (routing 0.616ns, distribution 1.218ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.558ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.834     2.041    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ap_clk
    SLICE_X31Y112        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_doInit_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y112        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.134 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_doInit_reg[0]/Q
                         net (fo=51, routed)          0.668     2.802    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/doInit_read_read_fu_930_p2
    SLICE_X36Y141        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.902 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_4__3/O
                         net (fo=140, routed)         0.580     3.482    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_4__3_n_3
    SLICE_X38Y144        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     3.598 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_15_0_0_i_2__9/O
                         net (fo=128, routed)         0.906     4.504    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_95_U/lfcw1a2_BBox_thredXL_ram_U/ram_reg_0_15_9_9/A0
    SLICE_X34Y148        RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     4.704 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_95_U/lfcw1a2_BBox_thredXL_ram_U/ram_reg_0_15_9_9/SP/O
                         net (fo=1, routed)           0.169     4.873    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_val_V_reg[15]_rep_rep_144[9]
    SLICE_X33Y148        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     5.050 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[9]_i_1__144/O
                         net (fo=1, routed)           0.058     5.108    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_95_U/lfcw1a2_BBox_thredXL_ram_U/D[9]
    SLICE_X33Y148        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_95_U/lfcw1a2_BBox_thredXL_ram_U/q0_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.636     5.136    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_95_U/lfcw1a2_BBox_thredXL_ram_U/ap_clk
    SLICE_X33Y148        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_95_U/lfcw1a2_BBox_thredXL_ram_U/q0_reg[9]/C
                         clock pessimism              0.098     5.234                     
                         clock uncertainty           -0.124     5.110                     
    SLICE_X33Y148        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     5.137    reconfigurable   BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_95_U/lfcw1a2_BBox_thredXL_ram_U/q0_reg[9]
  -------------------------------------------------------------------
                         required time                          5.137                     
                         arrival time                          -5.108                     
  -------------------------------------------------------------------
                         slack                                  0.029                     

Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetInd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_59_U/lfcw1a2_BBox_threcVB_ram_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.452ns (14.165%)  route 2.739ns (85.835%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 5.124 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.558ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.703     1.910    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ap_clk
    SLICE_X3Y105         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetInd_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y105         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.009 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetInd_reg[2]/Q
                         net (fo=42, routed)          1.848     3.857    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/targetInd[2]
    SLICE_X33Y20         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     3.896 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_31_0_0_i_4__5/O
                         net (fo=128, routed)         0.553     4.449    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_59_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_5_5/A2
    SLICE_X29Y21         RAMS32 (Prop_C5LUT_SLICEM_ADR2_O)
                                                      0.136     4.585 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_59_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_5_5/SP/O
                         net (fo=1, routed)           0.280     4.865    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_val_V_reg[15]_rep_rep_234[5]
    SLICE_X32Y21         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     5.043 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[5]_i_1__234/O
                         net (fo=1, routed)           0.058     5.101    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_59_U/lfcw1a2_BBox_threcVB_ram_U/D[5]
    SLICE_X32Y21         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_59_U/lfcw1a2_BBox_threcVB_ram_U/q0_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.624     5.124    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_59_U/lfcw1a2_BBox_threcVB_ram_U/ap_clk
    SLICE_X32Y21         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_59_U/lfcw1a2_BBox_threcVB_ram_U/q0_reg[5]/C
                         clock pessimism              0.103     5.227                     
                         clock uncertainty           -0.124     5.103                     
    SLICE_X32Y21         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     5.130    reconfigurable   BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_59_U/lfcw1a2_BBox_threcVB_ram_U/q0_reg[5]
  -------------------------------------------------------------------
                         required time                          5.130                     
                         arrival time                          -5.101                     
  -------------------------------------------------------------------
                         slack                                  0.029                     

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetInd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_12_U/lfcw1a2_BBox_threcVB_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.483ns (15.421%)  route 2.649ns (84.579%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.736ns = ( 5.069 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.558ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.703     1.910    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ap_clk
    SLICE_X3Y105         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetInd_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y105         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.009 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetInd_reg[2]/Q
                         net (fo=42, routed)          1.676     3.685    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/targetInd[2]
    SLICE_X27Y35         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     3.783 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_31_0_0_i_4__0/O
                         net (fo=128, routed)         0.554     4.337    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_12_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_1_1/A2
    SLICE_X28Y50         RAMS32 (Prop_E5LUT_SLICEM_ADR2_O)
                                                      0.139     4.476 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_12_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_1_1/SP/O
                         net (fo=1, routed)           0.362     4.838    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_val_V_reg[15]_rep_rep_191[1]
    SLICE_X26Y49         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     4.985 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[1]_i_1__191/O
                         net (fo=1, routed)           0.057     5.042    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_12_U/lfcw1a2_BBox_threcVB_ram_U/D[1]
    SLICE_X26Y49         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_12_U/lfcw1a2_BBox_threcVB_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.569     5.069    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_12_U/lfcw1a2_BBox_threcVB_ram_U/ap_clk
    SLICE_X26Y49         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_12_U/lfcw1a2_BBox_threcVB_ram_U/q0_reg[1]/C
                         clock pessimism              0.103     5.172                     
                         clock uncertainty           -0.124     5.048                     
    SLICE_X26Y49         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     5.075    reconfigurable   BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_12_U/lfcw1a2_BBox_threcVB_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                          5.075                     
                         arrival time                          -5.042                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetLayer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_11_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_0_0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.514ns (17.418%)  route 2.437ns (82.582%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns = ( 5.170 - 3.333 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.616ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.558ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.764     1.971    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ap_clk
    SLICE_X26Y94         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetLayer_reg[30]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y94         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.067 f  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetLayer_reg[30]/Q
                         net (fo=4, routed)           0.238     2.305    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/targetLayer[30]
    SLICE_X26Y99         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     2.369 f  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_LOPT_REMAP_2/O
                         net (fo=1, routed)           0.048     2.417    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/xlnx_opt_q0[15]_i_9_n_3_4
    SLICE_X26Y99         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     2.455 f  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.108     2.563    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/xlnx_opt_q0[15]_i_9_n_3_3
    SLICE_X26Y100        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     2.601 f  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_LOPT_REMAP_4/O
                         net (fo=1, routed)           0.330     2.931    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/xlnx_opt_q0[15]_i_9_n_3_2
    SLICE_X29Y108        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     2.993 f  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_LOPT_REMAP_6/O
                         net (fo=1, routed)           0.046     3.039    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/xlnx_opt_q0[15]_i_9_n_3
    SLICE_X29Y108        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     3.077 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_LOPT_REMAP_7/O
                         net (fo=50, routed)          0.793     3.870    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_n_3
    SLICE_X30Y40         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     3.932 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_31_0_0_i_8__0/O
                         net (fo=136, routed)         0.600     4.532    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_31_0_0_i_8__0_n_3
    SLICE_X36Y34         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     4.648 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_31_0_0_i_1__118/O
                         net (fo=16, routed)          0.274     4.922    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_11_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_0_0/WE
    SLICE_X37Y34         RAMS32                                       r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_11_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_0_0/SP/WE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.670     5.170    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_11_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_0_0/WCLK
    SLICE_X37Y34         RAMS32                                       r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_11_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_0_0/SP/CLK
                         clock pessimism              0.103     5.273                     
                         clock uncertainty           -0.124     5.149                     
    SLICE_X37Y34         RAMS32 (Setup_H6LUT_SLICEM_CLK_WE)
                                                     -0.192     4.957    reconfigurable   BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_11_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                          4.957                     
                         arrival time                          -4.922                     
  -------------------------------------------------------------------
                         slack                                  0.035                     

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetLayer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_11_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_10_10/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.514ns (17.418%)  route 2.437ns (82.582%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns = ( 5.170 - 3.333 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.616ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.558ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.764     1.971    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ap_clk
    SLICE_X26Y94         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetLayer_reg[30]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y94         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.067 f  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetLayer_reg[30]/Q
                         net (fo=4, routed)           0.238     2.305    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/targetLayer[30]
    SLICE_X26Y99         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     2.369 f  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_LOPT_REMAP_2/O
                         net (fo=1, routed)           0.048     2.417    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/xlnx_opt_q0[15]_i_9_n_3_4
    SLICE_X26Y99         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     2.455 f  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.108     2.563    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/xlnx_opt_q0[15]_i_9_n_3_3
    SLICE_X26Y100        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     2.601 f  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_LOPT_REMAP_4/O
                         net (fo=1, routed)           0.330     2.931    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/xlnx_opt_q0[15]_i_9_n_3_2
    SLICE_X29Y108        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     2.993 f  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_LOPT_REMAP_6/O
                         net (fo=1, routed)           0.046     3.039    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/xlnx_opt_q0[15]_i_9_n_3
    SLICE_X29Y108        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     3.077 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_LOPT_REMAP_7/O
                         net (fo=50, routed)          0.793     3.870    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_n_3
    SLICE_X30Y40         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     3.932 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_31_0_0_i_8__0/O
                         net (fo=136, routed)         0.600     4.532    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_31_0_0_i_8__0_n_3
    SLICE_X36Y34         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     4.648 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_31_0_0_i_1__118/O
                         net (fo=16, routed)          0.274     4.922    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_11_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_10_10/WE
    SLICE_X37Y34         RAMS32                                       r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_11_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_10_10/SP/WE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.670     5.170    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_11_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_10_10/WCLK
    SLICE_X37Y34         RAMS32                                       r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_11_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_10_10/SP/CLK
                         clock pessimism              0.103     5.273                     
                         clock uncertainty           -0.124     5.149                     
    SLICE_X37Y34         RAMS32 (Setup_H5LUT_SLICEM_CLK_WE)
                                                     -0.192     4.957    reconfigurable   BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_11_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_10_10/SP
  -------------------------------------------------------------------
                         required time                          4.957                     
                         arrival time                          -4.922                     
  -------------------------------------------------------------------
                         slack                                  0.035                     

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetLayer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_11_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_11_11/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.514ns (17.418%)  route 2.437ns (82.582%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns = ( 5.170 - 3.333 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.616ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.558ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.764     1.971    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ap_clk
    SLICE_X26Y94         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetLayer_reg[30]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y94         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.067 f  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/int_targetLayer_reg[30]/Q
                         net (fo=4, routed)           0.238     2.305    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/targetLayer[30]
    SLICE_X26Y99         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     2.369 f  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_LOPT_REMAP_2/O
                         net (fo=1, routed)           0.048     2.417    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/xlnx_opt_q0[15]_i_9_n_3_4
    SLICE_X26Y99         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     2.455 f  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.108     2.563    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/xlnx_opt_q0[15]_i_9_n_3_3
    SLICE_X26Y100        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     2.601 f  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_LOPT_REMAP_4/O
                         net (fo=1, routed)           0.330     2.931    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/xlnx_opt_q0[15]_i_9_n_3_2
    SLICE_X29Y108        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     2.993 f  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_LOPT_REMAP_6/O
                         net (fo=1, routed)           0.046     3.039    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/xlnx_opt_q0[15]_i_9_n_3
    SLICE_X29Y108        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     3.077 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_LOPT_REMAP_7/O
                         net (fo=50, routed)          0.793     3.870    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/q0[15]_i_9_n_3
    SLICE_X30Y40         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     3.932 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_31_0_0_i_8__0/O
                         net (fo=136, routed)         0.600     4.532    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_31_0_0_i_8__0_n_3
    SLICE_X36Y34         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     4.648 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_control_s_axi_U/ram_reg_0_31_0_0_i_1__118/O
                         net (fo=16, routed)          0.274     4.922    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_11_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_11_11/WE
    SLICE_X37Y34         RAMS32                                       r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_11_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_11_11/SP/WE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.670     5.170    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_11_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_11_11/WCLK
    SLICE_X37Y34         RAMS32                                       r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_11_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_11_11/SP/CLK
                         clock pessimism              0.103     5.273                     
                         clock uncertainty           -0.124     5.149                     
    SLICE_X37Y34         RAMS32 (Setup_G6LUT_SLICEM_CLK_WE)
                                                     -0.192     4.957    reconfigurable   BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_11_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_11_11/SP
  -------------------------------------------------------------------
                         required time                          4.957                     
                         arrival time                          -4.922                     
  -------------------------------------------------------------------
                         slack                                  0.035                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_3_U0/accu_38_V_reg_79508_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_3_U0/slt38_reg_80684_reg[0]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.070ns (36.842%)  route 0.120ns (63.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      1.660ns (routing 0.558ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.616ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.660     1.827    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_3_U0/ap_clk
    SLICE_X33Y128        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_3_U0/accu_38_V_reg_79508_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X33Y128        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.897 r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_3_U0/accu_38_V_reg_79508_reg[14]/Q
                         net (fo=2, routed)           0.120     2.017    reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_3_U0/accu_38_V_reg_79508[14]
    SLICE_X35Y130        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_3_U0/slt38_reg_80684_reg[0]_bret__1/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.913     2.120    boundary       BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_3_U0/ap_clk
    SLICE_X35Y130        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_3_U0/slt38_reg_80684_reg[0]_bret__1/C
                         clock pessimism             -0.166     1.954                     
    SLICE_X35Y130        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     2.007    reconfigurable   BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/Matrix_Vector_Activa_3_U0/slt38_reg_80684_reg[0]_bret__1
  -------------------------------------------------------------------
                         required time                         -2.007                     
                         arrival time                           2.017                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.072ns (25.263%)  route 0.213ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.502ns (routing 0.558ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.616ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.502     1.669    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X0Y64          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y64          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.741 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=181, routed)         0.213     1.954    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRH2
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.152     1.848                     
    SLICE_X1Y64          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.943    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -1.943                     
                         arrival time                           1.954                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.072ns (25.263%)  route 0.213ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.502ns (routing 0.558ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.616ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.502     1.669    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X0Y64          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y64          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.741 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=181, routed)         0.213     1.954    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRH2
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/CLK
                         clock pessimism             -0.152     1.848                     
    SLICE_X1Y64          RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.943    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.943                     
                         arrival time                           1.954                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.072ns (25.263%)  route 0.213ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.502ns (routing 0.558ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.616ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.502     1.669    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X0Y64          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y64          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.741 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=181, routed)         0.213     1.954    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRH2
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/CLK
                         clock pessimism             -0.152     1.848                     
    SLICE_X1Y64          RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.943    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB
  -------------------------------------------------------------------
                         required time                         -1.943                     
                         arrival time                           1.954                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.072ns (25.263%)  route 0.213ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.502ns (routing 0.558ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.616ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.502     1.669    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X0Y64          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y64          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.741 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=181, routed)         0.213     1.954    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRH2
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB_D1/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB_D1/CLK
                         clock pessimism             -0.152     1.848                     
    SLICE_X1Y64          RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.943    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.943                     
                         arrival time                           1.954                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.072ns (25.263%)  route 0.213ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.502ns (routing 0.558ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.616ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.502     1.669    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X0Y64          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y64          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.741 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=181, routed)         0.213     1.954    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRH2
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC/CLK
                         clock pessimism             -0.152     1.848                     
    SLICE_X1Y64          RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.943    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC
  -------------------------------------------------------------------
                         required time                         -1.943                     
                         arrival time                           1.954                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.072ns (25.263%)  route 0.213ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.502ns (routing 0.558ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.616ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.502     1.669    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X0Y64          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y64          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.741 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=181, routed)         0.213     1.954    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRH2
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC_D1/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC_D1/CLK
                         clock pessimism             -0.152     1.848                     
    SLICE_X1Y64          RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.943    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.943                     
                         arrival time                           1.954                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.072ns (25.263%)  route 0.213ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.502ns (routing 0.558ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.616ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.502     1.669    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X0Y64          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y64          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.741 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=181, routed)         0.213     1.954    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRH2
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD/CLK
                         clock pessimism             -0.152     1.848                     
    SLICE_X1Y64          RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.943    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD
  -------------------------------------------------------------------
                         required time                         -1.943                     
                         arrival time                           1.954                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.072ns (25.263%)  route 0.213ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.502ns (routing 0.558ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.616ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.502     1.669    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X0Y64          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y64          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.741 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=181, routed)         0.213     1.954    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRH2
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD_D1/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD_D1/CLK
                         clock pessimism             -0.152     1.848                     
    SLICE_X1Y64          RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.943    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.943                     
                         arrival time                           1.954                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAME/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.072ns (25.263%)  route 0.213ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.502ns (routing 0.558ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.616ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.502     1.669    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X0Y64          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y64          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.741 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=181, routed)         0.213     1.954    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRH2
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAME/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAME/CLK
                         clock pessimism             -0.152     1.848                     
    SLICE_X1Y64          RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.943    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAME
  -------------------------------------------------------------------
                         required time                         -1.943                     
                         arrival time                           1.954                     
  -------------------------------------------------------------------
                         slack                                  0.011                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         3.333       0.330      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         3.333       0.330      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         3.333       0.330      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X0Y1    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.333       1.594      RAMB36_X0Y1    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X1Y1    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/memInStrm_V_V_U/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X1Y0    BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/memInStrm_V_V_U/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X4Y20   BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.333       1.594      RAMB36_X4Y20   BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/lfcw1a2_BBox_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X4Y17   BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/grp_DoCompute_fu_948/memOutStrm_V_V_U/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         1.666       0.164      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         1.666       0.164      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         1.667       0.165      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         1.667       0.165      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         1.667       0.165      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X40Y145  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_100_U/lfcw1a2_BBox_thredXL_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X40Y145  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_100_U/lfcw1a2_BBox_thredXL_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X40Y145  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_100_U/lfcw1a2_BBox_thredXL_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X40Y145  BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs1_m_threshold_100_U/lfcw1a2_BBox_thredXL_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         1.666       0.164      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         1.666       0.164      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         1.667       0.165      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         1.667       0.165      PS8_X0Y0       PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X37Y32   BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_9_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X37Y32   BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_9_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X37Y32   BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_9_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X37Y32   BLACKBOX_WRAPPER/lfcw1a2_BBox_0/inst/threshs0_m_threshold_9_U/lfcw1a2_BBox_threcVB_ram_U/ram_reg_0_31_12_12/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        1.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.161ns (7.892%)  route 1.879ns (92.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 4.997 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.558ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.997     3.950    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y99          FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.497     4.997    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X1Y99          FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.152     5.149                     
                         clock uncertainty           -0.124     5.025                     
    SLICE_X1Y99          FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.072     4.953    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          4.953                     
                         arrival time                          -3.950                     
  -------------------------------------------------------------------
                         slack                                  1.003                     

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.161ns (7.892%)  route 1.879ns (92.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 4.997 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.558ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.997     3.950    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y99          FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.497     4.997    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X1Y99          FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.152     5.149                     
                         clock uncertainty           -0.124     5.025                     
    SLICE_X1Y99          FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.072     4.953    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          4.953                     
                         arrival time                          -3.950                     
  -------------------------------------------------------------------
                         slack                                  1.003                     

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 4.988 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.558ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.488     4.988    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.152     5.140                     
                         clock uncertainty           -0.124     5.016                     
    SLICE_X2Y99          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072     4.944    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.944                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.009                     

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 4.988 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.558ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.488     4.988    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.152     5.140                     
                         clock uncertainty           -0.124     5.016                     
    SLICE_X2Y99          FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.072     4.944    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.944                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.009                     

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 4.988 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.558ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.488     4.988    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.152     5.140                     
                         clock uncertainty           -0.124     5.016                     
    SLICE_X2Y99          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072     4.944    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          4.944                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.009                     

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 4.988 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.558ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.488     4.988    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.152     5.140                     
                         clock uncertainty           -0.124     5.016                     
    SLICE_X2Y99          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072     4.944    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          4.944                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.009                     

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 4.992 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.558ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.492     4.992    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.152     5.144                     
                         clock uncertainty           -0.124     5.020                     
    SLICE_X2Y99          FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072     4.948    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.948                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.013                     

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 4.992 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.558ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.492     4.992    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.152     5.144                     
                         clock uncertainty           -0.124     5.020                     
    SLICE_X2Y99          FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072     4.948    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.948                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.013                     

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 4.992 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.558ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.492     4.992    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.152     5.144                     
                         clock uncertainty           -0.124     5.020                     
    SLICE_X2Y99          FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072     4.948    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.948                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.013                     

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 4.992 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.558ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       1.492     4.992    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.152     5.144                     
                         clock uncertainty           -0.124     5.020                     
    SLICE_X2Y99          FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072     4.948    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.948                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.013                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.053ns (26.238%)  route 0.149ns (73.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.356ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.185    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y114         FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       0.989     1.127    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y114         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.125     1.002                     
    SLICE_X1Y114         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     0.982    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.982                     
                         arrival time                           1.185                     
  -------------------------------------------------------------------
                         slack                                  0.203                     

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.053ns (26.238%)  route 0.149ns (73.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.356ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.185    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y114         FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       0.989     1.127    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y114         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.125     1.002                     
    SLICE_X1Y114         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.982    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.982                     
                         arrival time                           1.185                     
  -------------------------------------------------------------------
                         slack                                  0.203                     

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.053ns (26.238%)  route 0.149ns (73.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.356ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.185    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y114         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       0.989     1.127    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y114         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.125     1.002                     
    SLICE_X1Y114         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     0.982    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.982                     
                         arrival time                           1.185                     
  -------------------------------------------------------------------
                         slack                                  0.203                     

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.053ns (26.238%)  route 0.149ns (73.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.356ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.185    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y114         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       0.989     1.127    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y114         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.125     1.002                     
    SLICE_X1Y114         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     0.982    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.982                     
                         arrival time                           1.185                     
  -------------------------------------------------------------------
                         slack                                  0.203                     

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.053ns (26.238%)  route 0.149ns (73.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.356ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.185    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y114         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       0.989     1.127    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y114         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.125     1.002                     
    SLICE_X1Y114         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     0.982    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.982                     
                         arrival time                           1.185                     
  -------------------------------------------------------------------
                         slack                                  0.203                     

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.080ns (30.651%)  route 0.181ns (69.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.863ns (routing 0.316ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.356ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       0.863     0.974    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y110         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y110         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.013 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.087     1.100    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X0Y110         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     1.141 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.094     1.235    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y110         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       0.992     1.130    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y110         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.098     1.032                     
    SLICE_X1Y110         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.012    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.012                     
                         arrival time                           1.235                     
  -------------------------------------------------------------------
                         slack                                  0.223                     

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.080ns (30.651%)  route 0.181ns (69.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.863ns (routing 0.316ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.356ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       0.863     0.974    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y110         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y110         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.013 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.087     1.100    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X0Y110         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     1.141 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.094     1.235    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y110         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       0.992     1.130    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y110         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.098     1.032                     
    SLICE_X1Y110         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.012    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.012                     
                         arrival time                           1.235                     
  -------------------------------------------------------------------
                         slack                                  0.223                     

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.053ns (23.661%)  route 0.171ns (76.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.356ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126     1.207    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y116         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       0.990     1.128    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y116         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.125     1.003                     
    SLICE_X2Y116         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.983    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.983                     
                         arrival time                           1.207                     
  -------------------------------------------------------------------
                         slack                                  0.224                     

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.053ns (23.661%)  route 0.171ns (76.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.356ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126     1.207    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y116         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       0.990     1.128    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y116         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.125     1.003                     
    SLICE_X2Y116         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.983    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.983                     
                         arrival time                           1.207                     
  -------------------------------------------------------------------
                         slack                                  0.224                     

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.053ns (23.661%)  route 0.171ns (76.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.356ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126     1.207    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y116         FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=45878, routed)       0.990     1.128    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y116         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.125     1.003                     
    SLICE_X2Y116         FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     0.983    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.983                     
                         arrival time                           1.207                     
  -------------------------------------------------------------------
                         slack                                  0.224                     





