// Seed: 988126086
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_5, id_6, id_7, id_8 = (1), id_9, id_10;
  always id_7 = 1;
  assign id_5 = 1'b0;
endmodule
module module_1 (
    input  wire id_0,
    input  wor  id_1,
    output tri0 id_2
);
  assign id_2 = 1;
  assign id_2 = 1 & 1'd0;
  wire id_4, id_5;
  module_0(
      id_4, id_4, id_5, id_4
  );
endmodule
