Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Nov 11 01:35:37 2025
| Host         : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/FIR_HLS_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xck26
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                                                         Path #1                                                                                                                                                        |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                                                                                                                                                                                                 |
| Path Delay                | 9.800                                                                                                                                                                                                                                                                                                                  |
| Logic Delay               | 4.779(49%)                                                                                                                                                                                                                                                                                                             |
| Net Delay                 | 5.021(51%)                                                                                                                                                                                                                                                                                                             |
| Clock Skew                | -0.011                                                                                                                                                                                                                                                                                                                 |
| Slack                     | 0.196                                                                                                                                                                                                                                                                                                                  |
| Clock Uncertainty         | 0.035                                                                                                                                                                                                                                                                                                                  |
| Clock Relationship        | Timed                                                                                                                                                                                                                                                                                                                  |
| Clock Delay Group         | Same Clock                                                                                                                                                                                                                                                                                                             |
| Logic Levels              | 34                                                                                                                                                                                                                                                                                                                     |
| Routes                    | 24                                                                                                                                                                                                                                                                                                                     |
| Logical Path              | FDRE/C-(22)-LUT5-(1)-LUT4-(1)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(208)-SRLC32E-(1)-LUT3-(6)-LUT6-(87)-LUT6-(1)-CARRY8-LUT2-(1)-CARRY8-CARRY8-LUT1-(1)-CARRY8-LUT6-(1)-CARRY8-CARRY8-LUT2-(1)-CARRY8-CARRY8-LUT2-(1)-CARRY8-CARRY8-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                                                                                                                                                                                                                                 |
| End Point Clock           | ap_clk                                                                                                                                                                                                                                                                                                                 |
| DSP Block                 | None                                                                                                                                                                                                                                                                                                                   |
| RAM Registers             | None-None                                                                                                                                                                                                                                                                                                              |
| IO Crossings              | 0                                                                                                                                                                                                                                                                                                                      |
| SLR Crossings             | 0                                                                                                                                                                                                                                                                                                                      |
| PBlocks                   | 0                                                                                                                                                                                                                                                                                                                      |
| High Fanout               | 208                                                                                                                                                                                                                                                                                                                    |
| Dont Touch                | 0                                                                                                                                                                                                                                                                                                                      |
| Mark Debug                | 0                                                                                                                                                                                                                                                                                                                      |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                                                                                                                 |
| Start Point Pin           | ap_CS_fsm_reg[56]/C                                                                                                                                                                                                                                                                                                    |
| End Point Pin             | add_ln18_85_reg_12248_reg[27]/D                                                                                                                                                                                                                                                                                        |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2818, 498)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+-----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 18 |  20 |  21 |  22 |  23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 |
+-----------------+-------------+----+-----+-----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    |  6 | 114 | 104 | 116 | 242 | 74 | 57 | 70 | 74 | 62 | 20 | 18 | 26 |  7 |  6 |  4 |
+-----------------+-------------+----+-----+-----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


