// Seed: 185832176
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  integer id_6;
  wire id_7;
  assign id_2 = id_5;
  assign id_4 = id_1;
  supply0 id_8, id_9 = id_8;
  initial id_8 = id_2 * id_5;
  logic [7:0] id_10, id_11;
  always id_10[1 : 1] <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  always id_3 = 1;
  tri1 id_5, id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_2,
      id_1
  );
endmodule
