Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Wed Dec  8 16:06:41 2021
| Host             : DESKTOP-RCK1JH0 running 64-bit major release  (build 9200)
| Command          : report_power -file Red_CA_power_routed.rpt -pb Red_CA_power_summary_routed.pb -rpx Red_CA_power_routed.rpx
| Design           : Red_CA
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 14.627 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 13.588                           |
| Device Static (W)        | 1.039                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.499 |      395 |       --- |             --- |
|   LUT as Logic |     0.474 |      200 |     53200 |            0.38 |
|   Register     |     0.017 |       59 |    106400 |            0.06 |
|   BUFG         |     0.005 |        1 |        32 |            3.13 |
|   F7/F8 Muxes  |     0.003 |        4 |     53200 |           <0.01 |
|   Others       |     0.000 |       80 |       --- |             --- |
| Signals        |     0.724 |      350 |       --- |             --- |
| I/O            |    12.365 |       83 |       200 |           41.50 |
| Static Power   |     1.039 |          |           |                 |
| Total          |    14.627 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.693 |       1.395 |      0.299 |
| Vccaux    |       1.800 |     1.098 |       0.998 |      0.100 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     5.777 |       5.776 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.026 |       0.000 |      0.026 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| Red_CA            |    13.588 |
|   celula0         |     0.212 |
|     FFD0          |     0.048 |
|     FFD4          |     0.037 |
|     n1a           |     0.004 |
|     n1b           |     0.008 |
|     n2a           |     0.004 |
|     n2b           |     0.004 |
|     n3a           |     0.005 |
|     n3b           |     0.003 |
|     n4a           |     0.003 |
|     n4b           |     0.004 |
|   red[10].puertas |     0.041 |
|     FFD0          |     0.017 |
|     FFD4          |     0.004 |
|     n1a           |     0.001 |
|     n1b           |     0.001 |
|     n2a           |     0.001 |
|     n2b           |     0.001 |
|     n3a           |     0.003 |
|     n3b           |     0.003 |
|     n4a           |     0.001 |
|     n4b           |     0.003 |
|   red[11].puertas |     0.040 |
|     FFD0          |     0.017 |
|     FFD4          |     0.004 |
|     n1a           |     0.001 |
|     n1b           |     0.001 |
|     n2a           |     0.002 |
|     n2b           |     0.001 |
|     n3a           |     0.001 |
|     n3b           |     0.003 |
|     n4a           |     0.002 |
|     n4b           |     0.003 |
|   red[12].puertas |     0.038 |
|     FFD0          |     0.016 |
|     FFD4          |     0.004 |
|     n1a           |     0.001 |
|     n1b           |     0.001 |
|     n2a           |     0.002 |
|     n2b           |     0.001 |
|     n3a           |     0.001 |
|     n3b           |     0.002 |
|     n4a           |     0.001 |
|     n4b           |     0.003 |
|   red[13].puertas |     0.039 |
|     FFD0          |     0.017 |
|     FFD4          |     0.004 |
|     n1a           |     0.001 |
|     n1b           |     0.001 |
|     n2a           |     0.002 |
|     n2b           |     0.001 |
|     n3a           |     0.001 |
|     n3b           |     0.002 |
|     n4a           |     0.001 |
|     n4b           |     0.003 |
|   red[14].puertas |     0.046 |
|     FFD0          |     0.017 |
|     FFD4          |     0.004 |
|     n1a           |     0.001 |
|     n1b           |     0.002 |
|     n2a           |     0.002 |
|     n2b           |     0.001 |
|     n3a           |     0.003 |
|     n3b           |     0.002 |
|     n4a           |     0.002 |
|     n4b           |     0.004 |
|   red[15].puertas |     0.046 |
|     FFD0          |     0.018 |
|     FFD4          |     0.004 |
|     n1a           |     0.002 |
|     n1b           |     0.002 |
|     n2a           |     0.002 |
|     n2b           |     0.001 |
|     n3a           |     0.003 |
|     n3b           |     0.003 |
|     n4a           |     0.002 |
|     n4b           |     0.003 |
|   red[16].puertas |     0.048 |
|     FFD0          |     0.018 |
|     FFD4          |     0.006 |
|     n1a           |     0.002 |
|     n1b           |     0.001 |
|     n2a           |     0.002 |
|     n2b           |     0.001 |
|     n3a           |     0.001 |
|     n3b           |     0.001 |
|     n4a           |     0.002 |
|     n4b           |     0.005 |
|   red[17].puertas |     0.038 |
|     FFD0          |     0.016 |
|     FFD4          |     0.004 |
|     n1a           |     0.001 |
|     n1b           |     0.001 |
|     n2a           |     0.002 |
|     n2b           |     0.001 |
|     n3a           |     0.001 |
|     n3b           |     0.001 |
|     n4a           |     0.002 |
|     n4b           |     0.002 |
|   red[18].puertas |     0.043 |
|     FFD0          |     0.016 |
|     FFD4          |     0.003 |
|     n1a           |     0.001 |
|     n1b           |     0.002 |
|     n2a           |     0.002 |
|     n2b           |     0.001 |
|     n3a           |     0.003 |
|     n3b           |     0.003 |
|     n4a           |     0.002 |
|     n4b           |     0.004 |
|   red[19].puertas |     0.040 |
|     FFD0          |     0.011 |
|     FFD4          |     0.006 |
|     n1a           |     0.001 |
|     n1b           |     0.002 |
|     n2a           |     0.002 |
|     n2b           |     0.001 |
|     n3a           |     0.003 |
|     n3b           |     0.003 |
|     n4a           |     0.002 |
|     n4b           |     0.005 |
|   red[1].puertas  |     0.044 |
|     FFD0          |     0.018 |
|     FFD4          |     0.004 |
|     n1a           |     0.001 |
|     n1b           |     0.002 |
|     n2a           |     0.002 |
|     n2b           |     0.001 |
|     n3a           |     0.003 |
|     n3b           |     0.002 |
|     n4a           |     0.002 |
|     n4b           |     0.004 |
|   red[2].puertas  |     0.043 |
|     FFD0          |     0.016 |
|     FFD4          |     0.004 |
|     n1a           |     0.001 |
|     n1b           |     0.002 |
|     n2a           |     0.002 |
|     n2b           |     0.001 |
|     n3a           |     0.003 |
|     n3b           |     0.003 |
|     n4a           |     0.002 |
|     n4b           |     0.004 |
|   red[3].puertas  |     0.043 |
|     FFD0          |     0.016 |
|     FFD4          |     0.004 |
|     n1a           |     0.001 |
|     n1b           |     0.002 |
|     n2a           |     0.002 |
|     n2b           |     0.001 |
|     n3a           |     0.003 |
|     n3b           |     0.002 |
|     n4a           |     0.002 |
|     n4b           |     0.004 |
|   red[4].puertas  |     0.043 |
|     FFD0          |     0.017 |
|     FFD4          |     0.005 |
|     n1a           |     0.001 |
|     n1b           |     0.001 |
|     n2a           |     0.002 |
|     n2b           |     0.002 |
|     n3a           |     0.001 |
|     n3b           |     0.001 |
|     n4a           |     0.001 |
|     n4b           |     0.003 |
|   red[5].puertas  |     0.047 |
|     FFD0          |     0.017 |
|     FFD4          |     0.004 |
|     n1a           |     0.001 |
|     n1b           |     0.002 |
|     n2a           |     0.002 |
|     n2b           |     0.001 |
|     n3a           |     0.003 |
|     n3b           |     0.003 |
|     n4a           |     0.002 |
|     n4b           |     0.004 |
|   red[6].puertas  |     0.045 |
|     FFD0          |     0.018 |
|     FFD4          |     0.004 |
|     n1a           |     0.001 |
|     n1b           |     0.002 |
|     n2a           |     0.002 |
|     n2b           |     0.001 |
|     n3a           |     0.003 |
|     n3b           |     0.002 |
|     n4a           |     0.002 |
|     n4b           |     0.004 |
|   red[7].puertas  |     0.049 |
|     FFD0          |     0.017 |
|     FFD4          |     0.007 |
|     n1a           |     0.001 |
|     n1b           |     0.002 |
|     n2a           |     0.002 |
|     n2b           |     0.001 |
|     n3a           |     0.003 |
|     n3b           |     0.003 |
|     n4a           |     0.002 |
|     n4b           |     0.005 |
|   red[8].puertas  |     0.045 |
|     FFD0          |     0.017 |
|     FFD4          |     0.005 |
|     n1a           |     0.001 |
|     n1b           |     0.002 |
|     n2a           |     0.002 |
|     n2b           |     0.001 |
|     n3a           |     0.003 |
|     n3b           |     0.002 |
|     n4a           |     0.002 |
|     n4b           |     0.004 |
|   red[9].puertas  |     0.039 |
|     FFD0          |     0.017 |
|     FFD4          |     0.004 |
|     n1a           |     0.001 |
|     n1b           |     0.001 |
|     n2a           |     0.002 |
|     n2b           |     0.001 |
|     n3a           |     0.001 |
|     n3b           |     0.002 |
|     n4a           |     0.001 |
|     n4b           |     0.003 |
+-------------------+-----------+


